-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "04/02/2020 19:17:27"

-- 
-- Device: Altera 10M50DAF484C6GES Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	datapath IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	PCWrite : IN std_logic;
	PCWriteCond : IN std_logic;
	IorD : IN std_logic;
	MemRead : IN std_logic;
	MemWrite : IN std_logic;
	MemToReg : IN std_logic;
	IRWrite : IN std_logic;
	JumpAndLink : IN std_logic;
	IsSigned : IN std_logic;
	PCSource : IN std_logic_vector(1 DOWNTO 0);
	ALUOp : IN std_logic_vector(1 DOWNTO 0);
	ALUSrcA : IN std_logic;
	ALUSrcB : IN std_logic_vector(1 DOWNTO 0);
	RegWrite : IN std_logic;
	RegDst : IN std_logic;
	IR31to26 : BUFFER std_logic_vector(5 DOWNTO 0);
	switches : IN std_logic_vector(9 DOWNTO 0);
	buttons : IN std_logic_vector(1 DOWNTO 0);
	LEDs : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END datapath;

-- Design Ports Information
-- ALUOp[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOp[1]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegDst	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR31to26[0]	=>  Location: PIN_W18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR31to26[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR31to26[2]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR31to26[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR31to26[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR31to26[5]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[0]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[2]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[5]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[9]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[10]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[11]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[13]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[15]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[16]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[17]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[18]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[19]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[21]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[22]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[23]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[24]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[25]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[26]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[27]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[28]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[29]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[30]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRWrite	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemWrite	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IorD	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- buttons[1]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- buttons[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemRead	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[3]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[5]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcB[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcB[1]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcA	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCSource[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCSource[1]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCWrite	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCWriteCond	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IsSigned	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemToReg	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- JumpAndLink	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_PCWrite : std_logic;
SIGNAL ww_PCWriteCond : std_logic;
SIGNAL ww_IorD : std_logic;
SIGNAL ww_MemRead : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_MemToReg : std_logic;
SIGNAL ww_IRWrite : std_logic;
SIGNAL ww_JumpAndLink : std_logic;
SIGNAL ww_IsSigned : std_logic;
SIGNAL ww_PCSource : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrcA : std_logic;
SIGNAL ww_ALUSrcB : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_RegDst : std_logic;
SIGNAL ww_IR31to26 : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_switches : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_buttons : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LEDs : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \ALUOp[0]~input_o\ : std_logic;
SIGNAL \ALUOp[1]~input_o\ : std_logic;
SIGNAL \RegDst~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \IR31to26[0]~output_o\ : std_logic;
SIGNAL \IR31to26[1]~output_o\ : std_logic;
SIGNAL \IR31to26[2]~output_o\ : std_logic;
SIGNAL \IR31to26[3]~output_o\ : std_logic;
SIGNAL \IR31to26[4]~output_o\ : std_logic;
SIGNAL \IR31to26[5]~output_o\ : std_logic;
SIGNAL \LEDs[0]~output_o\ : std_logic;
SIGNAL \LEDs[1]~output_o\ : std_logic;
SIGNAL \LEDs[2]~output_o\ : std_logic;
SIGNAL \LEDs[3]~output_o\ : std_logic;
SIGNAL \LEDs[4]~output_o\ : std_logic;
SIGNAL \LEDs[5]~output_o\ : std_logic;
SIGNAL \LEDs[6]~output_o\ : std_logic;
SIGNAL \LEDs[7]~output_o\ : std_logic;
SIGNAL \LEDs[8]~output_o\ : std_logic;
SIGNAL \LEDs[9]~output_o\ : std_logic;
SIGNAL \LEDs[10]~output_o\ : std_logic;
SIGNAL \LEDs[11]~output_o\ : std_logic;
SIGNAL \LEDs[12]~output_o\ : std_logic;
SIGNAL \LEDs[13]~output_o\ : std_logic;
SIGNAL \LEDs[14]~output_o\ : std_logic;
SIGNAL \LEDs[15]~output_o\ : std_logic;
SIGNAL \LEDs[16]~output_o\ : std_logic;
SIGNAL \LEDs[17]~output_o\ : std_logic;
SIGNAL \LEDs[18]~output_o\ : std_logic;
SIGNAL \LEDs[19]~output_o\ : std_logic;
SIGNAL \LEDs[20]~output_o\ : std_logic;
SIGNAL \LEDs[21]~output_o\ : std_logic;
SIGNAL \LEDs[22]~output_o\ : std_logic;
SIGNAL \LEDs[23]~output_o\ : std_logic;
SIGNAL \LEDs[24]~output_o\ : std_logic;
SIGNAL \LEDs[25]~output_o\ : std_logic;
SIGNAL \LEDs[26]~output_o\ : std_logic;
SIGNAL \LEDs[27]~output_o\ : std_logic;
SIGNAL \LEDs[28]~output_o\ : std_logic;
SIGNAL \LEDs[29]~output_o\ : std_logic;
SIGNAL \LEDs[30]~output_o\ : std_logic;
SIGNAL \LEDs[31]~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \switches[0]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[0]~feeder_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \buttons[1]~input_o\ : std_logic;
SIGNAL \switches[9]~input_o\ : std_logic;
SIGNAL \InPort1_en~combout\ : std_logic;
SIGNAL \MemWrite~input_o\ : std_logic;
SIGNAL \switches[4]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[4]~feeder_combout\ : std_logic;
SIGNAL \buttons[0]~input_o\ : std_logic;
SIGNAL \InPort0_en~combout\ : std_logic;
SIGNAL \switches[6]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[6]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[6]~17_combout\ : std_logic;
SIGNAL \IRWrite~input_o\ : std_logic;
SIGNAL \MemToReg~input_o\ : std_logic;
SIGNAL \switches[3]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[3]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[3]~6_combout\ : std_logic;
SIGNAL \IorD~input_o\ : std_logic;
SIGNAL \PCSource[0]~input_o\ : std_logic;
SIGNAL \PCSource[1]~input_o\ : std_logic;
SIGNAL \U_PC_MUX|Equal0~0_combout\ : std_logic;
SIGNAL \ALUSrcA~input_o\ : std_logic;
SIGNAL \U_PC_MUX|output[0]~0_combout\ : std_logic;
SIGNAL \PCWrite~input_o\ : std_logic;
SIGNAL \switches[5]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[5]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[5]~10_combout\ : std_logic;
SIGNAL \switches[2]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[2]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[2]~4_combout\ : std_logic;
SIGNAL \ALUSrcB[0]~input_o\ : std_logic;
SIGNAL \U_MEMORY_DATA_REG|output[1]~feeder_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[1]~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~3_combout\ : std_logic;
SIGNAL \JumpAndLink~input_o\ : std_logic;
SIGNAL \RegWrite~input_o\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][0]~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][0]~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][0]~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][0]~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][0]~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][0]~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][0]~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][0]~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][0]~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][0]~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][0]~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][0]~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][0]~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][0]~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][0]~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Decoder0~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][0]~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][0]~29_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][0]~30_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][0]~28_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][0]~31_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][0]~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][0]~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][0]~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][0]~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][0]~22_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][0]~21_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][0]~23_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][0]~20_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][0]~26_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][0]~25_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][0]~27_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][0]~24_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][1]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux30~20_combout\ : std_logic;
SIGNAL \ALUSrcB[1]~input_o\ : std_logic;
SIGNAL \U_ALU|Add0~2_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[0]~0_combout\ : std_logic;
SIGNAL \U_ALU|Add0~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~6_combout\ : std_logic;
SIGNAL \U_ALU|Add0~3_combout\ : std_logic;
SIGNAL \U_ALU|Add0~4_combout\ : std_logic;
SIGNAL \U_ALU|Add0~6_combout\ : std_logic;
SIGNAL \U_ALU|Add0~8_cout\ : std_logic;
SIGNAL \U_ALU|Add0~10\ : std_logic;
SIGNAL \U_ALU|Add0~11_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[1]~47_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~11_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[2]~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][2]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][2]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux29~20_combout\ : std_logic;
SIGNAL \U_PC|output[2]~21_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[2]~0_combout\ : std_logic;
SIGNAL \U_MEMORY_DATA_REG|output[3]~feeder_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[3]~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][3]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][3]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux28~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[3]~23_combout\ : std_logic;
SIGNAL \U_MEMORY_DATA_REG|output[4]~feeder_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[4]~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][4]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][4]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux27~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[4]~18_combout\ : std_logic;
SIGNAL \U_MEMORY_DATA_REG|output[5]~feeder_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[5]~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][5]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][5]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux26~20_combout\ : std_logic;
SIGNAL \U_PC|output[5]~23_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[5]~17_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[6]~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][6]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][6]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux25~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[6]~22_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[7]~5_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[8]~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~0_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[7]~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][7]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][7]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux24~20_combout\ : std_logic;
SIGNAL \switches[8]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[8]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[8]~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~5_combout\ : std_logic;
SIGNAL \IsSigned~input_o\ : std_logic;
SIGNAL \U_REGB_MUX|output[18]~35_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \U_PC|output[9]~26_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[9]~19_combout\ : std_logic;
SIGNAL \U_PC|output[10]~27_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[10]~31_combout\ : std_logic;
SIGNAL \U_PC|output[11]~28_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[11]~30_combout\ : std_logic;
SIGNAL \U_PC|output[13]~8_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[11]~21_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[13]~28_combout\ : std_logic;
SIGNAL \U_PC|output[14]~9_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[14]~26_combout\ : std_logic;
SIGNAL \U_PC|output[15]~10_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[15]~25_combout\ : std_logic;
SIGNAL \U_PC|output[16]~11_combout\ : std_logic;
SIGNAL \U_PC|output[20]~16_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[20]~15_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[30]~3_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[20]~37_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~3_combout\ : std_logic;
SIGNAL \U_ALU|Result~39_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[31]~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~16_combout\ : std_logic;
SIGNAL \U_PC|output[31]~feeder_combout\ : std_logic;
SIGNAL \PC_en~1_combout\ : std_logic;
SIGNAL \PC_en~2_combout\ : std_logic;
SIGNAL \PCWriteCond~input_o\ : std_logic;
SIGNAL \U_PC|output[31]~34_combout\ : std_logic;
SIGNAL \U_PC|output[31]~35_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~17_combout\ : std_logic;
SIGNAL \U_ALU|Add0~15_combout\ : std_logic;
SIGNAL \U_PC|output[21]~36_combout\ : std_logic;
SIGNAL \U_PC|output[21]~17_combout\ : std_logic;
SIGNAL \U_PC|output[21]~feeder_combout\ : std_logic;
SIGNAL \U_PC|output[22]~18_combout\ : std_logic;
SIGNAL \U_PC|output[22]~feeder_combout\ : std_logic;
SIGNAL \U_PC|output[23]~19_combout\ : std_logic;
SIGNAL \U_ALU|Add0~104_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~9_combout\ : std_logic;
SIGNAL \U_PC|output[29]~feeder_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[29]~3_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[29]~49_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~8_combout\ : std_logic;
SIGNAL \U_ALU|Add0~17_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[28]~45_combout\ : std_logic;
SIGNAL \U_ALU|Add0~18_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[27]~46_combout\ : std_logic;
SIGNAL \U_ALU|Add0~19_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[4]~7_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[4]~8_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[5]~11_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[5]~12_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[6]~9_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[6]~10_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[7]~13_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[7]~14_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[8]~15_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[8]~16_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[9]~19_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[9]~20_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[10]~17_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[10]~18_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[11]~21_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[11]~22_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[12]~23_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[12]~24_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[13]~25_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[13]~26_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[14]~27_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[14]~28_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[15]~31_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[15]~32_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[16]~29_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[16]~30_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[17]~33_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[17]~34_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[2]~1_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[2]~2_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[3]~5_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[3]~6_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \U_ALU|Result~36_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~29_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~26_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~27_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~20_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~21_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~6_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~146_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~141_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~8_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~144_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~142_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~145_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~10_combout\ : std_logic;
SIGNAL \U_ALU|Add0~98\ : std_logic;
SIGNAL \U_ALU|Add0~99_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~11_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \U_REGB_MUX|output[18]~36_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[21]~39_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[22]~40_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[23]~42_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[24]~41_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[25]~44_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[26]~43_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~1\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~3\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~5\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~7\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~9\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~11\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~15\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~17\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~19\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~21\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~23\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \U_ALU|Mux1~12_combout\ : std_logic;
SIGNAL \U_PC|output[30]~1_combout\ : std_logic;
SIGNAL \U_PC|output[30]~feeder_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[30]~8_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~22_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~30_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~31_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~6_combout\ : std_logic;
SIGNAL \U_ALU|Add0~29_combout\ : std_logic;
SIGNAL \U_ALU|Add0~30_combout\ : std_logic;
SIGNAL \U_ALU|Add0~31_combout\ : std_logic;
SIGNAL \U_ALU|Add0~32_combout\ : std_logic;
SIGNAL \U_ALU|Add0~33_combout\ : std_logic;
SIGNAL \U_ALU|Add0~34_combout\ : std_logic;
SIGNAL \U_ALU|Add0~35_combout\ : std_logic;
SIGNAL \U_ALU|Add0~36_combout\ : std_logic;
SIGNAL \U_ALU|Add0~37_combout\ : std_logic;
SIGNAL \U_ALU|Add0~38_combout\ : std_logic;
SIGNAL \U_ALU|Add0~39_combout\ : std_logic;
SIGNAL \U_ALU|Add0~40_combout\ : std_logic;
SIGNAL \U_ALU|Add0~41_combout\ : std_logic;
SIGNAL \U_ALU|Add0~42_combout\ : std_logic;
SIGNAL \U_ALU|Add0~43_combout\ : std_logic;
SIGNAL \U_ALU|Add0~44_combout\ : std_logic;
SIGNAL \U_ALU|Add0~0_combout\ : std_logic;
SIGNAL \U_ALU|Add0~1_combout\ : std_logic;
SIGNAL \U_ALU|Add0~12\ : std_logic;
SIGNAL \U_ALU|Add0~14\ : std_logic;
SIGNAL \U_ALU|Add0~46\ : std_logic;
SIGNAL \U_ALU|Add0~48\ : std_logic;
SIGNAL \U_ALU|Add0~50\ : std_logic;
SIGNAL \U_ALU|Add0~52\ : std_logic;
SIGNAL \U_ALU|Add0~54\ : std_logic;
SIGNAL \U_ALU|Add0~56\ : std_logic;
SIGNAL \U_ALU|Add0~58\ : std_logic;
SIGNAL \U_ALU|Add0~60\ : std_logic;
SIGNAL \U_ALU|Add0~62\ : std_logic;
SIGNAL \U_ALU|Add0~64\ : std_logic;
SIGNAL \U_ALU|Add0~66\ : std_logic;
SIGNAL \U_ALU|Add0~68\ : std_logic;
SIGNAL \U_ALU|Add0~70\ : std_logic;
SIGNAL \U_ALU|Add0~72\ : std_logic;
SIGNAL \U_ALU|Add0~73_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~2_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~130_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~129_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~3_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~152_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~75_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~43_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~44_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux14~10_combout\ : std_logic;
SIGNAL \U_PC|output[17]~13_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[17]~24_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \U_ALU|Add0~22_combout\ : std_logic;
SIGNAL \U_ALU|Add0~23_combout\ : std_logic;
SIGNAL \U_ALU|Add0~24_combout\ : std_logic;
SIGNAL \U_ALU|Add0~25_combout\ : std_logic;
SIGNAL \U_ALU|Add0~26_combout\ : std_logic;
SIGNAL \U_ALU|Add0~27_combout\ : std_logic;
SIGNAL \U_ALU|Add0~28_combout\ : std_logic;
SIGNAL \U_ALU|Add0~74\ : std_logic;
SIGNAL \U_ALU|Add0~76\ : std_logic;
SIGNAL \U_ALU|Add0~78\ : std_logic;
SIGNAL \U_ALU|Add0~80\ : std_logic;
SIGNAL \U_ALU|Add0~82\ : std_logic;
SIGNAL \U_ALU|Add0~84\ : std_logic;
SIGNAL \U_ALU|Add0~86\ : std_logic;
SIGNAL \U_ALU|Add0~87_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~22_combout\ : std_logic;
SIGNAL \U_ALU|Result~42_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~11_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~148_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~132_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~139_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~140_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~10_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~149_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~151_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~7_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~30_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~29_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~31_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~5_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~21_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~22_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~53_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~24_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~16_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux7~15_combout\ : std_logic;
SIGNAL \U_PC|output[24]~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[22]~34_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[24]~12_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \U_ALU|Add0~20_combout\ : std_logic;
SIGNAL \U_ALU|Add0~21_combout\ : std_logic;
SIGNAL \U_ALU|Add0~88\ : std_logic;
SIGNAL \U_ALU|Add0~90\ : std_logic;
SIGNAL \U_ALU|Add0~91_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~17_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~4_combout\ : std_logic;
SIGNAL \U_ALU|Result~34_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~10_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~2_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~3_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~11_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~4_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~25_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~5_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~150_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~18_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~19_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~10_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux5~16_combout\ : std_logic;
SIGNAL \U_PC|output[26]~38_combout\ : std_logic;
SIGNAL \U_PC|output[26]~5_combout\ : std_logic;
SIGNAL \U_PC|output[26]~feeder_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR25to0[24]~feeder_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[26]~6_combout\ : std_logic;
SIGNAL \U_ALU|Add0~92\ : std_logic;
SIGNAL \U_ALU|Add0~94\ : std_logic;
SIGNAL \U_ALU|Add0~95_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~16_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~17_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~18_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~10_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~21_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~6_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~24_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~19_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \U_ALU|Mux3~20_combout\ : std_logic;
SIGNAL \U_PC|output[28]~3_combout\ : std_logic;
SIGNAL \U_PC|output[28]~feeder_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[28]~5_combout\ : std_logic;
SIGNAL \U_ALU|Add0~96\ : std_logic;
SIGNAL \U_ALU|Add0~97_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~10_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~147_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~3_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~52_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~23_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~11_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \U_ALU|Mux2~12_combout\ : std_logic;
SIGNAL \U_PC|output[29]~2_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[29]~38_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[29]~29_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][29]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][29]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux2~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[28]~37_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[28]~28_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][28]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][28]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux3~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[27]~36_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[27]~27_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][27]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][27]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux4~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[26]~35_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[26]~26_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][26]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][26]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux5~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[24]~26_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[24]~24_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][24]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][24]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux7~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[21]~33_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[23]~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~16_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~41_combout\ : std_logic;
SIGNAL \U_ALU|Add0~85_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \U_PC|output[19]~15_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~143_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~137_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~51_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~52_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~138_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~17_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~18_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~19_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~20_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~21_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[23]~27_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[23]~23_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][23]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][23]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux8~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[20]~32_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR25to0[20]~feeder_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[22]~11_combout\ : std_logic;
SIGNAL \U_ALU|Result~41_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~6_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~7_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~77_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~40_combout\ : std_logic;
SIGNAL \U_ALU|Add0~83_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~136_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~50_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~8_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux9~10_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[22]~22_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][22]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][22]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux9~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[19]~31_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[21]~13_combout\ : std_logic;
SIGNAL \U_ALU|Result~40_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~38_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~39_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~48_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~49_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~135_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~3_combout\ : std_logic;
SIGNAL \U_ALU|Add0~81_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~4_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~39_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~8_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux10~10_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[21]~21_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][21]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][21]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux10~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[30]~39_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[30]~30_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][30]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][30]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux1~20_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[30]~48_combout\ : std_logic;
SIGNAL \U_ALU|Add0~16_combout\ : std_logic;
SIGNAL \U_ALU|Add0~100\ : std_logic;
SIGNAL \U_ALU|Add0~101_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~73_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~11_combout\ : std_logic;
SIGNAL \U_ALU|Add0~103_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~14_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~25\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~15_combout\ : std_logic;
SIGNAL \U_PC|output[31]~0_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[31]~40_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[31]~31_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][31]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][31]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux0~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[31]~7_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~32_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~33_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~47_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~37_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~38_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~134_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~3_combout\ : std_logic;
SIGNAL \U_ALU|Add0~79_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~8_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux11~10_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[20]~20_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][20]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux11~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[17]~29_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[17]~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][17]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][17]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux14~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[14]~24_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[16]~27_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \U_ALU|Result~33_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~25_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~27_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~12_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~13_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~28_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~23_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~24_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~16_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~25_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~26_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~17_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~18_combout\ : std_logic;
SIGNAL \U_ALU|Add0~93_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~23_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~19_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~20_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~21_combout\ : std_logic;
SIGNAL \U_PC|output[27]~37_combout\ : std_logic;
SIGNAL \U_PC|output[27]~4_combout\ : std_logic;
SIGNAL \U_PC|output[27]~feeder_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR25to0[25]~feeder_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[27]~4_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~26_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~78_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~5_combout\ : std_logic;
SIGNAL \U_ALU|Add0~69_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~35_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~46_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~47_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~48_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~71_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux16~8_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[15]~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][15]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][15]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux16~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[12]~22_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~54_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~56_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~55_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~57_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~4_combout\ : std_logic;
SIGNAL \U_ALU|Add0~63_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux19~9_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[12]~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][12]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][12]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux19~20_combout\ : std_logic;
SIGNAL \U_PC|output[12]~7_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[12]~29_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \U_ALU|Mux15~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~7_combout\ : std_logic;
SIGNAL \U_ALU|Add0~71_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~76_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~37_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux15~12_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[16]~28_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[16]~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][16]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][16]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux15~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[25]~25_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \U_ALU|Add0~89_combout\ : std_logic;
SIGNAL \U_PC|output[25]~6_combout\ : std_logic;
SIGNAL \U_ALU|Result~35_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~28_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~6_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~131_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~16_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~14_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux6~13_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[25]~25_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][25]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][25]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux6~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[25]~9_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~33_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~34_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~36_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~45_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~4_combout\ : std_logic;
SIGNAL \U_ALU|Add0~61_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~50_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~45_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~51_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~72_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux20~9_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[11]~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][11]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][11]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux20~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[15]~20_combout\ : std_logic;
SIGNAL \U_REGB_MUX|output[19]~38_combout\ : std_logic;
SIGNAL \U_ALU|Result~38_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~133_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~46_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~4_combout\ : std_logic;
SIGNAL \U_ALU|Add0~77_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~9_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux12~11_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[19]~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][19]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][19]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux12~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[19]~14_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~8_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~9_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~19_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~18_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~20_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~16_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~17_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~4_combout\ : std_logic;
SIGNAL \U_ALU|Add0~59_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux21~9_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[10]~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][10]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux21~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[9]~12_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[9]~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][9]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][9]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux22~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[8]~14_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[8]~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][8]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][8]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux23~20_combout\ : std_logic;
SIGNAL \switches[7]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[7]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[7]~15_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[7]~16_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~74_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~66_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~3_combout\ : std_logic;
SIGNAL \U_ALU|Add0~67_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux17~9_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[14]~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][14]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][14]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux17~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[13]~23_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[13]~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][13]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][13]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux18~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[18]~30_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \U_PC|output[18]~14_combout\ : std_logic;
SIGNAL \U_ALU|Result~37_combout\ : std_logic;
SIGNAL \U_ALU|Add0~75_combout\ : std_logic;
SIGNAL \U_ALU|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~4_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~32_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux13~10_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[18]~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][18]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][18]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux13~20_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[18]~16_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~34_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~35_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~36_combout\ : std_logic;
SIGNAL \U_ALU|Add0~55_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~58_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~59_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux23~9_combout\ : std_logic;
SIGNAL \U_PC|output[8]~25_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[8]~20_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Result~47_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~1_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~68_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~43_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~49_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~7_combout\ : std_logic;
SIGNAL \U_ALU|Add0~53_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux24~15_combout\ : std_logic;
SIGNAL \U_PC|output[7]~29_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[7]~21_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \U_ALU|Result~46_combout\ : std_logic;
SIGNAL \U_ALU|Add0~51_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~0_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~13_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux25~9_combout\ : std_logic;
SIGNAL \U_PC|output[6]~24_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[6]~4_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[10]~19_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~2_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~42_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~3_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~44_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~67_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~4_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~69_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~64_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~63_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~70_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux30~13_combout\ : std_logic;
SIGNAL \U_PC_MUX|output[1]~1_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[1]~1_combout\ : std_logic;
SIGNAL \U_ALU|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \U_ALU|Result~45_combout\ : std_logic;
SIGNAL \U_ALU|Add0~49_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~2_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~62_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~65_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux26~9_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[5]~3_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[2]~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux0~7_combout\ : std_logic;
SIGNAL \U_ALU|Result~44_combout\ : std_logic;
SIGNAL \U_ALU|Add0~47_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~2_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~12_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~60_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~0_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux27~9_combout\ : std_logic;
SIGNAL \U_PC|output[4]~22_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[4]~2_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[5]~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux64~4_combout\ : std_logic;
SIGNAL \U_ALU|LessThan1~1_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~3_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~5_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~7_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~9_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~11_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~13_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~15_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~17_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~19_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~21_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~23_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~25_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~27_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~29_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~31_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~33_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~35_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~37_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~39_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~41_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~43_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~45_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~47_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~49_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~51_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~53_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~55_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~57_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~59_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~61_cout\ : std_logic;
SIGNAL \U_ALU|LessThan1~62_combout\ : std_logic;
SIGNAL \U_ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~15_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~17_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~19_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~21_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~23_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~25_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~27_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~29_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~31_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~33_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~35_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~37_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~39_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~41_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~43_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~45_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~47_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~49_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~51_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~53_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~55_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~57_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~59_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~61_cout\ : std_logic;
SIGNAL \U_ALU|LessThan0~62_combout\ : std_logic;
SIGNAL \U_ALU|Mux64~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~1_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~3_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~2_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~0_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~4_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~6_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~5_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~7_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~8_combout\ : std_logic;
SIGNAL \U_ALU|LessThan2~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux64~0_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~8_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~7_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~9_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~10_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~11_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~22_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~19_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~20_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~15_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~14_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~13_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~12_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~16_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~18_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~17_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~21_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~4_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~3_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~5_combout\ : std_logic;
SIGNAL \U_ALU|Equal0~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux64~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux64~2_combout\ : std_logic;
SIGNAL \PC_en~0_combout\ : std_logic;
SIGNAL \PC_en~3_combout\ : std_logic;
SIGNAL \U_REGA_MUX|output[0]~2_combout\ : std_logic;
SIGNAL \U_ALU|Mult1|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \U_ALU|Add0~45_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~8_combout\ : std_logic;
SIGNAL \U_ALU|Result~43_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux28~14_combout\ : std_logic;
SIGNAL \U_PC|output[3]~12_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[3]~1_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[3]~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~21_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~18_combout\ : std_logic;
SIGNAL \U_ALU|Add0~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~13_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight1~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~16_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~17_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~22_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~23_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~19_combout\ : std_logic;
SIGNAL \U_ALU|Mux31~20_combout\ : std_logic;
SIGNAL \U_MEMORY_DATA_REG|output[0]~feeder_combout\ : std_logic;
SIGNAL \U_MEMTOREG_MUX|output[0]~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[4][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[8][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[0][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~14_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[12][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~15_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[6][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[14][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[2][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[10][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~12_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~13_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~16_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[7][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[3][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~17_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[11][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[15][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~18_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[13][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[9][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[1][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[5][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~10_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~11_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~19_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[30][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[22][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[26][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[18][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~0_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~1_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[23][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[19][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~7_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[31][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[27][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~8_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[20][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[28][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[16][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[24][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~4_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~5_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[21][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[17][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~2_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[29][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][0]~feeder_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|registers[25][0]~q\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~3_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~6_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~9_combout\ : std_logic;
SIGNAL \U_REGISTER_FILE|Mux31~20_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[6]~18_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~40_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~41_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~42_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~10_combout\ : std_logic;
SIGNAL \U_ALU|Add0~57_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~14_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux22~15_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[9]~7_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[10]~8_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~6_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~7_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~3_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~2_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~1_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~0_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~4_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~8_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~7_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~6_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~5_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~9_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~10_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~11_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~12_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~1_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~3_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~0_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~2_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~4_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~5_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~0_combout\ : std_logic;
SIGNAL \MemRead~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[4]~8_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[4]~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux4~9_combout\ : std_logic;
SIGNAL \U_ALU|Add0~13_combout\ : std_logic;
SIGNAL \U_ALU|Result~32_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~9_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~10_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~15_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~11_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~12_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~13_combout\ : std_logic;
SIGNAL \U_ALU|Mux29~14_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[2]~0_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|ram_wen~0_combout\ : std_logic;
SIGNAL \switches[1]~input_o\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output[1]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[1]~2_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[1]~3_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~0_combout\ : std_logic;
SIGNAL \U_ALU|ShiftRight0~61_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~1_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~2_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~3_combout\ : std_logic;
SIGNAL \U_ALU|Add0~65_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~4_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~5_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~6_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~7_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~8_combout\ : std_logic;
SIGNAL \U_ALU|Mux18~9_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[12]~9_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~15_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~14_combout\ : std_logic;
SIGNAL \U_IorD_MUX|output[14]~10_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~16_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~1_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[0]~0_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MUX_3x1|output[0]~1_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR31to26[0]~feeder_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR31to26[2]~feeder_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR31to26[3]~feeder_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR31to26[4]~feeder_combout\ : std_logic;
SIGNAL \U_INSTRUCTION_REG|IR31to26[5]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[0]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[1]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[3]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[4]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[5]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[6]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[7]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[8]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[9]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[10]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[11]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[12]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[13]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[14]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[15]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[16]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[17]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[18]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[19]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[20]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[21]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[22]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[23]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[24]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[25]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[26]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[27]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[28]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[29]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[30]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output[31]~feeder_combout\ : std_logic;
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT0|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_PC|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_MEMORY|U_IO_PORTS|IN_PORT1|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_ALU|Mult1|auto_generated|w513w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \U_ALU|Mult0|auto_generated|w569w\ : std_logic_vector(64 DOWNTO 0);
SIGNAL \U_INSTRUCTION_REG|IR31to26\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U_MEMORY|U_IO_PORTS|OUT_PORT|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_MEMORY|U_MEMREAD|output\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U_REGA|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_ALU_OUT|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \U_INSTRUCTION_REG|IR15to0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U_INSTRUCTION_REG|IR25to0\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \U_MEMORY_DATA_REG|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_rst~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_clk <= clk;
ww_rst <= rst;
ww_PCWrite <= PCWrite;
ww_PCWriteCond <= PCWriteCond;
ww_IorD <= IorD;
ww_MemRead <= MemRead;
ww_MemWrite <= MemWrite;
ww_MemToReg <= MemToReg;
ww_IRWrite <= IRWrite;
ww_JumpAndLink <= JumpAndLink;
ww_IsSigned <= IsSigned;
ww_PCSource <= PCSource;
ww_ALUOp <= ALUOp;
ww_ALUSrcA <= ALUSrcA;
ww_ALUSrcB <= ALUSrcB;
ww_RegWrite <= RegWrite;
ww_RegDst <= RegDst;
IR31to26 <= ww_IR31to26;
ww_switches <= switches;
ww_buttons <= buttons;
LEDs <= ww_LEDs;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \U_REGA|output\(15) & \U_REGA|output\(12) & \U_REGA|output\(11) & \U_REGA|output\(10) & \U_REGA|output\(9) & \U_REGA|output\(8) & 
\U_REGA|output\(7) & \U_REGA|output\(6) & \U_REGA|output\(5) & \U_REGA|output\(4) & \U_REGA|output\(3) & \U_REGA|output\(2) & \U_REGA|output\(1) & \U_REGA|output\(0));

\U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U_IorD_MUX|output[9]~7_combout\ & \U_IorD_MUX|output[8]~6_combout\ & \U_IorD_MUX|output[7]~5_combout\ & \U_IorD_MUX|output[6]~4_combout\ & 
\U_IorD_MUX|output[5]~3_combout\ & \U_IorD_MUX|output[4]~2_combout\ & \U_IorD_MUX|output[3]~1_combout\ & \U_IorD_MUX|output[2]~0_combout\);

\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(0) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(1) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(2) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(3) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(4) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(5) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(6) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(7) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(8) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(9) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(10) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(11) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(12) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(15) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\U_ALU|Mult1|auto_generated|mac_out2_DATAA_bus\ <= (\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT35\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT34\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT33\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT32\
& \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT31\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT30\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT29\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT28\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT27\
& \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT26\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT25\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT24\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT23\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT22\
& \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT21\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT20\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT19\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT18\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT17\
& \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT16\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT15\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT14\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT13\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT12\
& \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT11\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT10\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT9\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT8\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT7\ & 
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT6\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT5\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT4\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT3\ & \U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT2\ & 
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT1\ & \U_ALU|Mult1|auto_generated|mac_mult1~dataout\);

\U_ALU|Mult1|auto_generated|w513w\(0) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(0);
\U_ALU|Mult1|auto_generated|w513w\(1) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(1);
\U_ALU|Mult1|auto_generated|w513w\(2) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(2);
\U_ALU|Mult1|auto_generated|w513w\(3) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(3);
\U_ALU|Mult1|auto_generated|w513w\(4) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(4);
\U_ALU|Mult1|auto_generated|w513w\(5) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(5);
\U_ALU|Mult1|auto_generated|w513w\(6) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(6);
\U_ALU|Mult1|auto_generated|w513w\(7) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(7);
\U_ALU|Mult1|auto_generated|w513w\(8) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(8);
\U_ALU|Mult1|auto_generated|w513w\(9) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(9);
\U_ALU|Mult1|auto_generated|w513w\(10) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(10);
\U_ALU|Mult1|auto_generated|w513w\(11) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(11);
\U_ALU|Mult1|auto_generated|w513w\(12) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(12);
\U_ALU|Mult1|auto_generated|w513w\(13) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(13);
\U_ALU|Mult1|auto_generated|w513w\(14) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(14);
\U_ALU|Mult1|auto_generated|w513w\(15) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(15);
\U_ALU|Mult1|auto_generated|w513w\(16) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(16);
\U_ALU|Mult1|auto_generated|w513w\(17) <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(17);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(18);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(19);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(20);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(21);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(22);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(23);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(24);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(25);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(26);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(27);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(28);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(29);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(30);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT31\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(31);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT32\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(32);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT33\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(33);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT34\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(34);
\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT35\ <= \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\(35);

\U_ALU|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\
& \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\
& \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\
& \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\
& \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\
& \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ & \U_ALU|Mult0|auto_generated|mac_mult1~dataout\);

\U_ALU|Mult0|auto_generated|w569w\(0) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\U_ALU|Mult0|auto_generated|w569w\(1) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\U_ALU|Mult0|auto_generated|w569w\(2) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\U_ALU|Mult0|auto_generated|w569w\(3) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\U_ALU|Mult0|auto_generated|w569w\(4) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\U_ALU|Mult0|auto_generated|w569w\(5) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\U_ALU|Mult0|auto_generated|w569w\(6) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\U_ALU|Mult0|auto_generated|w569w\(7) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\U_ALU|Mult0|auto_generated|w569w\(8) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\U_ALU|Mult0|auto_generated|w569w\(9) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\U_ALU|Mult0|auto_generated|w569w\(10) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\U_ALU|Mult0|auto_generated|w569w\(11) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\U_ALU|Mult0|auto_generated|w569w\(12) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\U_ALU|Mult0|auto_generated|w569w\(13) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\U_ALU|Mult0|auto_generated|w569w\(14) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\U_ALU|Mult0|auto_generated|w569w\(15) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\U_ALU|Mult0|auto_generated|w569w\(16) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\U_ALU|Mult0|auto_generated|w569w\(17) <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\U_ALU|Mult1|auto_generated|mac_out4_DATAA_bus\ <= (\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT31\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT30\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT29\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT28\
& \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT27\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT26\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT25\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT24\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT23\
& \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT22\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT21\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT20\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT19\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT18\
& \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT17\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT16\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT15\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT14\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT13\
& \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT12\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT11\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT10\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT9\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT8\ & 
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT7\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT6\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT5\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT4\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT3\ & 
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT2\ & \U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT1\ & \U_ALU|Mult1|auto_generated|mac_mult3~dataout\ & \U_ALU|Mult1|auto_generated|mac_mult3~3\ & \U_ALU|Mult1|auto_generated|mac_mult3~2\ & 
\U_ALU|Mult1|auto_generated|mac_mult3~1\ & \U_ALU|Mult1|auto_generated|mac_mult3~0\);

\U_ALU|Mult1|auto_generated|mac_out4~0\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(0);
\U_ALU|Mult1|auto_generated|mac_out4~1\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(1);
\U_ALU|Mult1|auto_generated|mac_out4~2\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(2);
\U_ALU|Mult1|auto_generated|mac_out4~3\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(3);
\U_ALU|Mult1|auto_generated|mac_out4~dataout\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(4);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(5);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(6);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(7);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(8);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(9);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(10);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(11);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(12);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(13);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(14);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(15);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(16);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT13\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(17);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT14\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(18);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT15\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(19);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT16\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(20);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT17\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(21);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT18\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(22);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT19\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(23);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT20\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(24);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT21\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(25);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT22\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(26);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT23\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(27);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT24\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(28);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT25\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(29);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT26\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(30);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT27\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(31);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT28\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(32);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT29\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(33);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT30\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(34);
\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT31\ <= \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\(35);

\U_ALU|Mult1|auto_generated|mac_out6_DATAA_bus\ <= (\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT31\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT30\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT29\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT28\
& \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT27\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT26\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT25\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT24\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT23\
& \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT22\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT21\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT20\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT19\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT18\
& \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT17\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT16\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT15\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT14\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT13\
& \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT12\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT11\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT10\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT9\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT8\ & 
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT7\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT6\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT5\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT4\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT3\ & 
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT2\ & \U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT1\ & \U_ALU|Mult1|auto_generated|mac_mult5~dataout\ & \U_ALU|Mult1|auto_generated|mac_mult5~3\ & \U_ALU|Mult1|auto_generated|mac_mult5~2\ & 
\U_ALU|Mult1|auto_generated|mac_mult5~1\ & \U_ALU|Mult1|auto_generated|mac_mult5~0\);

\U_ALU|Mult1|auto_generated|mac_out6~0\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(0);
\U_ALU|Mult1|auto_generated|mac_out6~1\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(1);
\U_ALU|Mult1|auto_generated|mac_out6~2\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(2);
\U_ALU|Mult1|auto_generated|mac_out6~3\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(3);
\U_ALU|Mult1|auto_generated|mac_out6~dataout\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(4);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(5);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(6);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(7);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(8);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(9);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(10);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(11);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(12);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(13);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(14);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(15);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(16);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(17);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT14\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(18);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT15\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(19);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT16\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(20);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT17\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(21);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT18\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(22);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT19\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(23);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT20\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(24);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT21\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(25);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT22\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(26);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT23\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(27);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT24\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(28);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT25\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(29);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT26\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(30);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT27\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(31);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT28\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(32);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT29\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(33);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT30\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(34);
\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT31\ <= \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\(35);

\U_ALU|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\
& \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\
& \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\
& \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\
& \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ & 
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \U_ALU|Mult0|auto_generated|mac_mult3~dataout\ & \U_ALU|Mult0|auto_generated|mac_mult3~3\ & \U_ALU|Mult0|auto_generated|mac_mult3~2\ & 
\U_ALU|Mult0|auto_generated|mac_mult3~1\ & \U_ALU|Mult0|auto_generated|mac_mult3~0\);

\U_ALU|Mult0|auto_generated|mac_out4~0\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\U_ALU|Mult0|auto_generated|mac_out4~1\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\U_ALU|Mult0|auto_generated|mac_out4~2\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\U_ALU|Mult0|auto_generated|mac_out4~3\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\U_ALU|Mult0|auto_generated|mac_out4~dataout\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT27\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT28\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT29\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT30\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT31\ <= \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\U_ALU|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\
& \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\
& \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\
& \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\
& \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ & 
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \U_ALU|Mult0|auto_generated|mac_mult5~dataout\ & \U_ALU|Mult0|auto_generated|mac_mult5~3\ & \U_ALU|Mult0|auto_generated|mac_mult5~2\ & 
\U_ALU|Mult0|auto_generated|mac_mult5~1\ & \U_ALU|Mult0|auto_generated|mac_mult5~0\);

\U_ALU|Mult0|auto_generated|mac_out6~0\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\U_ALU|Mult0|auto_generated|mac_out6~1\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\U_ALU|Mult0|auto_generated|mac_out6~2\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\U_ALU|Mult0|auto_generated|mac_out6~3\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\U_ALU|Mult0|auto_generated|mac_out6~dataout\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT31\ <= \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\U_ALU|Mult1|auto_generated|mac_mult1_DATAA_bus\ <= (\U_REGA_MUX|output[17]~24_combout\ & \U_REGA_MUX|output[16]~27_combout\ & \U_REGA_MUX|output[15]~25_combout\ & \U_REGA_MUX|output[14]~26_combout\ & \U_REGA_MUX|output[13]~28_combout\ & 
\U_REGA_MUX|output[12]~29_combout\ & \U_REGA_MUX|output[11]~30_combout\ & \U_REGA_MUX|output[10]~31_combout\ & \U_REGA_MUX|output[9]~19_combout\ & \U_REGA_MUX|output[8]~20_combout\ & \U_REGA_MUX|output[7]~21_combout\ & \U_REGA_MUX|output[6]~22_combout\ & 
\U_REGA_MUX|output[5]~17_combout\ & \U_REGA_MUX|output[4]~18_combout\ & \U_REGA_MUX|output[3]~23_combout\ & \U_REGA_MUX|output[2]~0_combout\ & \U_REGA_MUX|output[1]~1_combout\ & \U_REGA_MUX|output[0]~2_combout\);

\U_ALU|Mult1|auto_generated|mac_mult1_DATAB_bus\ <= (\U_REGB_MUX|output[17]~34_combout\ & \U_REGB_MUX|output[16]~30_combout\ & \U_REGB_MUX|output[15]~32_combout\ & \U_REGB_MUX|output[14]~28_combout\ & \U_REGB_MUX|output[13]~26_combout\ & 
\U_REGB_MUX|output[12]~24_combout\ & \U_REGB_MUX|output[11]~22_combout\ & \U_REGB_MUX|output[10]~18_combout\ & \U_REGB_MUX|output[9]~20_combout\ & \U_REGB_MUX|output[8]~16_combout\ & \U_REGB_MUX|output[7]~14_combout\ & \U_REGB_MUX|output[6]~10_combout\ & 
\U_REGB_MUX|output[5]~12_combout\ & \U_REGB_MUX|output[4]~8_combout\ & \U_REGB_MUX|output[3]~6_combout\ & \U_REGB_MUX|output[2]~2_combout\ & \U_REGB_MUX|output[1]~47_combout\ & \U_REGB_MUX|output[0]~0_combout\);

\U_ALU|Mult1|auto_generated|mac_mult1~dataout\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(0);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT1\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(1);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT2\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(2);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT3\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(3);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT4\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(4);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT5\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(5);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT6\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(6);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT7\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(7);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT8\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(8);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT9\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(9);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT10\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(10);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT11\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(11);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT12\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(12);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT13\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(13);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT14\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(14);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT15\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(15);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT16\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(16);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT17\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(17);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT18\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(18);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT19\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(19);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT20\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(20);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT21\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(21);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT22\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(22);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT23\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(23);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT24\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(24);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT25\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(25);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT26\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(26);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT27\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(27);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT28\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(28);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT29\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(29);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT30\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(30);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT31\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(31);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT32\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(32);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT33\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(33);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT34\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(34);
\U_ALU|Mult1|auto_generated|mac_mult1~DATAOUT35\ <= \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\(35);

\U_ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\U_REGA_MUX|output[17]~24_combout\ & \U_REGA_MUX|output[16]~27_combout\ & \U_REGA_MUX|output[15]~25_combout\ & \U_REGA_MUX|output[14]~26_combout\ & \U_REGA_MUX|output[13]~28_combout\ & 
\U_REGA_MUX|output[12]~29_combout\ & \U_REGA_MUX|output[11]~30_combout\ & \U_REGA_MUX|output[10]~31_combout\ & \U_REGA_MUX|output[9]~19_combout\ & \U_REGA_MUX|output[8]~20_combout\ & \U_REGA_MUX|output[7]~21_combout\ & \U_REGA_MUX|output[6]~22_combout\ & 
\U_REGA_MUX|output[5]~17_combout\ & \U_REGA_MUX|output[4]~18_combout\ & \U_REGA_MUX|output[3]~23_combout\ & \U_REGA_MUX|output[2]~0_combout\ & \U_REGA_MUX|output[1]~1_combout\ & \U_REGA_MUX|output[0]~2_combout\);

\U_ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\U_REGB_MUX|output[17]~34_combout\ & \U_REGB_MUX|output[16]~30_combout\ & \U_REGB_MUX|output[15]~32_combout\ & \U_REGB_MUX|output[14]~28_combout\ & \U_REGB_MUX|output[13]~26_combout\ & 
\U_REGB_MUX|output[12]~24_combout\ & \U_REGB_MUX|output[11]~22_combout\ & \U_REGB_MUX|output[10]~18_combout\ & \U_REGB_MUX|output[9]~20_combout\ & \U_REGB_MUX|output[8]~16_combout\ & \U_REGB_MUX|output[7]~14_combout\ & \U_REGB_MUX|output[6]~10_combout\ & 
\U_REGB_MUX|output[5]~12_combout\ & \U_REGB_MUX|output[4]~8_combout\ & \U_REGB_MUX|output[3]~6_combout\ & \U_REGB_MUX|output[2]~2_combout\ & \U_REGB_MUX|output[1]~47_combout\ & \U_REGB_MUX|output[0]~0_combout\);

\U_ALU|Mult0|auto_generated|mac_mult1~dataout\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\U_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ <= (\U_REGA|output\(31) & \U_REGA|output\(30) & \U_REGA|output\(29) & \U_REGA|output\(28) & \U_REGA|output\(27) & \U_REGA|output\(26) & \U_REGA|output\(25) & 
\U_REGA|output\(24) & \U_REGA|output\(23) & \U_REGA|output\(22) & \U_REGA|output\(21) & \U_REGA|output\(20) & \U_REGA|output\(19) & \U_REGA|output\(18) & \U_REGA|output\(17) & \U_REGA|output\(16) & \U_REGA|output\(14) & \U_REGA|output\(13));

\U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U_IorD_MUX|output[9]~7_combout\ & \U_IorD_MUX|output[8]~6_combout\ & \U_IorD_MUX|output[7]~5_combout\ & \U_IorD_MUX|output[6]~4_combout\ & 
\U_IorD_MUX|output[5]~3_combout\ & \U_IorD_MUX|output[4]~2_combout\ & \U_IorD_MUX|output[3]~1_combout\ & \U_IorD_MUX|output[2]~0_combout\);

\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(13) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(14) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(1);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(16) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(2);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(17) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(3);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(18) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(4);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(19) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(5);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(20) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(6);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(21) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(7);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(22) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(8);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(23) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(9);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(24) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(10);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(25) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(11);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(26) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(12);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(27) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(13);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(28) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(14);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(29) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(15);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(30) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(16);
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(31) <= \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(17);

\U_ALU|Mult1|auto_generated|mac_mult3_DATAA_bus\ <= (\U_REGA_MUX|output[17]~24_combout\ & \U_REGA_MUX|output[16]~27_combout\ & \U_REGA_MUX|output[15]~25_combout\ & \U_REGA_MUX|output[14]~26_combout\ & \U_REGA_MUX|output[13]~28_combout\ & 
\U_REGA_MUX|output[12]~29_combout\ & \U_REGA_MUX|output[11]~30_combout\ & \U_REGA_MUX|output[10]~31_combout\ & \U_REGA_MUX|output[9]~19_combout\ & \U_REGA_MUX|output[8]~20_combout\ & \U_REGA_MUX|output[7]~21_combout\ & \U_REGA_MUX|output[6]~22_combout\ & 
\U_REGA_MUX|output[5]~17_combout\ & \U_REGA_MUX|output[4]~18_combout\ & \U_REGA_MUX|output[3]~23_combout\ & \U_REGA_MUX|output[2]~0_combout\ & \U_REGA_MUX|output[1]~1_combout\ & \U_REGA_MUX|output[0]~2_combout\);

\U_ALU|Mult1|auto_generated|mac_mult3_DATAB_bus\ <= (\U_REGB_MUX|output[31]~4_combout\ & \U_REGB_MUX|output[30]~48_combout\ & \U_REGB_MUX|output[29]~49_combout\ & \U_REGB_MUX|output[28]~45_combout\ & \U_REGB_MUX|output[27]~46_combout\ & 
\U_REGB_MUX|output[26]~43_combout\ & \U_REGB_MUX|output[25]~44_combout\ & \U_REGB_MUX|output[24]~41_combout\ & \U_REGB_MUX|output[23]~42_combout\ & \U_REGB_MUX|output[22]~40_combout\ & \U_REGB_MUX|output[21]~39_combout\ & 
\U_REGB_MUX|output[20]~37_combout\ & \U_REGB_MUX|output[19]~38_combout\ & \U_REGB_MUX|output[18]~36_combout\ & gnd & gnd & gnd & gnd);

\U_ALU|Mult1|auto_generated|mac_mult3~0\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(0);
\U_ALU|Mult1|auto_generated|mac_mult3~1\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(1);
\U_ALU|Mult1|auto_generated|mac_mult3~2\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(2);
\U_ALU|Mult1|auto_generated|mac_mult3~3\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(3);
\U_ALU|Mult1|auto_generated|mac_mult3~dataout\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(4);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT1\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(5);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT2\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(6);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT3\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(7);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT4\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(8);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT5\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(9);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT6\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(10);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT7\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(11);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT8\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(12);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT9\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(13);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT10\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(14);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT11\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(15);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT12\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(16);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT13\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(17);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT14\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(18);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT15\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(19);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT16\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(20);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT17\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(21);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT18\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(22);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT19\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(23);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT20\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(24);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT21\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(25);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT22\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(26);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT23\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(27);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT24\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(28);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT25\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(29);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT26\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(30);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT27\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(31);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT28\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(32);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT29\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(33);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT30\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(34);
\U_ALU|Mult1|auto_generated|mac_mult3~DATAOUT31\ <= \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\(35);

\U_ALU|Mult1|auto_generated|mac_mult5_DATAA_bus\ <= (\U_REGB_MUX|output[17]~34_combout\ & \U_REGB_MUX|output[16]~30_combout\ & \U_REGB_MUX|output[15]~32_combout\ & \U_REGB_MUX|output[14]~28_combout\ & \U_REGB_MUX|output[13]~26_combout\ & 
\U_REGB_MUX|output[12]~24_combout\ & \U_REGB_MUX|output[11]~22_combout\ & \U_REGB_MUX|output[10]~18_combout\ & \U_REGB_MUX|output[9]~20_combout\ & \U_REGB_MUX|output[8]~16_combout\ & \U_REGB_MUX|output[7]~14_combout\ & \U_REGB_MUX|output[6]~10_combout\ & 
\U_REGB_MUX|output[5]~12_combout\ & \U_REGB_MUX|output[4]~8_combout\ & \U_REGB_MUX|output[3]~6_combout\ & \U_REGB_MUX|output[2]~2_combout\ & \U_REGB_MUX|output[1]~47_combout\ & \U_REGB_MUX|output[0]~0_combout\);

\U_ALU|Mult1|auto_generated|mac_mult5_DATAB_bus\ <= (\U_REGA_MUX|output[31]~7_combout\ & \U_REGA_MUX|output[30]~8_combout\ & \U_REGA_MUX|output[29]~3_combout\ & \U_REGA_MUX|output[28]~5_combout\ & \U_REGA_MUX|output[27]~4_combout\ & 
\U_REGA_MUX|output[26]~6_combout\ & \U_REGA_MUX|output[25]~9_combout\ & \U_REGA_MUX|output[24]~12_combout\ & \U_REGA_MUX|output[23]~10_combout\ & \U_REGA_MUX|output[22]~11_combout\ & \U_REGA_MUX|output[21]~13_combout\ & \U_REGA_MUX|output[20]~15_combout\
& \U_REGA_MUX|output[19]~14_combout\ & \U_REGA_MUX|output[18]~16_combout\ & gnd & gnd & gnd & gnd);

\U_ALU|Mult1|auto_generated|mac_mult5~0\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(0);
\U_ALU|Mult1|auto_generated|mac_mult5~1\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(1);
\U_ALU|Mult1|auto_generated|mac_mult5~2\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(2);
\U_ALU|Mult1|auto_generated|mac_mult5~3\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(3);
\U_ALU|Mult1|auto_generated|mac_mult5~dataout\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(4);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT1\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(5);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT2\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(6);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT3\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(7);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT4\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(8);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT5\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(9);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT6\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(10);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT7\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(11);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT8\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(12);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT9\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(13);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT10\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(14);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT11\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(15);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT12\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(16);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT13\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(17);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT14\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(18);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT15\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(19);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT16\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(20);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT17\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(21);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT18\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(22);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT19\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(23);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT20\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(24);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT21\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(25);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT22\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(26);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT23\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(27);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT24\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(28);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT25\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(29);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT26\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(30);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT27\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(31);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT28\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(32);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT29\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(33);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT30\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(34);
\U_ALU|Mult1|auto_generated|mac_mult5~DATAOUT31\ <= \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\(35);

\U_ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\U_REGA_MUX|output[17]~24_combout\ & \U_REGA_MUX|output[16]~27_combout\ & \U_REGA_MUX|output[15]~25_combout\ & \U_REGA_MUX|output[14]~26_combout\ & \U_REGA_MUX|output[13]~28_combout\ & 
\U_REGA_MUX|output[12]~29_combout\ & \U_REGA_MUX|output[11]~30_combout\ & \U_REGA_MUX|output[10]~31_combout\ & \U_REGA_MUX|output[9]~19_combout\ & \U_REGA_MUX|output[8]~20_combout\ & \U_REGA_MUX|output[7]~21_combout\ & \U_REGA_MUX|output[6]~22_combout\ & 
\U_REGA_MUX|output[5]~17_combout\ & \U_REGA_MUX|output[4]~18_combout\ & \U_REGA_MUX|output[3]~23_combout\ & \U_REGA_MUX|output[2]~0_combout\ & \U_REGA_MUX|output[1]~1_combout\ & \U_REGA_MUX|output[0]~2_combout\);

\U_ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (\U_REGB_MUX|output[31]~4_combout\ & \U_REGB_MUX|output[30]~48_combout\ & \U_REGB_MUX|output[29]~49_combout\ & \U_REGB_MUX|output[28]~45_combout\ & \U_REGB_MUX|output[27]~46_combout\ & 
\U_REGB_MUX|output[26]~43_combout\ & \U_REGB_MUX|output[25]~44_combout\ & \U_REGB_MUX|output[24]~41_combout\ & \U_REGB_MUX|output[23]~42_combout\ & \U_REGB_MUX|output[22]~40_combout\ & \U_REGB_MUX|output[21]~39_combout\ & 
\U_REGB_MUX|output[20]~37_combout\ & \U_REGB_MUX|output[19]~38_combout\ & \U_REGB_MUX|output[18]~36_combout\ & gnd & gnd & gnd & gnd);

\U_ALU|Mult0|auto_generated|mac_mult3~0\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\U_ALU|Mult0|auto_generated|mac_mult3~1\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\U_ALU|Mult0|auto_generated|mac_mult3~2\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\U_ALU|Mult0|auto_generated|mac_mult3~3\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\U_ALU|Mult0|auto_generated|mac_mult3~dataout\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\U_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31\ <= \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\U_ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\U_REGB_MUX|output[17]~34_combout\ & \U_REGB_MUX|output[16]~30_combout\ & \U_REGB_MUX|output[15]~32_combout\ & \U_REGB_MUX|output[14]~28_combout\ & \U_REGB_MUX|output[13]~26_combout\ & 
\U_REGB_MUX|output[12]~24_combout\ & \U_REGB_MUX|output[11]~22_combout\ & \U_REGB_MUX|output[10]~18_combout\ & \U_REGB_MUX|output[9]~20_combout\ & \U_REGB_MUX|output[8]~16_combout\ & \U_REGB_MUX|output[7]~14_combout\ & \U_REGB_MUX|output[6]~10_combout\ & 
\U_REGB_MUX|output[5]~12_combout\ & \U_REGB_MUX|output[4]~8_combout\ & \U_REGB_MUX|output[3]~6_combout\ & \U_REGB_MUX|output[2]~2_combout\ & \U_REGB_MUX|output[1]~47_combout\ & \U_REGB_MUX|output[0]~0_combout\);

\U_ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\U_REGA_MUX|output[31]~7_combout\ & \U_REGA_MUX|output[30]~8_combout\ & \U_REGA_MUX|output[29]~3_combout\ & \U_REGA_MUX|output[28]~5_combout\ & \U_REGA_MUX|output[27]~4_combout\ & 
\U_REGA_MUX|output[26]~6_combout\ & \U_REGA_MUX|output[25]~9_combout\ & \U_REGA_MUX|output[24]~12_combout\ & \U_REGA_MUX|output[23]~10_combout\ & \U_REGA_MUX|output[22]~11_combout\ & \U_REGA_MUX|output[21]~13_combout\ & \U_REGA_MUX|output[20]~15_combout\
& \U_REGA_MUX|output[19]~14_combout\ & \U_REGA_MUX|output[18]~16_combout\ & gnd & gnd & gnd & gnd);

\U_ALU|Mult0|auto_generated|mac_mult5~0\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\U_ALU|Mult0|auto_generated|mac_mult5~1\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\U_ALU|Mult0|auto_generated|mac_mult5~2\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\U_ALU|Mult0|auto_generated|mac_mult5~3\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\U_ALU|Mult0|auto_generated|mac_mult5~dataout\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\U_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31\ <= \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_rst~inputclkctrl_outclk\ <= NOT \rst~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y48_N20
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X62_Y0_N9
\IR31to26[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_INSTRUCTION_REG|IR31to26\(0),
	devoe => ww_devoe,
	o => \IR31to26[0]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\IR31to26[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_INSTRUCTION_REG|IR31to26\(1),
	devoe => ww_devoe,
	o => \IR31to26[1]~output_o\);

-- Location: IOOBUF_X78_Y15_N23
\IR31to26[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_INSTRUCTION_REG|IR31to26\(2),
	devoe => ww_devoe,
	o => \IR31to26[2]~output_o\);

-- Location: IOOBUF_X69_Y0_N16
\IR31to26[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_INSTRUCTION_REG|IR31to26\(3),
	devoe => ww_devoe,
	o => \IR31to26[3]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\IR31to26[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_INSTRUCTION_REG|IR31to26\(4),
	devoe => ww_devoe,
	o => \IR31to26[4]~output_o\);

-- Location: IOOBUF_X78_Y3_N2
\IR31to26[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_INSTRUCTION_REG|IR31to26\(5),
	devoe => ww_devoe,
	o => \IR31to26[5]~output_o\);

-- Location: IOOBUF_X36_Y0_N2
\LEDs[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(0),
	devoe => ww_devoe,
	o => \LEDs[0]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\LEDs[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(1),
	devoe => ww_devoe,
	o => \LEDs[1]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\LEDs[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(2),
	devoe => ww_devoe,
	o => \LEDs[2]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\LEDs[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(3),
	devoe => ww_devoe,
	o => \LEDs[3]~output_o\);

-- Location: IOOBUF_X26_Y39_N30
\LEDs[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(4),
	devoe => ww_devoe,
	o => \LEDs[4]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\LEDs[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(5),
	devoe => ww_devoe,
	o => \LEDs[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N23
\LEDs[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(6),
	devoe => ww_devoe,
	o => \LEDs[6]~output_o\);

-- Location: IOOBUF_X58_Y0_N23
\LEDs[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(7),
	devoe => ww_devoe,
	o => \LEDs[7]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\LEDs[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(8),
	devoe => ww_devoe,
	o => \LEDs[8]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\LEDs[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(9),
	devoe => ww_devoe,
	o => \LEDs[9]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\LEDs[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(10),
	devoe => ww_devoe,
	o => \LEDs[10]~output_o\);

-- Location: IOOBUF_X40_Y0_N2
\LEDs[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(11),
	devoe => ww_devoe,
	o => \LEDs[11]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\LEDs[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(12),
	devoe => ww_devoe,
	o => \LEDs[12]~output_o\);

-- Location: IOOBUF_X60_Y0_N30
\LEDs[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(13),
	devoe => ww_devoe,
	o => \LEDs[13]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\LEDs[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(14),
	devoe => ww_devoe,
	o => \LEDs[14]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\LEDs[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(15),
	devoe => ww_devoe,
	o => \LEDs[15]~output_o\);

-- Location: IOOBUF_X78_Y3_N16
\LEDs[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(16),
	devoe => ww_devoe,
	o => \LEDs[16]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\LEDs[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(17),
	devoe => ww_devoe,
	o => \LEDs[17]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\LEDs[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(18),
	devoe => ww_devoe,
	o => \LEDs[18]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\LEDs[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(19),
	devoe => ww_devoe,
	o => \LEDs[19]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\LEDs[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(20),
	devoe => ww_devoe,
	o => \LEDs[20]~output_o\);

-- Location: IOOBUF_X58_Y0_N30
\LEDs[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(21),
	devoe => ww_devoe,
	o => \LEDs[21]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\LEDs[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(22),
	devoe => ww_devoe,
	o => \LEDs[22]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\LEDs[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(23),
	devoe => ww_devoe,
	o => \LEDs[23]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\LEDs[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(24),
	devoe => ww_devoe,
	o => \LEDs[24]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\LEDs[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(25),
	devoe => ww_devoe,
	o => \LEDs[25]~output_o\);

-- Location: IOOBUF_X56_Y0_N30
\LEDs[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(26),
	devoe => ww_devoe,
	o => \LEDs[26]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\LEDs[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(27),
	devoe => ww_devoe,
	o => \LEDs[27]~output_o\);

-- Location: IOOBUF_X40_Y0_N9
\LEDs[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(28),
	devoe => ww_devoe,
	o => \LEDs[28]~output_o\);

-- Location: IOOBUF_X38_Y0_N16
\LEDs[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(29),
	devoe => ww_devoe,
	o => \LEDs[29]~output_o\);

-- Location: IOOBUF_X54_Y0_N30
\LEDs[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(30),
	devoe => ww_devoe,
	o => \LEDs[30]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\LEDs[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(31),
	devoe => ww_devoe,
	o => \LEDs[31]~output_o\);

-- Location: IOIBUF_X0_Y18_N15
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X51_Y0_N1
\switches[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(0),
	o => \switches[0]~input_o\);

-- Location: LCCOMB_X51_Y4_N12
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[0]~feeder_combout\ = \switches[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switches[0]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[0]~feeder_combout\);

-- Location: IOIBUF_X0_Y18_N22
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G4
\rst~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: IOIBUF_X51_Y0_N8
\buttons[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_buttons(1),
	o => \buttons[1]~input_o\);

-- Location: IOIBUF_X51_Y0_N15
\switches[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(9),
	o => \switches[9]~input_o\);

-- Location: LCCOMB_X51_Y4_N28
InPort1_en : fiftyfivenm_lcell_comb
-- Equation(s):
-- \InPort1_en~combout\ = (!\buttons[1]~input_o\ & \switches[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \buttons[1]~input_o\,
	datad => \switches[9]~input_o\,
	combout => \InPort1_en~combout\);

-- Location: FF_X51_Y4_N13
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(0));

-- Location: IOIBUF_X31_Y0_N8
\MemWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemWrite,
	o => \MemWrite~input_o\);

-- Location: IOIBUF_X49_Y0_N29
\switches[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(4),
	o => \switches[4]~input_o\);

-- Location: LCCOMB_X51_Y4_N16
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[4]~feeder_combout\ = \switches[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[4]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[4]~feeder_combout\);

-- Location: FF_X51_Y4_N17
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(4));

-- Location: IOIBUF_X29_Y0_N15
\buttons[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_buttons(0),
	o => \buttons[0]~input_o\);

-- Location: LCCOMB_X51_Y4_N2
InPort0_en : fiftyfivenm_lcell_comb
-- Equation(s):
-- \InPort0_en~combout\ = (!\buttons[0]~input_o\ & !\switches[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \buttons[0]~input_o\,
	datad => \switches[9]~input_o\,
	combout => \InPort0_en~combout\);

-- Location: FF_X52_Y4_N17
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[4]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(4));

-- Location: IOIBUF_X58_Y0_N1
\switches[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(6),
	o => \switches[6]~input_o\);

-- Location: LCCOMB_X51_Y4_N4
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[6]~feeder_combout\ = \switches[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[6]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[6]~feeder_combout\);

-- Location: FF_X51_Y4_N5
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(6));

-- Location: FF_X52_Y4_N13
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[6]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(6));

-- Location: LCCOMB_X52_Y4_N12
\U_MEMORY|U_MUX_3x1|output[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[6]~17_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(6))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(6),
	datab => \U_MEMORY|U_MEMREAD|output\(0),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(6),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[6]~17_combout\);

-- Location: IOIBUF_X62_Y0_N29
\IRWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRWrite,
	o => \IRWrite~input_o\);

-- Location: FF_X47_Y8_N29
\U_INSTRUCTION_REG|IR15to0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[0]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(0));

-- Location: IOIBUF_X31_Y0_N29
\MemToReg~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemToReg,
	o => \MemToReg~input_o\);

-- Location: IOIBUF_X51_Y0_N29
\switches[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(3),
	o => \switches[3]~input_o\);

-- Location: LCCOMB_X51_Y4_N18
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[3]~feeder_combout\ = \switches[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[3]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[3]~feeder_combout\);

-- Location: FF_X51_Y4_N19
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(3));

-- Location: FF_X52_Y4_N27
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[3]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(3));

-- Location: LCCOMB_X52_Y4_N26
\U_MEMORY|U_MUX_3x1|output[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[3]~6_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(3))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(3),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(3),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[3]~6_combout\);

-- Location: IOIBUF_X62_Y0_N22
\IorD~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IorD,
	o => \IorD~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\PCSource[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCSource(0),
	o => \PCSource[0]~input_o\);

-- Location: IOIBUF_X46_Y0_N1
\PCSource[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCSource(1),
	o => \PCSource[1]~input_o\);

-- Location: LCCOMB_X50_Y5_N30
\U_PC_MUX|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC_MUX|Equal0~0_combout\ = (\PCSource[0]~input_o\) # (\PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[0]~input_o\,
	datad => \PCSource[1]~input_o\,
	combout => \U_PC_MUX|Equal0~0_combout\);

-- Location: IOIBUF_X49_Y0_N22
\ALUSrcA~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcA,
	o => \ALUSrcA~input_o\);

-- Location: LCCOMB_X45_Y8_N24
\U_PC_MUX|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC_MUX|output[0]~0_combout\ = (!\PCSource[1]~input_o\ & ((\PCSource[0]~input_o\ & (\U_ALU_OUT|output\(0))) # (!\PCSource[0]~input_o\ & ((\U_ALU|Mux31~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[0]~input_o\,
	datab => \U_ALU_OUT|output\(0),
	datac => \PCSource[1]~input_o\,
	datad => \U_ALU|Mux31~20_combout\,
	combout => \U_PC_MUX|output[0]~0_combout\);

-- Location: IOIBUF_X38_Y0_N22
\PCWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCWrite,
	o => \PCWrite~input_o\);

-- Location: IOIBUF_X58_Y0_N8
\switches[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(5),
	o => \switches[5]~input_o\);

-- Location: LCCOMB_X51_Y4_N22
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[5]~feeder_combout\ = \switches[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switches[5]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[5]~feeder_combout\);

-- Location: FF_X51_Y4_N23
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(5));

-- Location: FF_X52_Y4_N11
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[5]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(5));

-- Location: LCCOMB_X52_Y4_N10
\U_MEMORY|U_MUX_3x1|output[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[5]~10_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(5))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(5),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(5),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[5]~10_combout\);

-- Location: IOIBUF_X51_Y0_N22
\switches[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(2),
	o => \switches[2]~input_o\);

-- Location: LCCOMB_X51_Y4_N24
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[2]~feeder_combout\ = \switches[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switches[2]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[2]~feeder_combout\);

-- Location: FF_X51_Y4_N25
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(2));

-- Location: FF_X52_Y4_N9
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[2]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(2));

-- Location: LCCOMB_X52_Y4_N8
\U_MEMORY|U_MUX_3x1|output[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[2]~4_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(2))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(2),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(2),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[2]~4_combout\);

-- Location: IOIBUF_X69_Y0_N1
\ALUSrcB[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcB(0),
	o => \ALUSrcB[0]~input_o\);

-- Location: LCCOMB_X54_Y8_N24
\U_MEMORY_DATA_REG|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY_DATA_REG|output[1]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMORY|U_MUX_3x1|output[1]~3_combout\,
	combout => \U_MEMORY_DATA_REG|output[1]~feeder_combout\);

-- Location: FF_X54_Y8_N25
\U_MEMORY_DATA_REG|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY_DATA_REG|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(1));

-- Location: LCCOMB_X54_Y11_N26
\U_MEMTOREG_MUX|output[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[1]~1_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(1))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \U_MEMORY_DATA_REG|output\(1),
	datac => \U_ALU_OUT|output\(1),
	combout => \U_MEMTOREG_MUX|output[1]~1_combout\);

-- Location: LCCOMB_X52_Y16_N24
\U_REGISTER_FILE|registers[30][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[30][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y10_N2
\U_REGISTER_FILE|Decoder0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Decoder0~3_combout\);

-- Location: IOIBUF_X78_Y15_N1
\JumpAndLink~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JumpAndLink,
	o => \JumpAndLink~input_o\);

-- Location: IOIBUF_X31_Y0_N1
\RegWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegWrite,
	o => \RegWrite~input_o\);

-- Location: LCCOMB_X50_Y10_N10
\U_REGISTER_FILE|registers[30][0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][0]~3_combout\ = (\U_REGISTER_FILE|Decoder0~3_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~3_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[30][0]~3_combout\);

-- Location: FF_X52_Y16_N25
\U_REGISTER_FILE|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][1]~q\);

-- Location: LCCOMB_X49_Y10_N24
\U_REGISTER_FILE|Decoder0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~0_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Decoder0~0_combout\);

-- Location: LCCOMB_X50_Y10_N20
\U_REGISTER_FILE|registers[22][0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][0]~0_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~0_combout\,
	combout => \U_REGISTER_FILE|registers[22][0]~0_combout\);

-- Location: FF_X52_Y16_N15
\U_REGISTER_FILE|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][1]~q\);

-- Location: LCCOMB_X51_Y16_N24
\U_REGISTER_FILE|registers[26][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[26][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y10_N26
\U_REGISTER_FILE|Decoder0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Decoder0~1_combout\);

-- Location: LCCOMB_X50_Y10_N2
\U_REGISTER_FILE|registers[26][0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][0]~1_combout\ = (\U_REGISTER_FILE|Decoder0~1_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[26][0]~1_combout\);

-- Location: FF_X51_Y16_N25
\U_REGISTER_FILE|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][1]~q\);

-- Location: LCCOMB_X49_Y10_N16
\U_REGISTER_FILE|Decoder0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~2_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Decoder0~2_combout\);

-- Location: LCCOMB_X50_Y10_N16
\U_REGISTER_FILE|registers[18][0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][0]~2_combout\ = (\U_REGISTER_FILE|Decoder0~2_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~2_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[18][0]~2_combout\);

-- Location: FF_X51_Y16_N15
\U_REGISTER_FILE|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][1]~q\);

-- Location: LCCOMB_X51_Y16_N14
\U_REGISTER_FILE|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[26][1]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[18][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[26][1]~q\,
	datac => \U_REGISTER_FILE|registers[18][1]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux30~0_combout\);

-- Location: LCCOMB_X52_Y16_N14
\U_REGISTER_FILE|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux30~0_combout\ & (\U_REGISTER_FILE|registers[30][1]~q\)) # (!\U_REGISTER_FILE|Mux30~0_combout\ & ((\U_REGISTER_FILE|registers[22][1]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[30][1]~q\,
	datac => \U_REGISTER_FILE|registers[22][1]~q\,
	datad => \U_REGISTER_FILE|Mux30~0_combout\,
	combout => \U_REGISTER_FILE|Mux30~1_combout\);

-- Location: LCCOMB_X52_Y13_N16
\U_REGISTER_FILE|registers[23][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[23][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y13_N16
\U_REGISTER_FILE|Decoder0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(3) & \U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~13_combout\);

-- Location: LCCOMB_X49_Y13_N26
\U_REGISTER_FILE|registers[23][0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][0]~13_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~13_combout\,
	combout => \U_REGISTER_FILE|registers[23][0]~13_combout\);

-- Location: FF_X52_Y13_N17
\U_REGISTER_FILE|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][1]~q\);

-- Location: LCCOMB_X49_Y13_N28
\U_REGISTER_FILE|Decoder0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~14_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(3) & \U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~14_combout\);

-- Location: LCCOMB_X49_Y13_N2
\U_REGISTER_FILE|registers[19][0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][0]~14_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~14_combout\,
	combout => \U_REGISTER_FILE|registers[19][0]~14_combout\);

-- Location: FF_X51_Y13_N9
\U_REGISTER_FILE|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][1]~q\);

-- Location: LCCOMB_X51_Y13_N8
\U_REGISTER_FILE|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[23][1]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[23][1]~q\,
	datac => \U_REGISTER_FILE|registers[19][1]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux30~7_combout\);

-- Location: LCCOMB_X50_Y17_N28
\U_REGISTER_FILE|registers[27][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[27][1]~feeder_combout\);

-- Location: LCCOMB_X44_Y10_N12
\U_REGISTER_FILE|Decoder0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3) & !\U_INSTRUCTION_REG|IR15to0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Decoder0~12_combout\);

-- Location: LCCOMB_X44_Y10_N2
\U_REGISTER_FILE|registers[27][0]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][0]~12_combout\ = (\U_REGISTER_FILE|Decoder0~12_combout\ & (\RegWrite~input_o\ & (!\JumpAndLink~input_o\ & \U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~12_combout\,
	datab => \RegWrite~input_o\,
	datac => \JumpAndLink~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|registers[27][0]~12_combout\);

-- Location: FF_X50_Y17_N29
\U_REGISTER_FILE|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][1]~q\);

-- Location: LCCOMB_X49_Y13_N0
\U_REGISTER_FILE|Decoder0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3) & \U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~15_combout\);

-- Location: LCCOMB_X49_Y13_N30
\U_REGISTER_FILE|registers[31][0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[31][0]~15_combout\ = (\RegWrite~input_o\ & ((\JumpAndLink~input_o\) # ((\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~15_combout\,
	combout => \U_REGISTER_FILE|registers[31][0]~15_combout\);

-- Location: FF_X50_Y17_N11
\U_REGISTER_FILE|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][1]~q\);

-- Location: LCCOMB_X50_Y17_N10
\U_REGISTER_FILE|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~8_combout\ = (\U_REGISTER_FILE|Mux30~7_combout\ & (((\U_REGISTER_FILE|registers[31][1]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux30~7_combout\ & (\U_REGISTER_FILE|registers[27][1]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux30~7_combout\,
	datab => \U_REGISTER_FILE|registers[27][1]~q\,
	datac => \U_REGISTER_FILE|registers[31][1]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux30~8_combout\);

-- Location: LCCOMB_X44_Y17_N26
\U_REGISTER_FILE|registers[25][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[25][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N2
\U_REGISTER_FILE|Decoder0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~4_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~4_combout\);

-- Location: LCCOMB_X47_Y10_N12
\U_REGISTER_FILE|registers[25][0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][0]~4_combout\ = (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~4_combout\,
	combout => \U_REGISTER_FILE|registers[25][0]~4_combout\);

-- Location: FF_X44_Y17_N27
\U_REGISTER_FILE|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][1]~q\);

-- Location: LCCOMB_X47_Y10_N6
\U_REGISTER_FILE|Decoder0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~7_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~7_combout\);

-- Location: LCCOMB_X47_Y10_N24
\U_REGISTER_FILE|registers[29][0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][0]~7_combout\ = (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~7_combout\,
	combout => \U_REGISTER_FILE|registers[29][0]~7_combout\);

-- Location: FF_X44_Y15_N9
\U_REGISTER_FILE|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][1]~q\);

-- Location: LCCOMB_X49_Y10_N14
\U_REGISTER_FILE|Decoder0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~6_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & !\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Decoder0~6_combout\);

-- Location: LCCOMB_X50_Y10_N22
\U_REGISTER_FILE|registers[17][0]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][0]~6_combout\ = (\U_REGISTER_FILE|Decoder0~6_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~6_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[17][0]~6_combout\);

-- Location: FF_X45_Y15_N19
\U_REGISTER_FILE|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][1]~q\);

-- Location: LCCOMB_X45_Y15_N28
\U_REGISTER_FILE|registers[21][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[21][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y10_N20
\U_REGISTER_FILE|Decoder0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~5_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2) & !\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Decoder0~5_combout\);

-- Location: LCCOMB_X50_Y10_N8
\U_REGISTER_FILE|registers[21][0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][0]~5_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~5_combout\,
	combout => \U_REGISTER_FILE|registers[21][0]~5_combout\);

-- Location: FF_X45_Y15_N29
\U_REGISTER_FILE|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][1]~q\);

-- Location: LCCOMB_X45_Y15_N18
\U_REGISTER_FILE|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[21][1]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[17][1]~q\,
	datad => \U_REGISTER_FILE|registers[21][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~2_combout\);

-- Location: LCCOMB_X44_Y15_N8
\U_REGISTER_FILE|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux30~2_combout\ & ((\U_REGISTER_FILE|registers[29][1]~q\))) # (!\U_REGISTER_FILE|Mux30~2_combout\ & (\U_REGISTER_FILE|registers[25][1]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][1]~q\,
	datac => \U_REGISTER_FILE|registers[29][1]~q\,
	datad => \U_REGISTER_FILE|Mux30~2_combout\,
	combout => \U_REGISTER_FILE|Mux30~3_combout\);

-- Location: LCCOMB_X44_Y14_N0
\U_REGISTER_FILE|registers[20][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[20][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N10
\U_REGISTER_FILE|Decoder0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~8_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2) & !\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~8_combout\);

-- Location: LCCOMB_X47_Y10_N0
\U_REGISTER_FILE|registers[20][0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][0]~8_combout\ = (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~8_combout\,
	combout => \U_REGISTER_FILE|registers[20][0]~8_combout\);

-- Location: FF_X44_Y14_N1
\U_REGISTER_FILE|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][1]~q\);

-- Location: LCCOMB_X44_Y10_N24
\U_REGISTER_FILE|Decoder0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~10_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(0) & !\U_INSTRUCTION_REG|IR15to0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Decoder0~10_combout\);

-- Location: LCCOMB_X44_Y10_N6
\U_REGISTER_FILE|registers[16][0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[16][0]~10_combout\ = (\U_REGISTER_FILE|Decoder0~10_combout\ & (\RegWrite~input_o\ & (!\JumpAndLink~input_o\ & \U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~10_combout\,
	datab => \RegWrite~input_o\,
	datac => \JumpAndLink~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|registers[16][0]~10_combout\);

-- Location: FF_X44_Y14_N23
\U_REGISTER_FILE|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][1]~q\);

-- Location: LCCOMB_X45_Y14_N6
\U_REGISTER_FILE|registers[24][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[24][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N18
\U_REGISTER_FILE|Decoder0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~9_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & !\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Decoder0~9_combout\);

-- Location: LCCOMB_X47_Y10_N8
\U_REGISTER_FILE|registers[24][0]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][0]~9_combout\ = (\RegWrite~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~9_combout\,
	combout => \U_REGISTER_FILE|registers[24][0]~9_combout\);

-- Location: FF_X45_Y14_N7
\U_REGISTER_FILE|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][1]~q\);

-- Location: LCCOMB_X44_Y14_N22
\U_REGISTER_FILE|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][1]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][1]~q\,
	datad => \U_REGISTER_FILE|registers[24][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~4_combout\);

-- Location: LCCOMB_X44_Y10_N0
\U_REGISTER_FILE|Decoder0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Decoder0~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(0) & \U_INSTRUCTION_REG|IR15to0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Decoder0~11_combout\);

-- Location: LCCOMB_X44_Y10_N18
\U_REGISTER_FILE|registers[28][0]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][0]~11_combout\ = (\U_REGISTER_FILE|Decoder0~11_combout\ & (\RegWrite~input_o\ & (!\JumpAndLink~input_o\ & \U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~11_combout\,
	datab => \RegWrite~input_o\,
	datac => \JumpAndLink~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|registers[28][0]~11_combout\);

-- Location: FF_X44_Y15_N23
\U_REGISTER_FILE|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][1]~q\);

-- Location: LCCOMB_X44_Y15_N22
\U_REGISTER_FILE|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~5_combout\ = (\U_REGISTER_FILE|Mux30~4_combout\ & (((\U_REGISTER_FILE|registers[28][1]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux30~4_combout\ & (\U_REGISTER_FILE|registers[20][1]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[20][1]~q\,
	datab => \U_REGISTER_FILE|Mux30~4_combout\,
	datac => \U_REGISTER_FILE|registers[28][1]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux30~5_combout\);

-- Location: LCCOMB_X44_Y15_N0
\U_REGISTER_FILE|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux30~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux30~3_combout\,
	datac => \U_REGISTER_FILE|Mux30~5_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux30~6_combout\);

-- Location: LCCOMB_X47_Y16_N16
\U_REGISTER_FILE|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux30~6_combout\ & ((\U_REGISTER_FILE|Mux30~8_combout\))) # (!\U_REGISTER_FILE|Mux30~6_combout\ & (\U_REGISTER_FILE|Mux30~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux30~1_combout\,
	datab => \U_REGISTER_FILE|Mux30~8_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux30~6_combout\,
	combout => \U_REGISTER_FILE|Mux30~9_combout\);

-- Location: LCCOMB_X51_Y13_N30
\U_REGISTER_FILE|registers[7][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[7][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y13_N20
\U_REGISTER_FILE|registers[7][0]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][0]~29_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~13_combout\,
	combout => \U_REGISTER_FILE|registers[7][0]~29_combout\);

-- Location: FF_X51_Y13_N31
\U_REGISTER_FILE|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][1]~q\);

-- Location: LCCOMB_X49_Y13_N6
\U_REGISTER_FILE|registers[3][0]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][0]~30_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~14_combout\,
	combout => \U_REGISTER_FILE|registers[3][0]~30_combout\);

-- Location: FF_X51_Y12_N23
\U_REGISTER_FILE|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][1]~q\);

-- Location: LCCOMB_X51_Y12_N22
\U_REGISTER_FILE|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[7][1]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[3][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][1]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[3][1]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux30~17_combout\);

-- Location: LCCOMB_X47_Y10_N30
\U_REGISTER_FILE|registers[11][0]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][0]~28_combout\ = (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~12_combout\,
	combout => \U_REGISTER_FILE|registers[11][0]~28_combout\);

-- Location: FF_X51_Y12_N13
\U_REGISTER_FILE|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][1]~q\);

-- Location: LCCOMB_X50_Y12_N10
\U_REGISTER_FILE|registers[15][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[15][1]~feeder_combout\);

-- Location: LCCOMB_X49_Y13_N8
\U_REGISTER_FILE|registers[15][0]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][0]~31_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~15_combout\,
	combout => \U_REGISTER_FILE|registers[15][0]~31_combout\);

-- Location: FF_X50_Y12_N11
\U_REGISTER_FILE|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][1]~q\);

-- Location: LCCOMB_X51_Y12_N12
\U_REGISTER_FILE|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~18_combout\ = (\U_REGISTER_FILE|Mux30~17_combout\ & (((\U_REGISTER_FILE|registers[15][1]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux30~17_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[11][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux30~17_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[11][1]~q\,
	datad => \U_REGISTER_FILE|registers[15][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~18_combout\);

-- Location: LCCOMB_X50_Y10_N30
\U_REGISTER_FILE|registers[1][0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][0]~18_combout\ = (\U_REGISTER_FILE|Decoder0~6_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~6_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[1][0]~18_combout\);

-- Location: FF_X49_Y14_N23
\U_REGISTER_FILE|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][1]~q\);

-- Location: LCCOMB_X49_Y14_N24
\U_REGISTER_FILE|registers[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[5][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y10_N24
\U_REGISTER_FILE|registers[5][0]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][0]~17_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~5_combout\,
	combout => \U_REGISTER_FILE|registers[5][0]~17_combout\);

-- Location: FF_X49_Y14_N25
\U_REGISTER_FILE|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][1]~q\);

-- Location: LCCOMB_X49_Y14_N22
\U_REGISTER_FILE|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[5][1]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][1]~q\,
	datad => \U_REGISTER_FILE|registers[5][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~10_combout\);

-- Location: LCCOMB_X47_Y10_N26
\U_REGISTER_FILE|registers[9][0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][0]~16_combout\ = (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~4_combout\,
	combout => \U_REGISTER_FILE|registers[9][0]~16_combout\);

-- Location: FF_X47_Y14_N11
\U_REGISTER_FILE|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][1]~q\);

-- Location: LCCOMB_X46_Y14_N30
\U_REGISTER_FILE|registers[13][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[13][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N4
\U_REGISTER_FILE|registers[13][0]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][0]~19_combout\ = (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~7_combout\,
	combout => \U_REGISTER_FILE|registers[13][0]~19_combout\);

-- Location: FF_X46_Y14_N31
\U_REGISTER_FILE|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[13][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][1]~q\);

-- Location: LCCOMB_X47_Y14_N10
\U_REGISTER_FILE|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux30~10_combout\ & ((\U_REGISTER_FILE|registers[13][1]~q\))) # (!\U_REGISTER_FILE|Mux30~10_combout\ & (\U_REGISTER_FILE|registers[9][1]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux30~10_combout\,
	datac => \U_REGISTER_FILE|registers[9][1]~q\,
	datad => \U_REGISTER_FILE|registers[13][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~11_combout\);

-- Location: LCCOMB_X50_Y10_N4
\U_REGISTER_FILE|registers[2][0]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[2][0]~22_combout\ = (\U_REGISTER_FILE|Decoder0~2_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~2_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[2][0]~22_combout\);

-- Location: FF_X54_Y13_N3
\U_REGISTER_FILE|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][1]~q\);

-- Location: LCCOMB_X54_Y13_N16
\U_REGISTER_FILE|registers[10][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[10][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y10_N6
\U_REGISTER_FILE|registers[10][0]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][0]~21_combout\ = (\U_REGISTER_FILE|Decoder0~1_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[10][0]~21_combout\);

-- Location: FF_X54_Y13_N17
\U_REGISTER_FILE|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][1]~q\);

-- Location: LCCOMB_X54_Y13_N2
\U_REGISTER_FILE|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[10][1]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][1]~q\,
	datad => \U_REGISTER_FILE|registers[10][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~12_combout\);

-- Location: LCCOMB_X50_Y10_N18
\U_REGISTER_FILE|registers[14][0]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][0]~23_combout\ = (\U_REGISTER_FILE|Decoder0~3_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \RegWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~3_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \RegWrite~input_o\,
	combout => \U_REGISTER_FILE|registers[14][0]~23_combout\);

-- Location: FF_X55_Y11_N27
\U_REGISTER_FILE|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][1]~q\);

-- Location: LCCOMB_X54_Y11_N2
\U_REGISTER_FILE|registers[6][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[6][1]~feeder_combout\);

-- Location: LCCOMB_X50_Y10_N0
\U_REGISTER_FILE|registers[6][0]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][0]~20_combout\ = (!\JumpAndLink~input_o\ & (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & \U_REGISTER_FILE|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JumpAndLink~input_o\,
	datab => \RegWrite~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Decoder0~0_combout\,
	combout => \U_REGISTER_FILE|registers[6][0]~20_combout\);

-- Location: FF_X54_Y11_N3
\U_REGISTER_FILE|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][1]~q\);

-- Location: LCCOMB_X55_Y11_N26
\U_REGISTER_FILE|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux30~12_combout\ & (\U_REGISTER_FILE|registers[14][1]~q\)) # (!\U_REGISTER_FILE|Mux30~12_combout\ & ((\U_REGISTER_FILE|registers[6][1]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux30~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux30~12_combout\,
	datac => \U_REGISTER_FILE|registers[14][1]~q\,
	datad => \U_REGISTER_FILE|registers[6][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~13_combout\);

-- Location: LCCOMB_X44_Y10_N8
\U_REGISTER_FILE|registers[0][0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[0][0]~26_combout\ = (\U_REGISTER_FILE|Decoder0~10_combout\ & (\RegWrite~input_o\ & (!\JumpAndLink~input_o\ & !\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~10_combout\,
	datab => \RegWrite~input_o\,
	datac => \JumpAndLink~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|registers[0][0]~26_combout\);

-- Location: FF_X45_Y12_N31
\U_REGISTER_FILE|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][1]~q\);

-- Location: LCCOMB_X44_Y12_N8
\U_REGISTER_FILE|registers[8][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[8][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N20
\U_REGISTER_FILE|registers[8][0]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][0]~25_combout\ = (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~9_combout\,
	combout => \U_REGISTER_FILE|registers[8][0]~25_combout\);

-- Location: FF_X44_Y12_N9
\U_REGISTER_FILE|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][1]~q\);

-- Location: LCCOMB_X45_Y12_N30
\U_REGISTER_FILE|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[8][1]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][1]~q\,
	datad => \U_REGISTER_FILE|registers[8][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~14_combout\);

-- Location: LCCOMB_X44_Y10_N22
\U_REGISTER_FILE|registers[12][0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][0]~27_combout\ = (\U_REGISTER_FILE|Decoder0~11_combout\ & (\RegWrite~input_o\ & (!\JumpAndLink~input_o\ & !\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Decoder0~11_combout\,
	datab => \RegWrite~input_o\,
	datac => \JumpAndLink~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|registers[12][0]~27_combout\);

-- Location: FF_X44_Y12_N7
\U_REGISTER_FILE|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][1]~q\);

-- Location: LCCOMB_X45_Y12_N16
\U_REGISTER_FILE|registers[4][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][1]~feeder_combout\ = \U_MEMTOREG_MUX|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[1]~1_combout\,
	combout => \U_REGISTER_FILE|registers[4][1]~feeder_combout\);

-- Location: LCCOMB_X47_Y10_N22
\U_REGISTER_FILE|registers[4][0]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][0]~24_combout\ = (\RegWrite~input_o\ & (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\JumpAndLink~input_o\ & \U_REGISTER_FILE|Decoder0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \JumpAndLink~input_o\,
	datad => \U_REGISTER_FILE|Decoder0~8_combout\,
	combout => \U_REGISTER_FILE|registers[4][0]~24_combout\);

-- Location: FF_X45_Y12_N17
\U_REGISTER_FILE|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][1]~q\);

-- Location: LCCOMB_X44_Y12_N6
\U_REGISTER_FILE|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~15_combout\ = (\U_REGISTER_FILE|Mux30~14_combout\ & (((\U_REGISTER_FILE|registers[12][1]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux30~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux30~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[12][1]~q\,
	datad => \U_REGISTER_FILE|registers[4][1]~q\,
	combout => \U_REGISTER_FILE|Mux30~15_combout\);

-- Location: LCCOMB_X44_Y12_N20
\U_REGISTER_FILE|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux30~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux30~13_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux30~15_combout\,
	combout => \U_REGISTER_FILE|Mux30~16_combout\);

-- Location: LCCOMB_X44_Y12_N22
\U_REGISTER_FILE|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux30~16_combout\ & (\U_REGISTER_FILE|Mux30~18_combout\)) # (!\U_REGISTER_FILE|Mux30~16_combout\ & ((\U_REGISTER_FILE|Mux30~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux30~18_combout\,
	datab => \U_REGISTER_FILE|Mux30~11_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux30~16_combout\,
	combout => \U_REGISTER_FILE|Mux30~19_combout\);

-- Location: LCCOMB_X45_Y8_N0
\U_REGISTER_FILE|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux30~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux30~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux30~9_combout\,
	datad => \U_REGISTER_FILE|Mux30~19_combout\,
	combout => \U_REGISTER_FILE|Mux30~20_combout\);

-- Location: FF_X45_Y8_N1
\U_REGA|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux30~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(1));

-- Location: IOIBUF_X46_Y0_N8
\ALUSrcB[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcB(1),
	o => \ALUSrcB[1]~input_o\);

-- Location: LCCOMB_X46_Y5_N16
\U_ALU|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~2_combout\ = (\ALUSrcB[0]~input_o\ & (((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(1) $ (\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGA|output\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \ALUSrcB[1]~input_o\,
	combout => \U_ALU|Add0~2_combout\);

-- Location: LCCOMB_X47_Y8_N14
\U_REGB_MUX|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[0]~0_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGA|output\(0),
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGB_MUX|output[0]~0_combout\);

-- Location: LCCOMB_X45_Y8_N30
\U_ALU|Add0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~5_combout\ = \U_REGB_MUX|output[0]~0_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[0]~0_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~5_combout\);

-- Location: LCCOMB_X44_Y9_N12
\U_ALU|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & \U_INSTRUCTION_REG|IR15to0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux0~6_combout\);

-- Location: LCCOMB_X44_Y9_N10
\U_ALU|Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~3_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(4) & !\U_INSTRUCTION_REG|IR15to0\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_ALU|Add0~3_combout\);

-- Location: LCCOMB_X44_Y9_N20
\U_ALU|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~4_combout\ = (\U_ALU|Mux0~6_combout\ & (\U_REGA_MUX|output[0]~2_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2) & \U_ALU|Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~6_combout\,
	datab => \U_REGA_MUX|output[0]~2_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_ALU|Add0~3_combout\,
	combout => \U_ALU|Add0~4_combout\);

-- Location: LCCOMB_X43_Y8_N12
\U_ALU|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(0) & !\U_INSTRUCTION_REG|IR15to0\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_ALU|Add0~6_combout\);

-- Location: LCCOMB_X44_Y8_N16
\U_ALU|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~8_cout\ = CARRY(\U_ALU|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~6_combout\,
	datad => VCC,
	cout => \U_ALU|Add0~8_cout\);

-- Location: LCCOMB_X44_Y8_N18
\U_ALU|Add0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~9_combout\ = (\U_ALU|Add0~5_combout\ & ((\U_ALU|Add0~4_combout\ & (\U_ALU|Add0~8_cout\ & VCC)) # (!\U_ALU|Add0~4_combout\ & (!\U_ALU|Add0~8_cout\)))) # (!\U_ALU|Add0~5_combout\ & ((\U_ALU|Add0~4_combout\ & (!\U_ALU|Add0~8_cout\)) # 
-- (!\U_ALU|Add0~4_combout\ & ((\U_ALU|Add0~8_cout\) # (GND)))))
-- \U_ALU|Add0~10\ = CARRY((\U_ALU|Add0~5_combout\ & (!\U_ALU|Add0~4_combout\ & !\U_ALU|Add0~8_cout\)) # (!\U_ALU|Add0~5_combout\ & ((!\U_ALU|Add0~8_cout\) # (!\U_ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~5_combout\,
	datab => \U_ALU|Add0~4_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~8_cout\,
	combout => \U_ALU|Add0~9_combout\,
	cout => \U_ALU|Add0~10\);

-- Location: LCCOMB_X44_Y8_N20
\U_ALU|Add0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~11_combout\ = ((\U_ALU|Add0~2_combout\ $ (\U_REGA_MUX|output[1]~1_combout\ $ (!\U_ALU|Add0~10\)))) # (GND)
-- \U_ALU|Add0~12\ = CARRY((\U_ALU|Add0~2_combout\ & ((\U_REGA_MUX|output[1]~1_combout\) # (!\U_ALU|Add0~10\))) # (!\U_ALU|Add0~2_combout\ & (\U_REGA_MUX|output[1]~1_combout\ & !\U_ALU|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~2_combout\,
	datab => \U_REGA_MUX|output[1]~1_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~10\,
	combout => \U_ALU|Add0~11_combout\,
	cout => \U_ALU|Add0~12\);

-- Location: LCCOMB_X49_Y9_N4
\U_REGB_MUX|output[1]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[1]~47_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_REGA|output\(1),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGB_MUX|output[1]~47_combout\);

-- Location: LCCOMB_X43_Y9_N14
\U_ALU|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~10_combout\ = (\U_REGB_MUX|output[1]~47_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_INSTRUCTION_REG|IR15to0\(0)) # (\U_REGA_MUX|output[1]~1_combout\))))) # (!\U_REGB_MUX|output[1]~47_combout\ & (\U_REGA_MUX|output[1]~1_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1) $ (\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGB_MUX|output[1]~47_combout\,
	datad => \U_REGA_MUX|output[1]~1_combout\,
	combout => \U_ALU|Mux30~10_combout\);

-- Location: LCCOMB_X44_Y9_N14
\U_ALU|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_ALU|Mux30~10_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|Add0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_ALU|Add0~11_combout\,
	datad => \U_ALU|Mux30~10_combout\,
	combout => \U_ALU|Mux30~11_combout\);

-- Location: FF_X54_Y8_N15
\U_MEMORY_DATA_REG|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[2]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(2));

-- Location: LCCOMB_X46_Y12_N2
\U_MEMTOREG_MUX|output[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[2]~2_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(2)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(2),
	datab => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(2),
	combout => \U_MEMTOREG_MUX|output[2]~2_combout\);

-- Location: FF_X51_Y17_N5
\U_REGISTER_FILE|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][2]~q\);

-- Location: LCCOMB_X51_Y17_N10
\U_REGISTER_FILE|registers[23][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[23][2]~feeder_combout\);

-- Location: FF_X51_Y17_N11
\U_REGISTER_FILE|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][2]~q\);

-- Location: LCCOMB_X51_Y17_N4
\U_REGISTER_FILE|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[23][2]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][2]~q\,
	datad => \U_REGISTER_FILE|registers[23][2]~q\,
	combout => \U_REGISTER_FILE|Mux29~7_combout\);

-- Location: LCCOMB_X50_Y17_N4
\U_REGISTER_FILE|registers[27][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[27][2]~feeder_combout\);

-- Location: FF_X50_Y17_N5
\U_REGISTER_FILE|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][2]~q\);

-- Location: FF_X50_Y17_N7
\U_REGISTER_FILE|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][2]~q\);

-- Location: LCCOMB_X50_Y17_N6
\U_REGISTER_FILE|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~8_combout\ = (\U_REGISTER_FILE|Mux29~7_combout\ & (((\U_REGISTER_FILE|registers[31][2]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux29~7_combout\ & (\U_REGISTER_FILE|registers[27][2]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux29~7_combout\,
	datab => \U_REGISTER_FILE|registers[27][2]~q\,
	datac => \U_REGISTER_FILE|registers[31][2]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux29~8_combout\);

-- Location: LCCOMB_X44_Y14_N4
\U_REGISTER_FILE|registers[20][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[20][2]~feeder_combout\);

-- Location: FF_X44_Y14_N5
\U_REGISTER_FILE|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][2]~q\);

-- Location: FF_X44_Y15_N5
\U_REGISTER_FILE|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][2]~q\);

-- Location: FF_X44_Y14_N27
\U_REGISTER_FILE|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][2]~q\);

-- Location: LCCOMB_X45_Y14_N2
\U_REGISTER_FILE|registers[24][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[24][2]~feeder_combout\);

-- Location: FF_X45_Y14_N3
\U_REGISTER_FILE|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][2]~q\);

-- Location: LCCOMB_X44_Y14_N26
\U_REGISTER_FILE|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][2]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][2]~q\,
	datad => \U_REGISTER_FILE|registers[24][2]~q\,
	combout => \U_REGISTER_FILE|Mux29~4_combout\);

-- Location: LCCOMB_X44_Y15_N4
\U_REGISTER_FILE|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux29~4_combout\ & ((\U_REGISTER_FILE|registers[28][2]~q\))) # (!\U_REGISTER_FILE|Mux29~4_combout\ & (\U_REGISTER_FILE|registers[20][2]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[20][2]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[28][2]~q\,
	datad => \U_REGISTER_FILE|Mux29~4_combout\,
	combout => \U_REGISTER_FILE|Mux29~5_combout\);

-- Location: LCCOMB_X45_Y14_N0
\U_REGISTER_FILE|registers[25][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[25][2]~feeder_combout\);

-- Location: FF_X45_Y14_N1
\U_REGISTER_FILE|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][2]~q\);

-- Location: FF_X44_Y15_N3
\U_REGISTER_FILE|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][2]~q\);

-- Location: LCCOMB_X45_Y15_N8
\U_REGISTER_FILE|registers[21][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[21][2]~feeder_combout\);

-- Location: FF_X45_Y15_N9
\U_REGISTER_FILE|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][2]~q\);

-- Location: FF_X45_Y15_N7
\U_REGISTER_FILE|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][2]~q\);

-- Location: LCCOMB_X45_Y15_N6
\U_REGISTER_FILE|Mux29~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[21][2]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[17][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[21][2]~q\,
	datac => \U_REGISTER_FILE|registers[17][2]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux29~2_combout\);

-- Location: LCCOMB_X44_Y15_N2
\U_REGISTER_FILE|Mux29~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux29~2_combout\ & ((\U_REGISTER_FILE|registers[29][2]~q\))) # (!\U_REGISTER_FILE|Mux29~2_combout\ & (\U_REGISTER_FILE|registers[25][2]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][2]~q\,
	datac => \U_REGISTER_FILE|registers[29][2]~q\,
	datad => \U_REGISTER_FILE|Mux29~2_combout\,
	combout => \U_REGISTER_FILE|Mux29~3_combout\);

-- Location: LCCOMB_X44_Y15_N30
\U_REGISTER_FILE|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux29~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux29~5_combout\,
	datad => \U_REGISTER_FILE|Mux29~3_combout\,
	combout => \U_REGISTER_FILE|Mux29~6_combout\);

-- Location: LCCOMB_X50_Y16_N18
\U_REGISTER_FILE|registers[30][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[30][2]~feeder_combout\);

-- Location: FF_X50_Y16_N19
\U_REGISTER_FILE|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][2]~q\);

-- Location: FF_X50_Y16_N9
\U_REGISTER_FILE|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][2]~q\);

-- Location: LCCOMB_X51_Y16_N16
\U_REGISTER_FILE|registers[26][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[26][2]~feeder_combout\);

-- Location: FF_X51_Y16_N17
\U_REGISTER_FILE|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][2]~q\);

-- Location: FF_X51_Y16_N3
\U_REGISTER_FILE|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][2]~q\);

-- Location: LCCOMB_X51_Y16_N2
\U_REGISTER_FILE|Mux29~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[26][2]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[26][2]~q\,
	datac => \U_REGISTER_FILE|registers[18][2]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux29~0_combout\);

-- Location: LCCOMB_X50_Y16_N8
\U_REGISTER_FILE|Mux29~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux29~0_combout\ & (\U_REGISTER_FILE|registers[30][2]~q\)) # (!\U_REGISTER_FILE|Mux29~0_combout\ & ((\U_REGISTER_FILE|registers[22][2]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[30][2]~q\,
	datac => \U_REGISTER_FILE|registers[22][2]~q\,
	datad => \U_REGISTER_FILE|Mux29~0_combout\,
	combout => \U_REGISTER_FILE|Mux29~1_combout\);

-- Location: LCCOMB_X50_Y12_N0
\U_REGISTER_FILE|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~9_combout\ = (\U_REGISTER_FILE|Mux29~6_combout\ & ((\U_REGISTER_FILE|Mux29~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux29~6_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(1) & 
-- \U_REGISTER_FILE|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux29~8_combout\,
	datab => \U_REGISTER_FILE|Mux29~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux29~1_combout\,
	combout => \U_REGISTER_FILE|Mux29~9_combout\);

-- Location: LCCOMB_X49_Y14_N4
\U_REGISTER_FILE|registers[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[5][2]~feeder_combout\);

-- Location: FF_X49_Y14_N5
\U_REGISTER_FILE|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][2]~q\);

-- Location: FF_X49_Y14_N15
\U_REGISTER_FILE|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][2]~q\);

-- Location: LCCOMB_X49_Y14_N14
\U_REGISTER_FILE|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[5][2]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[1][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[5][2]~q\,
	datac => \U_REGISTER_FILE|registers[1][2]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux29~10_combout\);

-- Location: FF_X47_Y14_N1
\U_REGISTER_FILE|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][2]~q\);

-- Location: LCCOMB_X46_Y14_N24
\U_REGISTER_FILE|registers[13][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[13][2]~feeder_combout\);

-- Location: FF_X46_Y14_N25
\U_REGISTER_FILE|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[13][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][2]~q\);

-- Location: LCCOMB_X47_Y14_N0
\U_REGISTER_FILE|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux29~10_combout\ & ((\U_REGISTER_FILE|registers[13][2]~q\))) # (!\U_REGISTER_FILE|Mux29~10_combout\ & (\U_REGISTER_FILE|registers[9][2]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux29~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux29~10_combout\,
	datac => \U_REGISTER_FILE|registers[9][2]~q\,
	datad => \U_REGISTER_FILE|registers[13][2]~q\,
	combout => \U_REGISTER_FILE|Mux29~11_combout\);

-- Location: LCCOMB_X50_Y12_N24
\U_REGISTER_FILE|registers[15][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[15][2]~feeder_combout\);

-- Location: FF_X50_Y12_N25
\U_REGISTER_FILE|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][2]~q\);

-- Location: FF_X51_Y12_N1
\U_REGISTER_FILE|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][2]~q\);

-- Location: FF_X51_Y12_N19
\U_REGISTER_FILE|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][2]~q\);

-- Location: LCCOMB_X52_Y12_N6
\U_REGISTER_FILE|registers[7][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[7][2]~feeder_combout\);

-- Location: FF_X52_Y12_N7
\U_REGISTER_FILE|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][2]~q\);

-- Location: LCCOMB_X51_Y12_N18
\U_REGISTER_FILE|Mux29~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[7][2]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[3][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[3][2]~q\,
	datad => \U_REGISTER_FILE|registers[7][2]~q\,
	combout => \U_REGISTER_FILE|Mux29~17_combout\);

-- Location: LCCOMB_X51_Y12_N0
\U_REGISTER_FILE|Mux29~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux29~17_combout\ & (\U_REGISTER_FILE|registers[15][2]~q\)) # (!\U_REGISTER_FILE|Mux29~17_combout\ & ((\U_REGISTER_FILE|registers[11][2]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[15][2]~q\,
	datac => \U_REGISTER_FILE|registers[11][2]~q\,
	datad => \U_REGISTER_FILE|Mux29~17_combout\,
	combout => \U_REGISTER_FILE|Mux29~18_combout\);

-- Location: LCCOMB_X50_Y11_N8
\U_REGISTER_FILE|registers[6][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[6][2]~feeder_combout\);

-- Location: FF_X50_Y11_N9
\U_REGISTER_FILE|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][2]~q\);

-- Location: FF_X50_Y12_N7
\U_REGISTER_FILE|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][2]~q\);

-- Location: LCCOMB_X54_Y13_N12
\U_REGISTER_FILE|registers[10][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[10][2]~feeder_combout\);

-- Location: FF_X54_Y13_N13
\U_REGISTER_FILE|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][2]~q\);

-- Location: FF_X54_Y13_N31
\U_REGISTER_FILE|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][2]~q\);

-- Location: LCCOMB_X54_Y13_N30
\U_REGISTER_FILE|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[10][2]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[2][2]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[10][2]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[2][2]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux29~12_combout\);

-- Location: LCCOMB_X50_Y12_N6
\U_REGISTER_FILE|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux29~12_combout\ & ((\U_REGISTER_FILE|registers[14][2]~q\))) # (!\U_REGISTER_FILE|Mux29~12_combout\ & (\U_REGISTER_FILE|registers[6][2]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][2]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[14][2]~q\,
	datad => \U_REGISTER_FILE|Mux29~12_combout\,
	combout => \U_REGISTER_FILE|Mux29~13_combout\);

-- Location: LCCOMB_X46_Y12_N24
\U_REGISTER_FILE|registers[8][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[8][2]~feeder_combout\);

-- Location: FF_X46_Y12_N25
\U_REGISTER_FILE|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][2]~q\);

-- Location: FF_X45_Y12_N23
\U_REGISTER_FILE|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][2]~q\);

-- Location: LCCOMB_X45_Y12_N22
\U_REGISTER_FILE|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[8][2]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[0][2]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[8][2]~q\,
	datac => \U_REGISTER_FILE|registers[0][2]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux29~14_combout\);

-- Location: FF_X46_Y12_N15
\U_REGISTER_FILE|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][2]~q\);

-- Location: LCCOMB_X45_Y12_N28
\U_REGISTER_FILE|registers[4][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][2]~feeder_combout\ = \U_MEMTOREG_MUX|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[2]~2_combout\,
	combout => \U_REGISTER_FILE|registers[4][2]~feeder_combout\);

-- Location: FF_X45_Y12_N29
\U_REGISTER_FILE|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][2]~q\);

-- Location: LCCOMB_X46_Y12_N14
\U_REGISTER_FILE|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux29~14_combout\ & (\U_REGISTER_FILE|registers[12][2]~q\)) # (!\U_REGISTER_FILE|Mux29~14_combout\ & ((\U_REGISTER_FILE|registers[4][2]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux29~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux29~14_combout\,
	datac => \U_REGISTER_FILE|registers[12][2]~q\,
	datad => \U_REGISTER_FILE|registers[4][2]~q\,
	combout => \U_REGISTER_FILE|Mux29~15_combout\);

-- Location: LCCOMB_X47_Y12_N4
\U_REGISTER_FILE|Mux29~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|Mux29~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux29~13_combout\,
	datad => \U_REGISTER_FILE|Mux29~15_combout\,
	combout => \U_REGISTER_FILE|Mux29~16_combout\);

-- Location: LCCOMB_X47_Y12_N30
\U_REGISTER_FILE|Mux29~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~19_combout\ = (\U_REGISTER_FILE|Mux29~16_combout\ & (((\U_REGISTER_FILE|Mux29~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux29~16_combout\ & (\U_REGISTER_FILE|Mux29~11_combout\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux29~11_combout\,
	datab => \U_REGISTER_FILE|Mux29~18_combout\,
	datac => \U_REGISTER_FILE|Mux29~16_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux29~19_combout\);

-- Location: LCCOMB_X47_Y8_N26
\U_REGISTER_FILE|Mux29~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux29~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux29~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux29~9_combout\,
	datad => \U_REGISTER_FILE|Mux29~19_combout\,
	combout => \U_REGISTER_FILE|Mux29~20_combout\);

-- Location: FF_X47_Y8_N27
\U_REGA|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux29~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(2));

-- Location: LCCOMB_X46_Y4_N24
\U_PC|output[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[2]~21_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(2))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux29~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(2),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux29~14_combout\,
	combout => \U_PC|output[2]~21_combout\);

-- Location: FF_X46_Y4_N25
\U_PC|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[2]~21_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(0),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(2));

-- Location: LCCOMB_X47_Y8_N4
\U_REGA_MUX|output[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[2]~0_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(2))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(2),
	datad => \U_PC|output\(2),
	combout => \U_REGA_MUX|output[2]~0_combout\);

-- Location: LCCOMB_X55_Y8_N20
\U_MEMORY_DATA_REG|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY_DATA_REG|output[3]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[3]~7_combout\,
	combout => \U_MEMORY_DATA_REG|output[3]~feeder_combout\);

-- Location: FF_X55_Y8_N21
\U_MEMORY_DATA_REG|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY_DATA_REG|output[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(3));

-- Location: LCCOMB_X50_Y12_N16
\U_MEMTOREG_MUX|output[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[3]~3_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(3)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU_OUT|output\(3),
	datac => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(3),
	combout => \U_MEMTOREG_MUX|output[3]~3_combout\);

-- Location: LCCOMB_X46_Y14_N14
\U_REGISTER_FILE|registers[13][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[13][3]~feeder_combout\);

-- Location: FF_X46_Y14_N15
\U_REGISTER_FILE|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[13][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][3]~q\);

-- Location: FF_X47_Y14_N19
\U_REGISTER_FILE|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][3]~q\);

-- Location: FF_X49_Y14_N27
\U_REGISTER_FILE|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][3]~q\);

-- Location: LCCOMB_X49_Y14_N8
\U_REGISTER_FILE|registers[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[5][3]~feeder_combout\);

-- Location: FF_X49_Y14_N9
\U_REGISTER_FILE|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][3]~q\);

-- Location: LCCOMB_X49_Y14_N26
\U_REGISTER_FILE|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[5][3]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][3]~q\,
	datad => \U_REGISTER_FILE|registers[5][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~10_combout\);

-- Location: LCCOMB_X47_Y14_N18
\U_REGISTER_FILE|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux28~10_combout\ & (\U_REGISTER_FILE|registers[13][3]~q\)) # (!\U_REGISTER_FILE|Mux28~10_combout\ & ((\U_REGISTER_FILE|registers[9][3]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[13][3]~q\,
	datac => \U_REGISTER_FILE|registers[9][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~10_combout\,
	combout => \U_REGISTER_FILE|Mux28~11_combout\);

-- Location: LCCOMB_X45_Y12_N8
\U_REGISTER_FILE|registers[4][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[4][3]~feeder_combout\);

-- Location: FF_X45_Y12_N9
\U_REGISTER_FILE|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][3]~q\);

-- Location: FF_X45_Y12_N19
\U_REGISTER_FILE|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][3]~q\);

-- Location: LCCOMB_X46_Y12_N28
\U_REGISTER_FILE|registers[8][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[8][3]~feeder_combout\);

-- Location: FF_X46_Y12_N29
\U_REGISTER_FILE|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][3]~q\);

-- Location: LCCOMB_X45_Y12_N18
\U_REGISTER_FILE|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[8][3]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][3]~q\,
	datad => \U_REGISTER_FILE|registers[8][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~14_combout\);

-- Location: FF_X46_Y12_N11
\U_REGISTER_FILE|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][3]~q\);

-- Location: LCCOMB_X46_Y12_N10
\U_REGISTER_FILE|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~15_combout\ = (\U_REGISTER_FILE|Mux28~14_combout\ & (((\U_REGISTER_FILE|registers[12][3]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux28~14_combout\ & (\U_REGISTER_FILE|registers[4][3]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[4][3]~q\,
	datab => \U_REGISTER_FILE|Mux28~14_combout\,
	datac => \U_REGISTER_FILE|registers[12][3]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux28~15_combout\);

-- Location: LCCOMB_X52_Y13_N20
\U_REGISTER_FILE|registers[6][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[6][3]~feeder_combout\);

-- Location: FF_X52_Y13_N21
\U_REGISTER_FILE|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][3]~q\);

-- Location: FF_X50_Y12_N31
\U_REGISTER_FILE|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][3]~q\);

-- Location: FF_X54_Y13_N19
\U_REGISTER_FILE|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][3]~q\);

-- Location: LCCOMB_X54_Y13_N0
\U_REGISTER_FILE|registers[10][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[10][3]~feeder_combout\);

-- Location: FF_X54_Y13_N1
\U_REGISTER_FILE|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][3]~q\);

-- Location: LCCOMB_X54_Y13_N18
\U_REGISTER_FILE|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[10][3]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][3]~q\,
	datad => \U_REGISTER_FILE|registers[10][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~12_combout\);

-- Location: LCCOMB_X50_Y12_N30
\U_REGISTER_FILE|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux28~12_combout\ & ((\U_REGISTER_FILE|registers[14][3]~q\))) # (!\U_REGISTER_FILE|Mux28~12_combout\ & (\U_REGISTER_FILE|registers[6][3]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][3]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[14][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~12_combout\,
	combout => \U_REGISTER_FILE|Mux28~13_combout\);

-- Location: LCCOMB_X50_Y12_N4
\U_REGISTER_FILE|Mux28~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux28~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(1) 
-- & (\U_REGISTER_FILE|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux28~15_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux28~13_combout\,
	combout => \U_REGISTER_FILE|Mux28~16_combout\);

-- Location: LCCOMB_X50_Y12_N14
\U_REGISTER_FILE|registers[15][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[15][3]~feeder_combout\);

-- Location: FF_X50_Y12_N15
\U_REGISTER_FILE|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][3]~q\);

-- Location: FF_X51_Y12_N29
\U_REGISTER_FILE|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][3]~q\);

-- Location: FF_X51_Y12_N3
\U_REGISTER_FILE|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][3]~q\);

-- Location: LCCOMB_X52_Y12_N16
\U_REGISTER_FILE|registers[7][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[7][3]~feeder_combout\);

-- Location: FF_X52_Y12_N17
\U_REGISTER_FILE|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][3]~q\);

-- Location: LCCOMB_X51_Y12_N2
\U_REGISTER_FILE|Mux28~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[7][3]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[3][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[3][3]~q\,
	datad => \U_REGISTER_FILE|registers[7][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~17_combout\);

-- Location: LCCOMB_X51_Y12_N28
\U_REGISTER_FILE|Mux28~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux28~17_combout\ & (\U_REGISTER_FILE|registers[15][3]~q\)) # (!\U_REGISTER_FILE|Mux28~17_combout\ & ((\U_REGISTER_FILE|registers[11][3]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][3]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[11][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~17_combout\,
	combout => \U_REGISTER_FILE|Mux28~18_combout\);

-- Location: LCCOMB_X50_Y12_N20
\U_REGISTER_FILE|Mux28~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux28~16_combout\ & ((\U_REGISTER_FILE|Mux28~18_combout\))) # (!\U_REGISTER_FILE|Mux28~16_combout\ & (\U_REGISTER_FILE|Mux28~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux28~11_combout\,
	datac => \U_REGISTER_FILE|Mux28~16_combout\,
	datad => \U_REGISTER_FILE|Mux28~18_combout\,
	combout => \U_REGISTER_FILE|Mux28~19_combout\);

-- Location: LCCOMB_X50_Y16_N24
\U_REGISTER_FILE|registers[30][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[30][3]~feeder_combout\);

-- Location: FF_X50_Y16_N25
\U_REGISTER_FILE|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][3]~q\);

-- Location: FF_X44_Y16_N15
\U_REGISTER_FILE|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][3]~q\);

-- Location: LCCOMB_X51_Y16_N20
\U_REGISTER_FILE|registers[26][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[26][3]~feeder_combout\);

-- Location: FF_X51_Y16_N21
\U_REGISTER_FILE|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][3]~q\);

-- Location: FF_X51_Y16_N23
\U_REGISTER_FILE|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][3]~q\);

-- Location: LCCOMB_X51_Y16_N22
\U_REGISTER_FILE|Mux28~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[26][3]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[26][3]~q\,
	datac => \U_REGISTER_FILE|registers[18][3]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux28~0_combout\);

-- Location: LCCOMB_X44_Y16_N14
\U_REGISTER_FILE|Mux28~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux28~0_combout\ & (\U_REGISTER_FILE|registers[30][3]~q\)) # (!\U_REGISTER_FILE|Mux28~0_combout\ & ((\U_REGISTER_FILE|registers[22][3]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[30][3]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[22][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~0_combout\,
	combout => \U_REGISTER_FILE|Mux28~1_combout\);

-- Location: LCCOMB_X50_Y17_N8
\U_REGISTER_FILE|registers[27][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[27][3]~feeder_combout\);

-- Location: FF_X50_Y17_N9
\U_REGISTER_FILE|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][3]~q\);

-- Location: FF_X50_Y17_N27
\U_REGISTER_FILE|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][3]~q\);

-- Location: FF_X51_Y17_N27
\U_REGISTER_FILE|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][3]~q\);

-- Location: LCCOMB_X52_Y13_N6
\U_REGISTER_FILE|registers[23][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[23][3]~feeder_combout\);

-- Location: FF_X52_Y13_N7
\U_REGISTER_FILE|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][3]~q\);

-- Location: LCCOMB_X51_Y17_N26
\U_REGISTER_FILE|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[23][3]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][3]~q\,
	datad => \U_REGISTER_FILE|registers[23][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~7_combout\);

-- Location: LCCOMB_X50_Y17_N26
\U_REGISTER_FILE|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux28~7_combout\ & ((\U_REGISTER_FILE|registers[31][3]~q\))) # (!\U_REGISTER_FILE|Mux28~7_combout\ & (\U_REGISTER_FILE|registers[27][3]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[27][3]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[31][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~7_combout\,
	combout => \U_REGISTER_FILE|Mux28~8_combout\);

-- Location: LCCOMB_X44_Y14_N12
\U_REGISTER_FILE|registers[20][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[20][3]~feeder_combout\);

-- Location: FF_X44_Y14_N13
\U_REGISTER_FILE|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][3]~q\);

-- Location: FF_X44_Y15_N15
\U_REGISTER_FILE|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][3]~q\);

-- Location: FF_X44_Y14_N3
\U_REGISTER_FILE|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][3]~q\);

-- Location: LCCOMB_X45_Y14_N18
\U_REGISTER_FILE|registers[24][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[24][3]~feeder_combout\);

-- Location: FF_X45_Y14_N19
\U_REGISTER_FILE|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][3]~q\);

-- Location: LCCOMB_X44_Y14_N2
\U_REGISTER_FILE|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][3]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][3]~q\,
	datad => \U_REGISTER_FILE|registers[24][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~4_combout\);

-- Location: LCCOMB_X44_Y15_N14
\U_REGISTER_FILE|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux28~4_combout\ & ((\U_REGISTER_FILE|registers[28][3]~q\))) # (!\U_REGISTER_FILE|Mux28~4_combout\ & (\U_REGISTER_FILE|registers[20][3]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[20][3]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[28][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~4_combout\,
	combout => \U_REGISTER_FILE|Mux28~5_combout\);

-- Location: LCCOMB_X45_Y14_N8
\U_REGISTER_FILE|registers[25][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[25][3]~feeder_combout\);

-- Location: FF_X45_Y14_N9
\U_REGISTER_FILE|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][3]~q\);

-- Location: FF_X44_Y15_N29
\U_REGISTER_FILE|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][3]~q\);

-- Location: FF_X45_Y15_N3
\U_REGISTER_FILE|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][3]~q\);

-- Location: LCCOMB_X45_Y15_N20
\U_REGISTER_FILE|registers[21][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][3]~feeder_combout\ = \U_MEMTOREG_MUX|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[3]~3_combout\,
	combout => \U_REGISTER_FILE|registers[21][3]~feeder_combout\);

-- Location: FF_X45_Y15_N21
\U_REGISTER_FILE|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][3]~q\);

-- Location: LCCOMB_X45_Y15_N2
\U_REGISTER_FILE|Mux28~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[21][3]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[17][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[17][3]~q\,
	datad => \U_REGISTER_FILE|registers[21][3]~q\,
	combout => \U_REGISTER_FILE|Mux28~2_combout\);

-- Location: LCCOMB_X44_Y15_N28
\U_REGISTER_FILE|Mux28~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux28~2_combout\ & ((\U_REGISTER_FILE|registers[29][3]~q\))) # (!\U_REGISTER_FILE|Mux28~2_combout\ & (\U_REGISTER_FILE|registers[25][3]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][3]~q\,
	datac => \U_REGISTER_FILE|registers[29][3]~q\,
	datad => \U_REGISTER_FILE|Mux28~2_combout\,
	combout => \U_REGISTER_FILE|Mux28~3_combout\);

-- Location: LCCOMB_X44_Y12_N16
\U_REGISTER_FILE|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|Mux28~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux28~5_combout\,
	datad => \U_REGISTER_FILE|Mux28~3_combout\,
	combout => \U_REGISTER_FILE|Mux28~6_combout\);

-- Location: LCCOMB_X44_Y12_N14
\U_REGISTER_FILE|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux28~6_combout\ & ((\U_REGISTER_FILE|Mux28~8_combout\))) # (!\U_REGISTER_FILE|Mux28~6_combout\ & (\U_REGISTER_FILE|Mux28~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux28~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux28~8_combout\,
	datad => \U_REGISTER_FILE|Mux28~6_combout\,
	combout => \U_REGISTER_FILE|Mux28~9_combout\);

-- Location: LCCOMB_X49_Y9_N16
\U_REGISTER_FILE|Mux28~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux28~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux28~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux28~19_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux28~9_combout\,
	combout => \U_REGISTER_FILE|Mux28~20_combout\);

-- Location: FF_X49_Y9_N17
\U_REGA|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux28~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(3));

-- Location: LCCOMB_X50_Y5_N12
\U_REGA_MUX|output[3]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[3]~23_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(3)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_PC|output\(3),
	datad => \U_REGA|output\(3),
	combout => \U_REGA_MUX|output[3]~23_combout\);

-- Location: LCCOMB_X52_Y8_N18
\U_MEMORY_DATA_REG|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY_DATA_REG|output[4]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[4]~9_combout\,
	combout => \U_MEMORY_DATA_REG|output[4]~feeder_combout\);

-- Location: FF_X52_Y8_N19
\U_MEMORY_DATA_REG|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY_DATA_REG|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(4));

-- Location: LCCOMB_X52_Y10_N12
\U_MEMTOREG_MUX|output[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[4]~4_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(4)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(4),
	datad => \U_MEMORY_DATA_REG|output\(4),
	combout => \U_MEMTOREG_MUX|output[4]~4_combout\);

-- Location: LCCOMB_X44_Y11_N4
\U_REGISTER_FILE|registers[24][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[24][4]~feeder_combout\);

-- Location: FF_X44_Y11_N5
\U_REGISTER_FILE|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][4]~q\);

-- Location: FF_X44_Y11_N27
\U_REGISTER_FILE|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][4]~q\);

-- Location: LCCOMB_X44_Y11_N26
\U_REGISTER_FILE|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][4]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[16][4]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[24][4]~q\,
	datac => \U_REGISTER_FILE|registers[16][4]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux27~4_combout\);

-- Location: FF_X44_Y15_N27
\U_REGISTER_FILE|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][4]~q\);

-- Location: LCCOMB_X44_Y13_N0
\U_REGISTER_FILE|registers[20][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[20][4]~feeder_combout\);

-- Location: FF_X44_Y13_N1
\U_REGISTER_FILE|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][4]~q\);

-- Location: LCCOMB_X44_Y15_N26
\U_REGISTER_FILE|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~5_combout\ = (\U_REGISTER_FILE|Mux27~4_combout\ & (((\U_REGISTER_FILE|registers[28][4]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux27~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[20][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux27~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[28][4]~q\,
	datad => \U_REGISTER_FILE|registers[20][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~5_combout\);

-- Location: FF_X45_Y15_N11
\U_REGISTER_FILE|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][4]~q\);

-- Location: LCCOMB_X45_Y15_N0
\U_REGISTER_FILE|registers[21][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[21][4]~feeder_combout\);

-- Location: FF_X45_Y15_N1
\U_REGISTER_FILE|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][4]~q\);

-- Location: LCCOMB_X45_Y15_N10
\U_REGISTER_FILE|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[21][4]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[17][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[17][4]~q\,
	datad => \U_REGISTER_FILE|registers[21][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~2_combout\);

-- Location: FF_X44_Y15_N21
\U_REGISTER_FILE|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][4]~q\);

-- Location: LCCOMB_X44_Y17_N24
\U_REGISTER_FILE|registers[25][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[25][4]~feeder_combout\);

-- Location: FF_X44_Y17_N25
\U_REGISTER_FILE|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][4]~q\);

-- Location: LCCOMB_X44_Y15_N20
\U_REGISTER_FILE|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux27~2_combout\ & (\U_REGISTER_FILE|registers[29][4]~q\)) # (!\U_REGISTER_FILE|Mux27~2_combout\ & ((\U_REGISTER_FILE|registers[25][4]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux27~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][4]~q\,
	datad => \U_REGISTER_FILE|registers[25][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~3_combout\);

-- Location: LCCOMB_X44_Y15_N12
\U_REGISTER_FILE|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux27~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux27~5_combout\,
	datad => \U_REGISTER_FILE|Mux27~3_combout\,
	combout => \U_REGISTER_FILE|Mux27~6_combout\);

-- Location: LCCOMB_X54_Y15_N16
\U_REGISTER_FILE|registers[30][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[30][4]~feeder_combout\);

-- Location: FF_X54_Y15_N17
\U_REGISTER_FILE|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][4]~q\);

-- Location: FF_X50_Y15_N25
\U_REGISTER_FILE|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][4]~q\);

-- Location: FF_X50_Y13_N3
\U_REGISTER_FILE|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][4]~q\);

-- Location: LCCOMB_X50_Y13_N12
\U_REGISTER_FILE|registers[26][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[26][4]~feeder_combout\);

-- Location: FF_X50_Y13_N13
\U_REGISTER_FILE|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][4]~q\);

-- Location: LCCOMB_X50_Y13_N2
\U_REGISTER_FILE|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[26][4]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][4]~q\,
	datad => \U_REGISTER_FILE|registers[26][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~0_combout\);

-- Location: LCCOMB_X50_Y15_N24
\U_REGISTER_FILE|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux27~0_combout\ & (\U_REGISTER_FILE|registers[30][4]~q\)) # (!\U_REGISTER_FILE|Mux27~0_combout\ & ((\U_REGISTER_FILE|registers[22][4]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[30][4]~q\,
	datac => \U_REGISTER_FILE|registers[22][4]~q\,
	datad => \U_REGISTER_FILE|Mux27~0_combout\,
	combout => \U_REGISTER_FILE|Mux27~1_combout\);

-- Location: FF_X51_Y17_N3
\U_REGISTER_FILE|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][4]~q\);

-- Location: LCCOMB_X51_Y17_N16
\U_REGISTER_FILE|registers[23][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[23][4]~feeder_combout\);

-- Location: FF_X51_Y17_N17
\U_REGISTER_FILE|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][4]~q\);

-- Location: LCCOMB_X51_Y17_N2
\U_REGISTER_FILE|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[23][4]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][4]~q\,
	datad => \U_REGISTER_FILE|registers[23][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~7_combout\);

-- Location: LCCOMB_X50_Y17_N0
\U_REGISTER_FILE|registers[27][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[27][4]~feeder_combout\);

-- Location: FF_X50_Y17_N1
\U_REGISTER_FILE|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][4]~q\);

-- Location: FF_X50_Y17_N19
\U_REGISTER_FILE|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][4]~q\);

-- Location: LCCOMB_X50_Y17_N18
\U_REGISTER_FILE|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~8_combout\ = (\U_REGISTER_FILE|Mux27~7_combout\ & (((\U_REGISTER_FILE|registers[31][4]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux27~7_combout\ & (\U_REGISTER_FILE|registers[27][4]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux27~7_combout\,
	datab => \U_REGISTER_FILE|registers[27][4]~q\,
	datac => \U_REGISTER_FILE|registers[31][4]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux27~8_combout\);

-- Location: LCCOMB_X49_Y15_N0
\U_REGISTER_FILE|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~9_combout\ = (\U_REGISTER_FILE|Mux27~6_combout\ & (((\U_REGISTER_FILE|Mux27~8_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux27~6_combout\ & (\U_REGISTER_FILE|Mux27~1_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux27~6_combout\,
	datab => \U_REGISTER_FILE|Mux27~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux27~8_combout\,
	combout => \U_REGISTER_FILE|Mux27~9_combout\);

-- Location: LCCOMB_X51_Y13_N4
\U_REGISTER_FILE|registers[7][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[7][4]~feeder_combout\);

-- Location: FF_X51_Y13_N5
\U_REGISTER_FILE|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][4]~q\);

-- Location: FF_X51_Y12_N27
\U_REGISTER_FILE|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][4]~q\);

-- Location: LCCOMB_X51_Y12_N26
\U_REGISTER_FILE|Mux27~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[7][4]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[3][4]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][4]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[3][4]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux27~17_combout\);

-- Location: FF_X51_Y12_N21
\U_REGISTER_FILE|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][4]~q\);

-- Location: FF_X52_Y10_N13
\U_REGISTER_FILE|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][4]~q\);

-- Location: LCCOMB_X51_Y12_N20
\U_REGISTER_FILE|Mux27~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~18_combout\ = (\U_REGISTER_FILE|Mux27~17_combout\ & (((\U_REGISTER_FILE|registers[15][4]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux27~17_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[11][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux27~17_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[11][4]~q\,
	datad => \U_REGISTER_FILE|registers[15][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~18_combout\);

-- Location: FF_X49_Y12_N27
\U_REGISTER_FILE|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][4]~q\);

-- Location: LCCOMB_X49_Y12_N20
\U_REGISTER_FILE|registers[5][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[5][4]~feeder_combout\);

-- Location: FF_X49_Y12_N21
\U_REGISTER_FILE|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][4]~q\);

-- Location: LCCOMB_X49_Y12_N26
\U_REGISTER_FILE|Mux27~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[5][4]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[1][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[1][4]~q\,
	datad => \U_REGISTER_FILE|registers[5][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~10_combout\);

-- Location: FF_X47_Y14_N29
\U_REGISTER_FILE|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][4]~q\);

-- Location: LCCOMB_X47_Y14_N2
\U_REGISTER_FILE|registers[13][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[13][4]~feeder_combout\);

-- Location: FF_X47_Y14_N3
\U_REGISTER_FILE|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[13][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][4]~q\);

-- Location: LCCOMB_X47_Y14_N28
\U_REGISTER_FILE|Mux27~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux27~10_combout\ & ((\U_REGISTER_FILE|registers[13][4]~q\))) # (!\U_REGISTER_FILE|Mux27~10_combout\ & (\U_REGISTER_FILE|registers[9][4]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux27~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux27~10_combout\,
	datac => \U_REGISTER_FILE|registers[9][4]~q\,
	datad => \U_REGISTER_FILE|registers[13][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~11_combout\);

-- Location: LCCOMB_X50_Y11_N22
\U_REGISTER_FILE|registers[6][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[6][4]~feeder_combout\);

-- Location: FF_X50_Y11_N23
\U_REGISTER_FILE|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][4]~q\);

-- Location: FF_X54_Y13_N23
\U_REGISTER_FILE|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][4]~q\);

-- Location: LCCOMB_X54_Y13_N24
\U_REGISTER_FILE|registers[10][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[10][4]~feeder_combout\);

-- Location: FF_X54_Y13_N25
\U_REGISTER_FILE|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][4]~q\);

-- Location: LCCOMB_X54_Y13_N22
\U_REGISTER_FILE|Mux27~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[10][4]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][4]~q\,
	datad => \U_REGISTER_FILE|registers[10][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~12_combout\);

-- Location: FF_X50_Y11_N17
\U_REGISTER_FILE|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][4]~q\);

-- Location: LCCOMB_X50_Y11_N16
\U_REGISTER_FILE|Mux27~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~13_combout\ = (\U_REGISTER_FILE|Mux27~12_combout\ & (((\U_REGISTER_FILE|registers[14][4]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux27~12_combout\ & (\U_REGISTER_FILE|registers[6][4]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][4]~q\,
	datab => \U_REGISTER_FILE|Mux27~12_combout\,
	datac => \U_REGISTER_FILE|registers[14][4]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux27~13_combout\);

-- Location: FF_X45_Y12_N11
\U_REGISTER_FILE|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][4]~q\);

-- Location: LCCOMB_X46_Y12_N4
\U_REGISTER_FILE|registers[8][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[8][4]~feeder_combout\);

-- Location: FF_X46_Y12_N5
\U_REGISTER_FILE|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][4]~q\);

-- Location: LCCOMB_X45_Y12_N10
\U_REGISTER_FILE|Mux27~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[8][4]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][4]~q\,
	datad => \U_REGISTER_FILE|registers[8][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~14_combout\);

-- Location: FF_X46_Y12_N31
\U_REGISTER_FILE|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][4]~q\);

-- Location: LCCOMB_X45_Y12_N12
\U_REGISTER_FILE|registers[4][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][4]~feeder_combout\ = \U_MEMTOREG_MUX|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[4]~4_combout\,
	combout => \U_REGISTER_FILE|registers[4][4]~feeder_combout\);

-- Location: FF_X45_Y12_N13
\U_REGISTER_FILE|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][4]~q\);

-- Location: LCCOMB_X46_Y12_N30
\U_REGISTER_FILE|Mux27~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux27~14_combout\ & (\U_REGISTER_FILE|registers[12][4]~q\)) # (!\U_REGISTER_FILE|Mux27~14_combout\ & ((\U_REGISTER_FILE|registers[4][4]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux27~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux27~14_combout\,
	datac => \U_REGISTER_FILE|registers[12][4]~q\,
	datad => \U_REGISTER_FILE|registers[4][4]~q\,
	combout => \U_REGISTER_FILE|Mux27~15_combout\);

-- Location: LCCOMB_X47_Y12_N24
\U_REGISTER_FILE|Mux27~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|Mux27~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux27~13_combout\,
	datad => \U_REGISTER_FILE|Mux27~15_combout\,
	combout => \U_REGISTER_FILE|Mux27~16_combout\);

-- Location: LCCOMB_X47_Y12_N22
\U_REGISTER_FILE|Mux27~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux27~16_combout\ & (\U_REGISTER_FILE|Mux27~18_combout\)) # (!\U_REGISTER_FILE|Mux27~16_combout\ & ((\U_REGISTER_FILE|Mux27~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux27~18_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux27~11_combout\,
	datad => \U_REGISTER_FILE|Mux27~16_combout\,
	combout => \U_REGISTER_FILE|Mux27~19_combout\);

-- Location: LCCOMB_X49_Y8_N20
\U_REGISTER_FILE|Mux27~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux27~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux27~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux27~9_combout\,
	datad => \U_REGISTER_FILE|Mux27~19_combout\,
	combout => \U_REGISTER_FILE|Mux27~20_combout\);

-- Location: FF_X49_Y8_N21
\U_REGA|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux27~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(4));

-- Location: LCCOMB_X49_Y8_N22
\U_REGA_MUX|output[4]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[4]~18_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(4)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datac => \U_PC|output\(4),
	datad => \U_REGA|output\(4),
	combout => \U_REGA_MUX|output[4]~18_combout\);

-- Location: LCCOMB_X54_Y8_N8
\U_MEMORY_DATA_REG|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY_DATA_REG|output[5]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMORY|U_MUX_3x1|output[5]~11_combout\,
	combout => \U_MEMORY_DATA_REG|output[5]~feeder_combout\);

-- Location: FF_X54_Y8_N9
\U_MEMORY_DATA_REG|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY_DATA_REG|output[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(5));

-- Location: LCCOMB_X50_Y12_N8
\U_MEMTOREG_MUX|output[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[5]~5_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(5)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU_OUT|output\(5),
	datac => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(5),
	combout => \U_MEMTOREG_MUX|output[5]~5_combout\);

-- Location: FF_X50_Y12_N9
\U_REGISTER_FILE|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][5]~q\);

-- Location: FF_X51_Y12_N17
\U_REGISTER_FILE|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][5]~q\);

-- Location: LCCOMB_X51_Y13_N22
\U_REGISTER_FILE|registers[7][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[7][5]~feeder_combout\);

-- Location: FF_X51_Y13_N23
\U_REGISTER_FILE|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][5]~q\);

-- Location: FF_X51_Y12_N7
\U_REGISTER_FILE|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][5]~q\);

-- Location: LCCOMB_X51_Y12_N6
\U_REGISTER_FILE|Mux26~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[7][5]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[3][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][5]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[3][5]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux26~17_combout\);

-- Location: LCCOMB_X51_Y12_N16
\U_REGISTER_FILE|Mux26~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux26~17_combout\ & (\U_REGISTER_FILE|registers[15][5]~q\)) # (!\U_REGISTER_FILE|Mux26~17_combout\ & ((\U_REGISTER_FILE|registers[11][5]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][5]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[11][5]~q\,
	datad => \U_REGISTER_FILE|Mux26~17_combout\,
	combout => \U_REGISTER_FILE|Mux26~18_combout\);

-- Location: FF_X49_Y14_N11
\U_REGISTER_FILE|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][5]~q\);

-- Location: LCCOMB_X49_Y14_N28
\U_REGISTER_FILE|registers[5][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[5][5]~feeder_combout\);

-- Location: FF_X49_Y14_N29
\U_REGISTER_FILE|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][5]~q\);

-- Location: LCCOMB_X49_Y14_N10
\U_REGISTER_FILE|Mux26~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[5][5]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][5]~q\,
	datad => \U_REGISTER_FILE|registers[5][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~10_combout\);

-- Location: FF_X47_Y14_N25
\U_REGISTER_FILE|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][5]~q\);

-- Location: LCCOMB_X46_Y14_N12
\U_REGISTER_FILE|registers[13][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[13][5]~feeder_combout\);

-- Location: FF_X46_Y14_N13
\U_REGISTER_FILE|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[13][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][5]~q\);

-- Location: LCCOMB_X47_Y14_N24
\U_REGISTER_FILE|Mux26~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux26~10_combout\ & ((\U_REGISTER_FILE|registers[13][5]~q\))) # (!\U_REGISTER_FILE|Mux26~10_combout\ & (\U_REGISTER_FILE|registers[9][5]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux26~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux26~10_combout\,
	datac => \U_REGISTER_FILE|registers[9][5]~q\,
	datad => \U_REGISTER_FILE|registers[13][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~11_combout\);

-- Location: FF_X54_Y13_N11
\U_REGISTER_FILE|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][5]~q\);

-- Location: LCCOMB_X54_Y13_N20
\U_REGISTER_FILE|registers[10][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[10][5]~feeder_combout\);

-- Location: FF_X54_Y13_N21
\U_REGISTER_FILE|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][5]~q\);

-- Location: LCCOMB_X54_Y13_N10
\U_REGISTER_FILE|Mux26~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[10][5]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][5]~q\,
	datad => \U_REGISTER_FILE|registers[10][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~12_combout\);

-- Location: FF_X50_Y12_N19
\U_REGISTER_FILE|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][5]~q\);

-- Location: LCCOMB_X50_Y11_N26
\U_REGISTER_FILE|registers[6][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[6][5]~feeder_combout\);

-- Location: FF_X50_Y11_N27
\U_REGISTER_FILE|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][5]~q\);

-- Location: LCCOMB_X50_Y12_N18
\U_REGISTER_FILE|Mux26~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~13_combout\ = (\U_REGISTER_FILE|Mux26~12_combout\ & (((\U_REGISTER_FILE|registers[14][5]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux26~12_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux26~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[14][5]~q\,
	datad => \U_REGISTER_FILE|registers[6][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~13_combout\);

-- Location: LCCOMB_X45_Y12_N24
\U_REGISTER_FILE|registers[4][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[4][5]~feeder_combout\);

-- Location: FF_X45_Y12_N25
\U_REGISTER_FILE|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][5]~q\);

-- Location: FF_X45_Y12_N7
\U_REGISTER_FILE|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][5]~q\);

-- Location: LCCOMB_X44_Y12_N28
\U_REGISTER_FILE|registers[8][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[8][5]~feeder_combout\);

-- Location: FF_X44_Y12_N29
\U_REGISTER_FILE|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][5]~q\);

-- Location: LCCOMB_X45_Y12_N6
\U_REGISTER_FILE|Mux26~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[8][5]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][5]~q\,
	datad => \U_REGISTER_FILE|registers[8][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~14_combout\);

-- Location: FF_X46_Y12_N9
\U_REGISTER_FILE|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][5]~q\);

-- Location: LCCOMB_X46_Y12_N8
\U_REGISTER_FILE|Mux26~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~15_combout\ = (\U_REGISTER_FILE|Mux26~14_combout\ & (((\U_REGISTER_FILE|registers[12][5]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux26~14_combout\ & (\U_REGISTER_FILE|registers[4][5]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[4][5]~q\,
	datab => \U_REGISTER_FILE|Mux26~14_combout\,
	datac => \U_REGISTER_FILE|registers[12][5]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux26~15_combout\);

-- Location: LCCOMB_X47_Y12_N12
\U_REGISTER_FILE|Mux26~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|Mux26~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux26~13_combout\,
	datad => \U_REGISTER_FILE|Mux26~15_combout\,
	combout => \U_REGISTER_FILE|Mux26~16_combout\);

-- Location: LCCOMB_X47_Y12_N18
\U_REGISTER_FILE|Mux26~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~19_combout\ = (\U_REGISTER_FILE|Mux26~16_combout\ & ((\U_REGISTER_FILE|Mux26~18_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux26~16_combout\ & (((\U_REGISTER_FILE|Mux26~11_combout\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux26~18_combout\,
	datab => \U_REGISTER_FILE|Mux26~11_combout\,
	datac => \U_REGISTER_FILE|Mux26~16_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux26~19_combout\);

-- Location: FF_X51_Y17_N23
\U_REGISTER_FILE|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][5]~q\);

-- Location: LCCOMB_X51_Y17_N28
\U_REGISTER_FILE|registers[23][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[23][5]~feeder_combout\);

-- Location: FF_X51_Y17_N29
\U_REGISTER_FILE|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][5]~q\);

-- Location: LCCOMB_X51_Y17_N22
\U_REGISTER_FILE|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[23][5]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][5]~q\,
	datad => \U_REGISTER_FILE|registers[23][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~7_combout\);

-- Location: LCCOMB_X50_Y17_N16
\U_REGISTER_FILE|registers[27][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[27][5]~feeder_combout\);

-- Location: FF_X50_Y17_N17
\U_REGISTER_FILE|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][5]~q\);

-- Location: FF_X50_Y17_N3
\U_REGISTER_FILE|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][5]~q\);

-- Location: LCCOMB_X50_Y17_N2
\U_REGISTER_FILE|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~8_combout\ = (\U_REGISTER_FILE|Mux26~7_combout\ & (((\U_REGISTER_FILE|registers[31][5]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux26~7_combout\ & (\U_REGISTER_FILE|registers[27][5]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux26~7_combout\,
	datab => \U_REGISTER_FILE|registers[27][5]~q\,
	datac => \U_REGISTER_FILE|registers[31][5]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux26~8_combout\);

-- Location: FF_X44_Y11_N31
\U_REGISTER_FILE|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][5]~q\);

-- Location: LCCOMB_X44_Y11_N20
\U_REGISTER_FILE|registers[24][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[24][5]~feeder_combout\);

-- Location: FF_X44_Y11_N21
\U_REGISTER_FILE|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][5]~q\);

-- Location: LCCOMB_X44_Y11_N30
\U_REGISTER_FILE|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[24][5]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[16][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[16][5]~q\,
	datad => \U_REGISTER_FILE|registers[24][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~4_combout\);

-- Location: FF_X44_Y15_N25
\U_REGISTER_FILE|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][5]~q\);

-- Location: LCCOMB_X44_Y13_N18
\U_REGISTER_FILE|registers[20][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[20][5]~feeder_combout\);

-- Location: FF_X44_Y13_N19
\U_REGISTER_FILE|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][5]~q\);

-- Location: LCCOMB_X44_Y15_N24
\U_REGISTER_FILE|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~5_combout\ = (\U_REGISTER_FILE|Mux26~4_combout\ & (((\U_REGISTER_FILE|registers[28][5]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux26~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[20][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux26~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[28][5]~q\,
	datad => \U_REGISTER_FILE|registers[20][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~5_combout\);

-- Location: FF_X45_Y15_N15
\U_REGISTER_FILE|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][5]~q\);

-- Location: LCCOMB_X45_Y15_N24
\U_REGISTER_FILE|registers[21][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[21][5]~feeder_combout\);

-- Location: FF_X45_Y15_N25
\U_REGISTER_FILE|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][5]~q\);

-- Location: LCCOMB_X45_Y15_N14
\U_REGISTER_FILE|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[21][5]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[17][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[17][5]~q\,
	datad => \U_REGISTER_FILE|registers[21][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~2_combout\);

-- Location: FF_X44_Y15_N7
\U_REGISTER_FILE|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][5]~q\);

-- Location: LCCOMB_X44_Y17_N22
\U_REGISTER_FILE|registers[25][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[25][5]~feeder_combout\);

-- Location: FF_X44_Y17_N23
\U_REGISTER_FILE|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][5]~q\);

-- Location: LCCOMB_X44_Y15_N6
\U_REGISTER_FILE|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux26~2_combout\ & (\U_REGISTER_FILE|registers[29][5]~q\)) # (!\U_REGISTER_FILE|Mux26~2_combout\ & ((\U_REGISTER_FILE|registers[25][5]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux26~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux26~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][5]~q\,
	datad => \U_REGISTER_FILE|registers[25][5]~q\,
	combout => \U_REGISTER_FILE|Mux26~3_combout\);

-- Location: LCCOMB_X44_Y15_N18
\U_REGISTER_FILE|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux26~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux26~5_combout\,
	datad => \U_REGISTER_FILE|Mux26~3_combout\,
	combout => \U_REGISTER_FILE|Mux26~6_combout\);

-- Location: LCCOMB_X50_Y16_N16
\U_REGISTER_FILE|registers[30][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[30][5]~feeder_combout\);

-- Location: FF_X50_Y16_N17
\U_REGISTER_FILE|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][5]~q\);

-- Location: FF_X50_Y16_N11
\U_REGISTER_FILE|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][5]~q\);

-- Location: LCCOMB_X51_Y16_N0
\U_REGISTER_FILE|registers[26][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][5]~feeder_combout\ = \U_MEMTOREG_MUX|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[5]~5_combout\,
	combout => \U_REGISTER_FILE|registers[26][5]~feeder_combout\);

-- Location: FF_X51_Y16_N1
\U_REGISTER_FILE|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][5]~q\);

-- Location: FF_X51_Y16_N27
\U_REGISTER_FILE|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][5]~q\);

-- Location: LCCOMB_X51_Y16_N26
\U_REGISTER_FILE|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[26][5]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[18][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[26][5]~q\,
	datac => \U_REGISTER_FILE|registers[18][5]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux26~0_combout\);

-- Location: LCCOMB_X50_Y16_N10
\U_REGISTER_FILE|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux26~0_combout\ & (\U_REGISTER_FILE|registers[30][5]~q\)) # (!\U_REGISTER_FILE|Mux26~0_combout\ & ((\U_REGISTER_FILE|registers[22][5]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[30][5]~q\,
	datac => \U_REGISTER_FILE|registers[22][5]~q\,
	datad => \U_REGISTER_FILE|Mux26~0_combout\,
	combout => \U_REGISTER_FILE|Mux26~1_combout\);

-- Location: LCCOMB_X49_Y17_N20
\U_REGISTER_FILE|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~9_combout\ = (\U_REGISTER_FILE|Mux26~6_combout\ & ((\U_REGISTER_FILE|Mux26~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux26~6_combout\ & (((\U_REGISTER_FILE|Mux26~1_combout\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux26~8_combout\,
	datab => \U_REGISTER_FILE|Mux26~6_combout\,
	datac => \U_REGISTER_FILE|Mux26~1_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux26~9_combout\);

-- Location: LCCOMB_X49_Y9_N6
\U_REGISTER_FILE|Mux26~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux26~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux26~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux26~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux26~19_combout\,
	datad => \U_REGISTER_FILE|Mux26~9_combout\,
	combout => \U_REGISTER_FILE|Mux26~20_combout\);

-- Location: FF_X49_Y9_N7
\U_REGA|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux26~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(5));

-- Location: LCCOMB_X50_Y9_N12
\U_PC|output[5]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[5]~23_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(5))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux26~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(5),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux26~9_combout\,
	combout => \U_PC|output[5]~23_combout\);

-- Location: FF_X50_Y9_N13
\U_PC|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[5]~23_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(3),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(5));

-- Location: LCCOMB_X50_Y9_N28
\U_REGA_MUX|output[5]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[5]~17_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(5))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(5),
	datad => \U_PC|output\(5),
	combout => \U_REGA_MUX|output[5]~17_combout\);

-- Location: FF_X52_Y7_N23
\U_MEMORY_DATA_REG|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[6]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(6));

-- Location: LCCOMB_X51_Y11_N14
\U_MEMTOREG_MUX|output[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[6]~6_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(6)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \U_ALU_OUT|output\(6),
	datad => \U_MEMORY_DATA_REG|output\(6),
	combout => \U_MEMTOREG_MUX|output[6]~6_combout\);

-- Location: LCCOMB_X47_Y11_N16
\U_REGISTER_FILE|registers[1][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[1][6]~feeder_combout\);

-- Location: FF_X47_Y11_N17
\U_REGISTER_FILE|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][6]~q\);

-- Location: FF_X47_Y11_N3
\U_REGISTER_FILE|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][6]~q\);

-- Location: LCCOMB_X46_Y11_N28
\U_REGISTER_FILE|registers[4][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[4][6]~feeder_combout\);

-- Location: FF_X46_Y11_N29
\U_REGISTER_FILE|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][6]~q\);

-- Location: FF_X46_Y11_N3
\U_REGISTER_FILE|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][6]~q\);

-- Location: LCCOMB_X46_Y11_N2
\U_REGISTER_FILE|Mux25~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][6]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[0][6]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[4][6]~q\,
	datac => \U_REGISTER_FILE|registers[0][6]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux25~14_combout\);

-- Location: LCCOMB_X47_Y11_N2
\U_REGISTER_FILE|Mux25~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux25~14_combout\ & ((\U_REGISTER_FILE|registers[5][6]~q\))) # (!\U_REGISTER_FILE|Mux25~14_combout\ & (\U_REGISTER_FILE|registers[1][6]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[1][6]~q\,
	datac => \U_REGISTER_FILE|registers[5][6]~q\,
	datad => \U_REGISTER_FILE|Mux25~14_combout\,
	combout => \U_REGISTER_FILE|Mux25~15_combout\);

-- Location: LCCOMB_X47_Y16_N18
\U_REGISTER_FILE|registers[9][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[9][6]~feeder_combout\);

-- Location: FF_X47_Y16_N19
\U_REGISTER_FILE|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][6]~q\);

-- Location: FF_X47_Y16_N21
\U_REGISTER_FILE|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][6]~q\);

-- Location: LCCOMB_X46_Y17_N20
\U_REGISTER_FILE|registers[12][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[12][6]~feeder_combout\);

-- Location: FF_X46_Y17_N21
\U_REGISTER_FILE|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][6]~q\);

-- Location: FF_X46_Y17_N31
\U_REGISTER_FILE|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][6]~q\);

-- Location: LCCOMB_X46_Y17_N30
\U_REGISTER_FILE|Mux25~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][6]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][6]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][6]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[8][6]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux25~12_combout\);

-- Location: LCCOMB_X47_Y16_N20
\U_REGISTER_FILE|Mux25~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux25~12_combout\ & ((\U_REGISTER_FILE|registers[13][6]~q\))) # (!\U_REGISTER_FILE|Mux25~12_combout\ & (\U_REGISTER_FILE|registers[9][6]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[9][6]~q\,
	datac => \U_REGISTER_FILE|registers[13][6]~q\,
	datad => \U_REGISTER_FILE|Mux25~12_combout\,
	combout => \U_REGISTER_FILE|Mux25~13_combout\);

-- Location: LCCOMB_X47_Y11_N8
\U_REGISTER_FILE|Mux25~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux25~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux25~15_combout\,
	datac => \U_REGISTER_FILE|Mux25~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux25~16_combout\);

-- Location: LCCOMB_X52_Y13_N18
\U_REGISTER_FILE|registers[6][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[6][6]~feeder_combout\);

-- Location: FF_X52_Y13_N19
\U_REGISTER_FILE|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][6]~q\);

-- Location: FF_X52_Y14_N15
\U_REGISTER_FILE|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][6]~q\);

-- Location: LCCOMB_X52_Y14_N14
\U_REGISTER_FILE|Mux25~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][6]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[2][6]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][6]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][6]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux25~10_combout\);

-- Location: LCCOMB_X52_Y12_N20
\U_REGISTER_FILE|registers[7][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[7][6]~feeder_combout\);

-- Location: FF_X52_Y12_N21
\U_REGISTER_FILE|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][6]~q\);

-- Location: FF_X52_Y12_N27
\U_REGISTER_FILE|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][6]~q\);

-- Location: LCCOMB_X52_Y12_N26
\U_REGISTER_FILE|Mux25~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~11_combout\ = (\U_REGISTER_FILE|Mux25~10_combout\ & ((\U_REGISTER_FILE|registers[7][6]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux25~10_combout\ & (((\U_REGISTER_FILE|registers[3][6]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux25~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][6]~q\,
	datac => \U_REGISTER_FILE|registers[3][6]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux25~11_combout\);

-- Location: LCCOMB_X49_Y11_N18
\U_REGISTER_FILE|registers[15][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[15][6]~feeder_combout\);

-- Location: FF_X49_Y11_N19
\U_REGISTER_FILE|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][6]~q\);

-- Location: FF_X49_Y11_N21
\U_REGISTER_FILE|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][6]~q\);

-- Location: LCCOMB_X52_Y11_N24
\U_REGISTER_FILE|registers[14][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[14][6]~feeder_combout\);

-- Location: FF_X52_Y11_N25
\U_REGISTER_FILE|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][6]~q\);

-- Location: FF_X52_Y11_N19
\U_REGISTER_FILE|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][6]~q\);

-- Location: LCCOMB_X52_Y11_N18
\U_REGISTER_FILE|Mux25~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[14][6]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[10][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[14][6]~q\,
	datac => \U_REGISTER_FILE|registers[10][6]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux25~17_combout\);

-- Location: LCCOMB_X49_Y11_N20
\U_REGISTER_FILE|Mux25~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux25~17_combout\ & (\U_REGISTER_FILE|registers[15][6]~q\)) # (!\U_REGISTER_FILE|Mux25~17_combout\ & ((\U_REGISTER_FILE|registers[11][6]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[15][6]~q\,
	datac => \U_REGISTER_FILE|registers[11][6]~q\,
	datad => \U_REGISTER_FILE|Mux25~17_combout\,
	combout => \U_REGISTER_FILE|Mux25~18_combout\);

-- Location: LCCOMB_X47_Y11_N14
\U_REGISTER_FILE|Mux25~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux25~16_combout\ & ((\U_REGISTER_FILE|Mux25~18_combout\))) # (!\U_REGISTER_FILE|Mux25~16_combout\ & (\U_REGISTER_FILE|Mux25~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux25~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux25~16_combout\,
	datac => \U_REGISTER_FILE|Mux25~11_combout\,
	datad => \U_REGISTER_FILE|Mux25~18_combout\,
	combout => \U_REGISTER_FILE|Mux25~19_combout\);

-- Location: LCCOMB_X51_Y14_N28
\U_REGISTER_FILE|registers[23][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[23][6]~feeder_combout\);

-- Location: FF_X51_Y14_N29
\U_REGISTER_FILE|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][6]~q\);

-- Location: FF_X51_Y14_N15
\U_REGISTER_FILE|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][6]~q\);

-- Location: FF_X51_Y17_N9
\U_REGISTER_FILE|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][6]~q\);

-- Location: LCCOMB_X50_Y17_N20
\U_REGISTER_FILE|registers[27][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[27][6]~feeder_combout\);

-- Location: FF_X50_Y17_N21
\U_REGISTER_FILE|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][6]~q\);

-- Location: LCCOMB_X51_Y17_N8
\U_REGISTER_FILE|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[27][6]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][6]~q\,
	datad => \U_REGISTER_FILE|registers[27][6]~q\,
	combout => \U_REGISTER_FILE|Mux25~7_combout\);

-- Location: LCCOMB_X51_Y14_N14
\U_REGISTER_FILE|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux25~7_combout\ & ((\U_REGISTER_FILE|registers[31][6]~q\))) # (!\U_REGISTER_FILE|Mux25~7_combout\ & (\U_REGISTER_FILE|registers[23][6]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[23][6]~q\,
	datac => \U_REGISTER_FILE|registers[31][6]~q\,
	datad => \U_REGISTER_FILE|Mux25~7_combout\,
	combout => \U_REGISTER_FILE|Mux25~8_combout\);

-- Location: LCCOMB_X52_Y16_N18
\U_REGISTER_FILE|registers[30][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[30][6]~feeder_combout\);

-- Location: FF_X52_Y16_N19
\U_REGISTER_FILE|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][6]~q\);

-- Location: FF_X51_Y16_N13
\U_REGISTER_FILE|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][6]~q\);

-- Location: LCCOMB_X47_Y12_N16
\U_REGISTER_FILE|registers[22][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[22][6]~feeder_combout\);

-- Location: FF_X47_Y12_N17
\U_REGISTER_FILE|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][6]~q\);

-- Location: FF_X51_Y16_N7
\U_REGISTER_FILE|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][6]~q\);

-- Location: LCCOMB_X51_Y16_N6
\U_REGISTER_FILE|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[22][6]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[18][6]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[22][6]~q\,
	datac => \U_REGISTER_FILE|registers[18][6]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux25~0_combout\);

-- Location: LCCOMB_X51_Y16_N12
\U_REGISTER_FILE|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux25~0_combout\ & (\U_REGISTER_FILE|registers[30][6]~q\)) # (!\U_REGISTER_FILE|Mux25~0_combout\ & ((\U_REGISTER_FILE|registers[26][6]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[30][6]~q\,
	datac => \U_REGISTER_FILE|registers[26][6]~q\,
	datad => \U_REGISTER_FILE|Mux25~0_combout\,
	combout => \U_REGISTER_FILE|Mux25~1_combout\);

-- Location: FF_X44_Y11_N25
\U_REGISTER_FILE|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][6]~q\);

-- Location: LCCOMB_X44_Y13_N12
\U_REGISTER_FILE|registers[20][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[20][6]~feeder_combout\);

-- Location: FF_X44_Y13_N13
\U_REGISTER_FILE|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][6]~q\);

-- Location: LCCOMB_X44_Y11_N24
\U_REGISTER_FILE|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[20][6]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[16][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[16][6]~q\,
	datad => \U_REGISTER_FILE|registers[20][6]~q\,
	combout => \U_REGISTER_FILE|Mux25~4_combout\);

-- Location: FF_X50_Y14_N21
\U_REGISTER_FILE|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][6]~q\);

-- Location: LCCOMB_X45_Y14_N22
\U_REGISTER_FILE|registers[24][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[24][6]~feeder_combout\);

-- Location: FF_X45_Y14_N23
\U_REGISTER_FILE|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][6]~q\);

-- Location: LCCOMB_X50_Y14_N20
\U_REGISTER_FILE|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~5_combout\ = (\U_REGISTER_FILE|Mux25~4_combout\ & (((\U_REGISTER_FILE|registers[28][6]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux25~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|registers[24][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux25~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[28][6]~q\,
	datad => \U_REGISTER_FILE|registers[24][6]~q\,
	combout => \U_REGISTER_FILE|Mux25~5_combout\);

-- Location: FF_X45_Y15_N31
\U_REGISTER_FILE|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][6]~q\);

-- Location: LCCOMB_X45_Y15_N16
\U_REGISTER_FILE|registers[21][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[21][6]~feeder_combout\);

-- Location: FF_X45_Y15_N17
\U_REGISTER_FILE|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][6]~q\);

-- Location: LCCOMB_X45_Y15_N30
\U_REGISTER_FILE|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[21][6]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[17][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[17][6]~q\,
	datad => \U_REGISTER_FILE|registers[21][6]~q\,
	combout => \U_REGISTER_FILE|Mux25~2_combout\);

-- Location: FF_X52_Y14_N29
\U_REGISTER_FILE|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][6]~q\);

-- Location: LCCOMB_X45_Y14_N24
\U_REGISTER_FILE|registers[25][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][6]~feeder_combout\ = \U_MEMTOREG_MUX|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[6]~6_combout\,
	combout => \U_REGISTER_FILE|registers[25][6]~feeder_combout\);

-- Location: FF_X45_Y14_N25
\U_REGISTER_FILE|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][6]~q\);

-- Location: LCCOMB_X52_Y14_N28
\U_REGISTER_FILE|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~3_combout\ = (\U_REGISTER_FILE|Mux25~2_combout\ & (((\U_REGISTER_FILE|registers[29][6]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux25~2_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|registers[25][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux25~2_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[29][6]~q\,
	datad => \U_REGISTER_FILE|registers[25][6]~q\,
	combout => \U_REGISTER_FILE|Mux25~3_combout\);

-- Location: LCCOMB_X52_Y14_N18
\U_REGISTER_FILE|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux25~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux25~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux25~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux25~3_combout\,
	combout => \U_REGISTER_FILE|Mux25~6_combout\);

-- Location: LCCOMB_X52_Y14_N8
\U_REGISTER_FILE|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux25~6_combout\ & (\U_REGISTER_FILE|Mux25~8_combout\)) # (!\U_REGISTER_FILE|Mux25~6_combout\ & ((\U_REGISTER_FILE|Mux25~1_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux25~8_combout\,
	datab => \U_REGISTER_FILE|Mux25~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux25~6_combout\,
	combout => \U_REGISTER_FILE|Mux25~9_combout\);

-- Location: LCCOMB_X47_Y8_N8
\U_REGISTER_FILE|Mux25~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux25~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux25~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux25~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux25~19_combout\,
	datad => \U_REGISTER_FILE|Mux25~9_combout\,
	combout => \U_REGISTER_FILE|Mux25~20_combout\);

-- Location: FF_X47_Y8_N9
\U_REGA|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux25~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(6));

-- Location: LCCOMB_X47_Y8_N20
\U_REGA_MUX|output[6]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[6]~22_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(6)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datac => \U_PC|output\(6),
	datad => \U_REGA|output\(6),
	combout => \U_REGA_MUX|output[6]~22_combout\);

-- Location: LCCOMB_X50_Y9_N14
\U_IorD_MUX|output[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[7]~5_combout\ = (\IorD~input_o\ & ((\U_ALU_OUT|output\(7)))) # (!\IorD~input_o\ & (\U_PC|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(7),
	datab => \U_ALU_OUT|output\(7),
	datac => \IorD~input_o\,
	combout => \U_IorD_MUX|output[7]~5_combout\);

-- Location: LCCOMB_X46_Y9_N24
\U_IorD_MUX|output[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[8]~6_combout\ = (\IorD~input_o\ & (\U_ALU_OUT|output\(8))) # (!\IorD~input_o\ & ((\U_PC|output\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IorD~input_o\,
	datac => \U_ALU_OUT|output\(8),
	datad => \U_PC|output\(8),
	combout => \U_IorD_MUX|output[8]~6_combout\);

-- Location: LCCOMB_X40_Y7_N20
\U_ALU|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~0_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(10) $ (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux22~0_combout\);

-- Location: FF_X52_Y7_N29
\U_MEMORY_DATA_REG|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[7]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(7));

-- Location: LCCOMB_X52_Y10_N10
\U_MEMTOREG_MUX|output[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[7]~7_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(7))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(7),
	datac => \U_ALU_OUT|output\(7),
	datad => \MemToReg~input_o\,
	combout => \U_MEMTOREG_MUX|output[7]~7_combout\);

-- Location: FF_X50_Y11_N11
\U_REGISTER_FILE|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][7]~q\);

-- Location: LCCOMB_X50_Y11_N0
\U_REGISTER_FILE|registers[14][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[14][7]~feeder_combout\);

-- Location: FF_X50_Y11_N1
\U_REGISTER_FILE|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][7]~q\);

-- Location: LCCOMB_X50_Y11_N10
\U_REGISTER_FILE|Mux24~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[14][7]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[6][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[6][7]~q\,
	datad => \U_REGISTER_FILE|registers[14][7]~q\,
	combout => \U_REGISTER_FILE|Mux24~17_combout\);

-- Location: FF_X52_Y10_N11
\U_REGISTER_FILE|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][7]~q\);

-- Location: FF_X51_Y13_N3
\U_REGISTER_FILE|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][7]~q\);

-- Location: LCCOMB_X51_Y13_N2
\U_REGISTER_FILE|Mux24~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~18_combout\ = (\U_REGISTER_FILE|Mux24~17_combout\ & ((\U_REGISTER_FILE|registers[15][7]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux24~17_combout\ & (((\U_REGISTER_FILE|registers[7][7]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~17_combout\,
	datab => \U_REGISTER_FILE|registers[15][7]~q\,
	datac => \U_REGISTER_FILE|registers[7][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~18_combout\);

-- Location: LCCOMB_X51_Y11_N18
\U_REGISTER_FILE|registers[11][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[11][7]~feeder_combout\);

-- Location: FF_X51_Y11_N19
\U_REGISTER_FILE|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][7]~q\);

-- Location: FF_X51_Y12_N9
\U_REGISTER_FILE|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][7]~q\);

-- Location: LCCOMB_X51_Y11_N16
\U_REGISTER_FILE|registers[10][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[10][7]~feeder_combout\);

-- Location: FF_X51_Y11_N17
\U_REGISTER_FILE|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][7]~q\);

-- Location: FF_X52_Y14_N27
\U_REGISTER_FILE|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][7]~q\);

-- Location: LCCOMB_X52_Y14_N26
\U_REGISTER_FILE|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[10][7]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[2][7]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[10][7]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[2][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~10_combout\);

-- Location: LCCOMB_X51_Y12_N8
\U_REGISTER_FILE|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux24~10_combout\ & (\U_REGISTER_FILE|registers[11][7]~q\)) # (!\U_REGISTER_FILE|Mux24~10_combout\ & ((\U_REGISTER_FILE|registers[3][7]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[11][7]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[3][7]~q\,
	datad => \U_REGISTER_FILE|Mux24~10_combout\,
	combout => \U_REGISTER_FILE|Mux24~11_combout\);

-- Location: FF_X44_Y10_N15
\U_REGISTER_FILE|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][7]~q\);

-- Location: LCCOMB_X44_Y10_N28
\U_REGISTER_FILE|registers[8][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[8][7]~feeder_combout\);

-- Location: FF_X44_Y10_N29
\U_REGISTER_FILE|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][7]~q\);

-- Location: LCCOMB_X44_Y10_N14
\U_REGISTER_FILE|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[8][7]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[0][7]~q\,
	datad => \U_REGISTER_FILE|registers[8][7]~q\,
	combout => \U_REGISTER_FILE|Mux24~14_combout\);

-- Location: LCCOMB_X45_Y10_N28
\U_REGISTER_FILE|registers[1][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[1][7]~feeder_combout\);

-- Location: FF_X45_Y10_N29
\U_REGISTER_FILE|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][7]~q\);

-- Location: FF_X45_Y10_N27
\U_REGISTER_FILE|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][7]~q\);

-- Location: LCCOMB_X45_Y10_N26
\U_REGISTER_FILE|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~15_combout\ = (\U_REGISTER_FILE|Mux24~14_combout\ & (((\U_REGISTER_FILE|registers[9][7]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux24~14_combout\ & (\U_REGISTER_FILE|registers[1][7]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~14_combout\,
	datab => \U_REGISTER_FILE|registers[1][7]~q\,
	datac => \U_REGISTER_FILE|registers[9][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~15_combout\);

-- Location: LCCOMB_X47_Y12_N26
\U_REGISTER_FILE|registers[12][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[12][7]~feeder_combout\);

-- Location: FF_X47_Y12_N27
\U_REGISTER_FILE|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][7]~q\);

-- Location: FF_X46_Y15_N9
\U_REGISTER_FILE|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][7]~q\);

-- Location: LCCOMB_X46_Y15_N8
\U_REGISTER_FILE|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[12][7]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[4][7]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][7]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[4][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~12_combout\);

-- Location: FF_X46_Y13_N27
\U_REGISTER_FILE|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][7]~q\);

-- Location: LCCOMB_X46_Y13_N24
\U_REGISTER_FILE|registers[5][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[5][7]~feeder_combout\);

-- Location: FF_X46_Y13_N25
\U_REGISTER_FILE|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][7]~q\);

-- Location: LCCOMB_X46_Y13_N26
\U_REGISTER_FILE|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~13_combout\ = (\U_REGISTER_FILE|Mux24~12_combout\ & (((\U_REGISTER_FILE|registers[13][7]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux24~12_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[5][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[13][7]~q\,
	datad => \U_REGISTER_FILE|registers[5][7]~q\,
	combout => \U_REGISTER_FILE|Mux24~13_combout\);

-- Location: LCCOMB_X46_Y10_N12
\U_REGISTER_FILE|Mux24~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux24~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|Mux24~15_combout\,
	datad => \U_REGISTER_FILE|Mux24~13_combout\,
	combout => \U_REGISTER_FILE|Mux24~16_combout\);

-- Location: LCCOMB_X49_Y9_N12
\U_REGISTER_FILE|Mux24~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux24~16_combout\ & (\U_REGISTER_FILE|Mux24~18_combout\)) # (!\U_REGISTER_FILE|Mux24~16_combout\ & ((\U_REGISTER_FILE|Mux24~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~18_combout\,
	datab => \U_REGISTER_FILE|Mux24~11_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux24~16_combout\,
	combout => \U_REGISTER_FILE|Mux24~19_combout\);

-- Location: FF_X51_Y18_N13
\U_REGISTER_FILE|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][7]~q\);

-- Location: LCCOMB_X52_Y16_N0
\U_REGISTER_FILE|registers[22][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[22][7]~feeder_combout\);

-- Location: FF_X52_Y16_N1
\U_REGISTER_FILE|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][7]~q\);

-- Location: LCCOMB_X51_Y18_N12
\U_REGISTER_FILE|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[22][7]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[18][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[18][7]~q\,
	datad => \U_REGISTER_FILE|registers[22][7]~q\,
	combout => \U_REGISTER_FILE|Mux24~0_combout\);

-- Location: LCCOMB_X52_Y13_N12
\U_REGISTER_FILE|registers[23][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[23][7]~feeder_combout\);

-- Location: FF_X52_Y13_N13
\U_REGISTER_FILE|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][7]~q\);

-- Location: FF_X51_Y13_N21
\U_REGISTER_FILE|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][7]~q\);

-- Location: LCCOMB_X51_Y13_N20
\U_REGISTER_FILE|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~1_combout\ = (\U_REGISTER_FILE|Mux24~0_combout\ & ((\U_REGISTER_FILE|registers[23][7]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux24~0_combout\ & (((\U_REGISTER_FILE|registers[19][7]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~0_combout\,
	datab => \U_REGISTER_FILE|registers[23][7]~q\,
	datac => \U_REGISTER_FILE|registers[19][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~1_combout\);

-- Location: LCCOMB_X44_Y16_N8
\U_REGISTER_FILE|registers[28][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[28][7]~feeder_combout\);

-- Location: FF_X44_Y16_N9
\U_REGISTER_FILE|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][7]~q\);

-- Location: FF_X45_Y14_N11
\U_REGISTER_FILE|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][7]~q\);

-- Location: LCCOMB_X45_Y14_N10
\U_REGISTER_FILE|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[28][7]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[24][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[28][7]~q\,
	datac => \U_REGISTER_FILE|registers[24][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux24~2_combout\);

-- Location: LCCOMB_X45_Y14_N4
\U_REGISTER_FILE|registers[25][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[25][7]~feeder_combout\);

-- Location: FF_X45_Y14_N5
\U_REGISTER_FILE|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][7]~q\);

-- Location: FF_X52_Y14_N25
\U_REGISTER_FILE|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][7]~q\);

-- Location: LCCOMB_X52_Y14_N24
\U_REGISTER_FILE|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~3_combout\ = (\U_REGISTER_FILE|Mux24~2_combout\ & (((\U_REGISTER_FILE|registers[29][7]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux24~2_combout\ & (\U_REGISTER_FILE|registers[25][7]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~2_combout\,
	datab => \U_REGISTER_FILE|registers[25][7]~q\,
	datac => \U_REGISTER_FILE|registers[29][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~3_combout\);

-- Location: LCCOMB_X45_Y17_N8
\U_REGISTER_FILE|registers[17][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[17][7]~feeder_combout\);

-- Location: FF_X45_Y17_N9
\U_REGISTER_FILE|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][7]~q\);

-- Location: FF_X45_Y13_N17
\U_REGISTER_FILE|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][7]~q\);

-- Location: LCCOMB_X44_Y14_N16
\U_REGISTER_FILE|registers[20][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[20][7]~feeder_combout\);

-- Location: FF_X44_Y14_N17
\U_REGISTER_FILE|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][7]~q\);

-- Location: FF_X44_Y14_N31
\U_REGISTER_FILE|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][7]~q\);

-- Location: LCCOMB_X44_Y14_N30
\U_REGISTER_FILE|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[20][7]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[16][7]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[20][7]~q\,
	datac => \U_REGISTER_FILE|registers[16][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux24~4_combout\);

-- Location: LCCOMB_X45_Y13_N16
\U_REGISTER_FILE|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux24~4_combout\ & ((\U_REGISTER_FILE|registers[21][7]~q\))) # (!\U_REGISTER_FILE|Mux24~4_combout\ & (\U_REGISTER_FILE|registers[17][7]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[17][7]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[21][7]~q\,
	datad => \U_REGISTER_FILE|Mux24~4_combout\,
	combout => \U_REGISTER_FILE|Mux24~5_combout\);

-- Location: LCCOMB_X49_Y13_N4
\U_REGISTER_FILE|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux24~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~3_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGISTER_FILE|Mux24~5_combout\,
	combout => \U_REGISTER_FILE|Mux24~6_combout\);

-- Location: LCCOMB_X52_Y16_N10
\U_REGISTER_FILE|registers[30][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[30][7]~feeder_combout\);

-- Location: FF_X52_Y16_N11
\U_REGISTER_FILE|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][7]~q\);

-- Location: FF_X51_Y18_N19
\U_REGISTER_FILE|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][7]~q\);

-- Location: LCCOMB_X51_Y18_N18
\U_REGISTER_FILE|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[30][7]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[26][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[30][7]~q\,
	datac => \U_REGISTER_FILE|registers[26][7]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux24~7_combout\);

-- Location: FF_X51_Y14_N9
\U_REGISTER_FILE|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][7]~q\);

-- Location: LCCOMB_X52_Y17_N16
\U_REGISTER_FILE|registers[27][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][7]~feeder_combout\ = \U_MEMTOREG_MUX|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[7]~7_combout\,
	combout => \U_REGISTER_FILE|registers[27][7]~feeder_combout\);

-- Location: FF_X52_Y17_N17
\U_REGISTER_FILE|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][7]~q\);

-- Location: LCCOMB_X51_Y14_N8
\U_REGISTER_FILE|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~8_combout\ = (\U_REGISTER_FILE|Mux24~7_combout\ & (((\U_REGISTER_FILE|registers[31][7]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux24~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[27][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[31][7]~q\,
	datad => \U_REGISTER_FILE|registers[27][7]~q\,
	combout => \U_REGISTER_FILE|Mux24~8_combout\);

-- Location: LCCOMB_X49_Y13_N10
\U_REGISTER_FILE|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux24~6_combout\ & ((\U_REGISTER_FILE|Mux24~8_combout\))) # (!\U_REGISTER_FILE|Mux24~6_combout\ & (\U_REGISTER_FILE|Mux24~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux24~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux24~6_combout\,
	datad => \U_REGISTER_FILE|Mux24~8_combout\,
	combout => \U_REGISTER_FILE|Mux24~9_combout\);

-- Location: LCCOMB_X49_Y9_N24
\U_REGISTER_FILE|Mux24~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux24~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux24~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux24~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGISTER_FILE|Mux24~19_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux24~9_combout\,
	combout => \U_REGISTER_FILE|Mux24~20_combout\);

-- Location: FF_X49_Y9_N25
\U_REGA|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux24~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(7));

-- Location: IOIBUF_X26_Y0_N1
\switches[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(8),
	o => \switches[8]~input_o\);

-- Location: LCCOMB_X51_Y4_N8
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[8]~feeder_combout\ = \switches[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[8]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[8]~feeder_combout\);

-- Location: FF_X51_Y4_N9
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(8));

-- Location: FF_X52_Y4_N5
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[8]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(8));

-- Location: LCCOMB_X52_Y4_N4
\U_MEMORY|U_MUX_3x1|output[8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[8]~13_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(8))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(8),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(8),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[8]~13_combout\);

-- Location: FF_X52_Y10_N31
\U_MEMORY_DATA_REG|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[10]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(10));

-- Location: LCCOMB_X46_Y6_N24
\U_ALU|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_INSTRUCTION_REG|IR15to0\(3)) # (\U_INSTRUCTION_REG|IR15to0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux3~7_combout\);

-- Location: FF_X47_Y9_N15
\U_INSTRUCTION_REG|IR15to0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[8]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(8));

-- Location: LCCOMB_X46_Y5_N26
\U_ALU|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_INSTRUCTION_REG|IR15to0\(1))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_INSTRUCTION_REG|IR15to0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_ALU|Mux8~7_combout\);

-- Location: LCCOMB_X44_Y9_N16
\U_ALU|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~0_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(0) & !\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux30~0_combout\);

-- Location: LCCOMB_X44_Y9_N22
\U_ALU|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~6_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & !\U_INSTRUCTION_REG|IR15to0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux31~6_combout\);

-- Location: LCCOMB_X45_Y6_N24
\U_ALU|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~8_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux30~0_combout\ & \U_ALU|Mux31~6_combout\)) # (!\U_ALU|Mux8~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux8~7_combout\,
	datad => \U_ALU|Mux31~6_combout\,
	combout => \U_ALU|Mux8~8_combout\);

-- Location: LCCOMB_X45_Y6_N22
\U_ALU|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~5_combout\ = ((\U_INSTRUCTION_REG|IR15to0\(0)) # (!\U_INSTRUCTION_REG|IR15to0\(5))) # (!\U_INSTRUCTION_REG|IR15to0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux3~5_combout\);

-- Location: IOIBUF_X40_Y0_N22
\IsSigned~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IsSigned,
	o => \IsSigned~input_o\);

-- Location: LCCOMB_X49_Y4_N26
\U_REGB_MUX|output[18]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[18]~35_combout\ = (\ALUSrcB[1]~input_o\ & (\IsSigned~input_o\)) # (!\ALUSrcB[1]~input_o\ & ((!\ALUSrcB[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcB[1]~input_o\,
	datac => \IsSigned~input_o\,
	datad => \ALUSrcB[0]~input_o\,
	combout => \U_REGB_MUX|output[18]~35_combout\);

-- Location: LCCOMB_X45_Y7_N30
\U_ALU|ShiftLeft0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~41_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & !\U_INSTRUCTION_REG|IR15to0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X46_Y5_N8
\U_PC|output[9]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[9]~26_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(9))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux22~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(9),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux22~15_combout\,
	combout => \U_PC|output[9]~26_combout\);

-- Location: FF_X46_Y5_N9
\U_PC|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[9]~26_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(7),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(9));

-- Location: LCCOMB_X47_Y7_N0
\U_REGA_MUX|output[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[9]~19_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(9)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(9),
	datad => \U_REGA|output\(9),
	combout => \U_REGA_MUX|output[9]~19_combout\);

-- Location: LCCOMB_X46_Y9_N4
\U_PC|output[10]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[10]~27_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(10))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux21~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(10),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux21~9_combout\,
	combout => \U_PC|output[10]~27_combout\);

-- Location: FF_X46_Y9_N5
\U_PC|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[10]~27_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(8),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(10));

-- Location: LCCOMB_X46_Y9_N16
\U_REGA_MUX|output[10]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[10]~31_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(10)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datac => \U_PC|output\(10),
	datad => \U_REGA|output\(10),
	combout => \U_REGA_MUX|output[10]~31_combout\);

-- Location: LCCOMB_X46_Y9_N26
\U_PC|output[11]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[11]~28_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(11))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux20~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(11),
	datad => \U_ALU|Mux20~9_combout\,
	combout => \U_PC|output[11]~28_combout\);

-- Location: FF_X47_Y7_N31
\U_INSTRUCTION_REG|IR15to0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[9]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(9));

-- Location: FF_X46_Y9_N27
\U_PC|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[11]~28_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(9),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(11));

-- Location: LCCOMB_X47_Y7_N24
\U_REGA_MUX|output[11]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[11]~30_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(11)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(11),
	datad => \U_REGA|output\(11),
	combout => \U_REGA_MUX|output[11]~30_combout\);

-- Location: FF_X54_Y8_N21
\U_MEMORY_DATA_REG|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[15]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(15));

-- Location: LCCOMB_X46_Y5_N22
\U_PC|output[13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[13]~8_combout\ = (\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU_OUT|output\(13)))) # (!\U_PC_MUX|Equal0~0_combout\ & (\U_ALU|Mux18~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux18~9_combout\,
	datab => \U_ALU_OUT|output\(13),
	datad => \U_PC_MUX|Equal0~0_combout\,
	combout => \U_PC|output[13]~8_combout\);

-- Location: M9K_X53_Y8_N0
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U_MEMORY|U_MEMORY_LOGIC|ram_wen~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y7_N24
\U_MEMORY|U_MUX_3x1|output[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[11]~21_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(11),
	combout => \U_MEMORY|U_MUX_3x1|output[11]~21_combout\);

-- Location: FF_X47_Y7_N15
\U_INSTRUCTION_REG|IR15to0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(11));

-- Location: FF_X46_Y5_N23
\U_PC|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[13]~8_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(11),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(13));

-- Location: LCCOMB_X47_Y7_N26
\U_REGA_MUX|output[13]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[13]~28_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(13))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(13),
	datad => \U_PC|output\(13),
	combout => \U_REGA_MUX|output[13]~28_combout\);

-- Location: LCCOMB_X47_Y6_N24
\U_PC|output[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[14]~9_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(14))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux17~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(14),
	datab => \U_ALU|Mux17~9_combout\,
	datad => \U_PC_MUX|Equal0~0_combout\,
	combout => \U_PC|output[14]~9_combout\);

-- Location: FF_X47_Y9_N19
\U_INSTRUCTION_REG|IR15to0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[12]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(12));

-- Location: FF_X47_Y6_N25
\U_PC|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[14]~9_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(12),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(14));

-- Location: LCCOMB_X47_Y6_N14
\U_REGA_MUX|output[14]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[14]~26_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(14))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(14),
	datad => \U_PC|output\(14),
	combout => \U_REGA_MUX|output[14]~26_combout\);

-- Location: LCCOMB_X47_Y6_N2
\U_PC|output[15]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[15]~10_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(15))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux16~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(15),
	datad => \U_ALU|Mux16~8_combout\,
	combout => \U_PC|output[15]~10_combout\);

-- Location: FF_X47_Y7_N17
\U_INSTRUCTION_REG|IR15to0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[13]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(13));

-- Location: FF_X47_Y6_N3
\U_PC|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[15]~10_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(13),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(15));

-- Location: LCCOMB_X47_Y6_N16
\U_REGA_MUX|output[15]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[15]~25_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(15))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(15),
	datad => \U_PC|output\(15),
	combout => \U_REGA_MUX|output[15]~25_combout\);

-- Location: LCCOMB_X47_Y4_N16
\U_PC|output[16]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[16]~11_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(16))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux15~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(16),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux15~12_combout\,
	combout => \U_PC|output[16]~11_combout\);

-- Location: LCCOMB_X49_Y8_N16
\U_PC|output[20]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[20]~16_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(20))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux11~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(20),
	datad => \U_ALU|Mux11~10_combout\,
	combout => \U_PC|output[20]~16_combout\);

-- Location: FF_X52_Y8_N1
\U_INSTRUCTION_REG|IR25to0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[18]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(18));

-- Location: FF_X49_Y8_N17
\U_PC|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[20]~16_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(18),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(20));

-- Location: LCCOMB_X46_Y8_N12
\U_REGA_MUX|output[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[20]~15_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(20)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(20),
	datad => \U_REGA|output\(20),
	combout => \U_REGA_MUX|output[20]~15_combout\);

-- Location: LCCOMB_X47_Y5_N28
\U_REGB_MUX|output[30]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[30]~3_combout\ = (\IsSigned~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IsSigned~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(15),
	combout => \U_REGB_MUX|output[30]~3_combout\);

-- Location: LCCOMB_X47_Y5_N26
\U_REGB_MUX|output[20]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[20]~37_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(20),
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[20]~37_combout\);

-- Location: LCCOMB_X45_Y9_N18
\U_ALU|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~3_combout\ = ((!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(5) & \U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_INSTRUCTION_REG|IR15to0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux3~3_combout\);

-- Location: LCCOMB_X49_Y8_N8
\U_ALU|Result~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~39_combout\ = (\U_REGB_MUX|output[20]~37_combout\) # ((\ALUSrcA~input_o\ & ((\U_REGA|output\(20)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_REGB_MUX|output[20]~37_combout\,
	datac => \U_PC|output\(20),
	datad => \U_REGA|output\(20),
	combout => \U_ALU|Result~39_combout\);

-- Location: LCCOMB_X47_Y5_N22
\U_REGB_MUX|output[31]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[31]~4_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((\U_REGA|output\(31) & (!\ALUSrcB[0]~input_o\ & !\ALUSrcB[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(31),
	datab => \ALUSrcB[0]~input_o\,
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[31]~4_combout\);

-- Location: LCCOMB_X42_Y8_N8
\U_ALU|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~9_combout\ = (\U_REGB_MUX|output[31]~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGA_MUX|output[31]~7_combout\) # (\U_INSTRUCTION_REG|IR15to0\(0)))))) # (!\U_REGB_MUX|output[31]~4_combout\ & (\U_REGA_MUX|output[31]~7_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(0) $ (\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[31]~4_combout\,
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux0~9_combout\);

-- Location: LCCOMB_X42_Y8_N6
\U_ALU|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~16_combout\ = (\U_ALU|Mux0~9_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & \U_INSTRUCTION_REG|IR15to0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux0~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux0~16_combout\);

-- Location: LCCOMB_X51_Y6_N20
\U_PC|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[31]~feeder_combout\ = \U_PC|output[31]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[31]~0_combout\,
	combout => \U_PC|output[31]~feeder_combout\);

-- Location: LCCOMB_X47_Y4_N8
\PC_en~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_en~1_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(4) & (!\U_INSTRUCTION_REG|IR15to0\(3) & \U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \PC_en~1_combout\);

-- Location: LCCOMB_X47_Y4_N18
\PC_en~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_en~2_combout\ = (\PC_en~1_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(0) & \U_INSTRUCTION_REG|IR15to0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_en~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \PC_en~2_combout\);

-- Location: IOIBUF_X34_Y0_N29
\PCWriteCond~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCWriteCond,
	o => \PCWriteCond~input_o\);

-- Location: LCCOMB_X46_Y4_N4
\U_PC|output[31]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[31]~34_combout\ = (!\PCSource[1]~input_o\ & ((\PCWriteCond~input_o\) # (\PCWrite~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[1]~input_o\,
	datac => \PCWriteCond~input_o\,
	datad => \PCWrite~input_o\,
	combout => \U_PC|output[31]~34_combout\);

-- Location: LCCOMB_X46_Y4_N22
\U_PC|output[31]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[31]~35_combout\ = (\U_PC|output[31]~34_combout\ & ((\PCWrite~input_o\) # ((\PC_en~2_combout\) # (\PC_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCWrite~input_o\,
	datab => \PC_en~2_combout\,
	datac => \U_PC|output[31]~34_combout\,
	datad => \PC_en~0_combout\,
	combout => \U_PC|output[31]~35_combout\);

-- Location: FF_X51_Y6_N21
\U_PC|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[31]~feeder_combout\,
	asdata => \U_ALU_OUT|output\(31),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \U_PC_MUX|Equal0~0_combout\,
	ena => \U_PC|output[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(31));

-- Location: LCCOMB_X46_Y6_N8
\U_ALU|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~4_combout\ = (\U_ALU|Mux0~7_combout\ & !\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux1~4_combout\);

-- Location: LCCOMB_X46_Y6_N4
\U_ALU|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~17_combout\ = (\U_ALU|Mux1~4_combout\ & ((\ALUSrcA~input_o\ & (\U_REGA|output\(31))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(31),
	datab => \U_PC|output\(31),
	datac => \U_ALU|Mux1~4_combout\,
	datad => \ALUSrcA~input_o\,
	combout => \U_ALU|Mux0~17_combout\);

-- Location: LCCOMB_X44_Y6_N30
\U_ALU|Add0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~15_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (\U_REGB_MUX|output[31]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGB_MUX|output[31]~4_combout\,
	combout => \U_ALU|Add0~15_combout\);

-- Location: LCCOMB_X51_Y7_N26
\U_PC|output[21]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[21]~36_combout\ = (\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_PC|output[21]~36_combout\);

-- Location: LCCOMB_X50_Y8_N20
\U_PC|output[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[21]~17_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(21))) # (!\U_PC_MUX|Equal0~0_combout\ & (((\U_PC|output[21]~36_combout\ & \U_ALU|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(21),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datac => \U_PC|output[21]~36_combout\,
	datad => \U_ALU|Mux10~9_combout\,
	combout => \U_PC|output[21]~17_combout\);

-- Location: LCCOMB_X50_Y8_N26
\U_PC|output[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[21]~feeder_combout\ = \U_PC|output[21]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[21]~17_combout\,
	combout => \U_PC|output[21]~feeder_combout\);

-- Location: LCCOMB_X51_Y7_N0
\U_PC|output[22]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[22]~18_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(22))) # (!\U_PC_MUX|Equal0~0_combout\ & (((\U_PC|output[21]~36_combout\ & \U_ALU|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(22),
	datab => \U_PC|output[21]~36_combout\,
	datac => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux9~9_combout\,
	combout => \U_PC|output[22]~18_combout\);

-- Location: LCCOMB_X51_Y7_N4
\U_PC|output[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[22]~feeder_combout\ = \U_PC|output[22]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[22]~18_combout\,
	combout => \U_PC|output[22]~feeder_combout\);

-- Location: LCCOMB_X51_Y5_N24
\U_PC|output[23]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[23]~19_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(23))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux8~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(23),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux8~21_combout\,
	combout => \U_PC|output[23]~19_combout\);

-- Location: LCCOMB_X39_Y5_N24
\U_ALU|Add0~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~104_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & \U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~104_combout\);

-- Location: LCCOMB_X39_Y6_N18
\U_ALU|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_ALU|Add0~104_combout\ & (!\U_ALU|Mux3~7_combout\ & \U_INSTRUCTION_REG|IR15to0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_ALU|Add0~104_combout\,
	datac => \U_ALU|Mux3~7_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_ALU|Mux3~8_combout\);

-- Location: LCCOMB_X39_Y6_N12
\U_ALU|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~9_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux30~0_combout\ & \U_ALU|Mux31~6_combout\)) # (!\U_ALU|Mux3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~0_combout\,
	datab => \U_ALU|Mux31~6_combout\,
	datac => \U_ALU|Mux3~7_combout\,
	datad => \U_ALU|Mux3~8_combout\,
	combout => \U_ALU|Mux3~9_combout\);

-- Location: LCCOMB_X51_Y6_N14
\U_PC|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[29]~feeder_combout\ = \U_PC|output[29]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[29]~2_combout\,
	combout => \U_PC|output[29]~feeder_combout\);

-- Location: FF_X51_Y6_N15
\U_PC|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[29]~feeder_combout\,
	asdata => \U_ALU_OUT|output\(29),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \U_PC_MUX|Equal0~0_combout\,
	ena => \U_PC|output[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(29));

-- Location: LCCOMB_X51_Y6_N8
\U_REGA_MUX|output[29]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[29]~3_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(29))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(29),
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(29),
	combout => \U_REGA_MUX|output[29]~3_combout\);

-- Location: LCCOMB_X47_Y5_N10
\U_REGB_MUX|output[29]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[29]~49_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[1]~input_o\ & (!\ALUSrcB[0]~input_o\ & \U_REGA|output\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \U_REGB_MUX|output[30]~3_combout\,
	datac => \ALUSrcB[0]~input_o\,
	datad => \U_REGA|output\(29),
	combout => \U_REGB_MUX|output[29]~49_combout\);

-- Location: LCCOMB_X45_Y6_N12
\U_ALU|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_INSTRUCTION_REG|IR15to0\(0)) # (!\U_INSTRUCTION_REG|IR15to0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux3~4_combout\);

-- Location: LCCOMB_X39_Y6_N10
\U_ALU|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((!\U_ALU|Mux3~4_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[29]~3_combout\ & (\U_REGB_MUX|output[29]~49_combout\ $ (\U_ALU|Mux3~4_combout\))) # (!\U_REGA_MUX|output[29]~3_combout\ & 
-- (\U_REGB_MUX|output[29]~49_combout\ & \U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[29]~3_combout\,
	datab => \U_REGB_MUX|output[29]~49_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux2~6_combout\);

-- Location: LCCOMB_X39_Y6_N28
\U_ALU|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~7_combout\ = (\U_ALU|Mux3~3_combout\ & (!\U_ALU|Mux2~6_combout\ & ((\U_REGA_MUX|output[29]~3_combout\) # (\U_REGB_MUX|output[29]~49_combout\)))) # (!\U_ALU|Mux3~3_combout\ & (((\U_ALU|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_REGA_MUX|output[29]~3_combout\,
	datac => \U_REGB_MUX|output[29]~49_combout\,
	datad => \U_ALU|Mux2~6_combout\,
	combout => \U_ALU|Mux2~7_combout\);

-- Location: LCCOMB_X39_Y6_N30
\U_ALU|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|Mux2~6_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_ALU|Mux2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux2~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Mux2~7_combout\,
	combout => \U_ALU|Mux2~8_combout\);

-- Location: LCCOMB_X44_Y6_N24
\U_ALU|Add0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~17_combout\ = \U_REGB_MUX|output[29]~49_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGB_MUX|output[29]~49_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~17_combout\);

-- Location: LCCOMB_X49_Y5_N16
\U_REGB_MUX|output[28]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[28]~45_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[1]~input_o\ & (!\ALUSrcB[0]~input_o\ & \U_REGA|output\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_REGB_MUX|output[30]~3_combout\,
	datad => \U_REGA|output\(28),
	combout => \U_REGB_MUX|output[28]~45_combout\);

-- Location: LCCOMB_X45_Y5_N0
\U_ALU|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~18_combout\ = \U_REGB_MUX|output[28]~45_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[28]~45_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~18_combout\);

-- Location: LCCOMB_X47_Y5_N14
\U_REGB_MUX|output[27]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[27]~46_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(27),
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[27]~46_combout\);

-- Location: LCCOMB_X45_Y4_N12
\U_ALU|Add0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~19_combout\ = \U_REGB_MUX|output[27]~46_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[27]~46_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~19_combout\);

-- Location: LCCOMB_X47_Y8_N10
\U_REGB_MUX|output[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[4]~7_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(4))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGA|output\(4),
	combout => \U_REGB_MUX|output[4]~7_combout\);

-- Location: LCCOMB_X47_Y8_N2
\U_REGB_MUX|output[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[4]~8_combout\ = (\U_REGB_MUX|output[4]~7_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGB_MUX|output[4]~7_combout\,
	combout => \U_REGB_MUX|output[4]~8_combout\);

-- Location: LCCOMB_X49_Y9_N20
\U_REGB_MUX|output[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[5]~11_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(5))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_REGA|output\(5),
	combout => \U_REGB_MUX|output[5]~11_combout\);

-- Location: LCCOMB_X49_Y9_N18
\U_REGB_MUX|output[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[5]~12_combout\ = (\U_REGB_MUX|output[5]~11_combout\) # ((\ALUSrcB[1]~input_o\ & (\ALUSrcB[0]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGB_MUX|output[5]~11_combout\,
	combout => \U_REGB_MUX|output[5]~12_combout\);

-- Location: LCCOMB_X47_Y8_N0
\U_REGB_MUX|output[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[6]~9_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(6)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(6),
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_REGB_MUX|output[6]~9_combout\);

-- Location: LCCOMB_X47_Y8_N30
\U_REGB_MUX|output[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[6]~10_combout\ = (\U_REGB_MUX|output[6]~9_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGB_MUX|output[6]~9_combout\,
	combout => \U_REGB_MUX|output[6]~10_combout\);

-- Location: LCCOMB_X49_Y9_N0
\U_REGB_MUX|output[7]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[7]~13_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(7)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \U_REGA|output\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \ALUSrcB[0]~input_o\,
	combout => \U_REGB_MUX|output[7]~13_combout\);

-- Location: LCCOMB_X49_Y9_N10
\U_REGB_MUX|output[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[7]~14_combout\ = (\U_REGB_MUX|output[7]~13_combout\) # ((\ALUSrcB[1]~input_o\ & (\ALUSrcB[0]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_REGB_MUX|output[7]~13_combout\,
	combout => \U_REGB_MUX|output[7]~14_combout\);

-- Location: LCCOMB_X47_Y9_N22
\U_REGB_MUX|output[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[8]~15_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(8))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_REGA|output\(8),
	combout => \U_REGB_MUX|output[8]~15_combout\);

-- Location: LCCOMB_X47_Y9_N12
\U_REGB_MUX|output[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[8]~16_combout\ = (\U_REGB_MUX|output[8]~15_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGB_MUX|output[8]~15_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_REGB_MUX|output[8]~16_combout\);

-- Location: LCCOMB_X47_Y7_N18
\U_REGB_MUX|output[9]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[9]~19_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(9))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_REGA|output\(9),
	combout => \U_REGB_MUX|output[9]~19_combout\);

-- Location: LCCOMB_X47_Y7_N8
\U_REGB_MUX|output[9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[9]~20_combout\ = (\U_REGB_MUX|output[9]~19_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGB_MUX|output[9]~19_combout\,
	combout => \U_REGB_MUX|output[9]~20_combout\);

-- Location: LCCOMB_X47_Y9_N10
\U_REGB_MUX|output[10]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[10]~17_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(10)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_REGB_MUX|output[10]~17_combout\);

-- Location: LCCOMB_X47_Y9_N16
\U_REGB_MUX|output[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[10]~18_combout\ = (\U_REGB_MUX|output[10]~17_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_REGB_MUX|output[10]~17_combout\,
	combout => \U_REGB_MUX|output[10]~18_combout\);

-- Location: LCCOMB_X47_Y7_N20
\U_REGB_MUX|output[11]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[11]~21_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(11))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(11),
	datad => \U_REGA|output\(11),
	combout => \U_REGB_MUX|output[11]~21_combout\);

-- Location: LCCOMB_X47_Y7_N22
\U_REGB_MUX|output[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[11]~22_combout\ = (\U_REGB_MUX|output[11]~21_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_REGB_MUX|output[11]~21_combout\,
	combout => \U_REGB_MUX|output[11]~22_combout\);

-- Location: LCCOMB_X47_Y9_N0
\U_REGB_MUX|output[12]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[12]~23_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(12)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(12),
	datad => \U_INSTRUCTION_REG|IR15to0\(12),
	combout => \U_REGB_MUX|output[12]~23_combout\);

-- Location: LCCOMB_X47_Y9_N30
\U_REGB_MUX|output[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[12]~24_combout\ = (\U_REGB_MUX|output[12]~23_combout\) # ((\ALUSrcB[0]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(10) & \ALUSrcB[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_REGB_MUX|output[12]~23_combout\,
	combout => \U_REGB_MUX|output[12]~24_combout\);

-- Location: LCCOMB_X47_Y7_N6
\U_REGB_MUX|output[13]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[13]~25_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(13)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(13),
	datad => \U_INSTRUCTION_REG|IR15to0\(13),
	combout => \U_REGB_MUX|output[13]~25_combout\);

-- Location: LCCOMB_X47_Y7_N12
\U_REGB_MUX|output[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[13]~26_combout\ = (\U_REGB_MUX|output[13]~25_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(11),
	datad => \U_REGB_MUX|output[13]~25_combout\,
	combout => \U_REGB_MUX|output[13]~26_combout\);

-- Location: LCCOMB_X47_Y9_N8
\U_REGB_MUX|output[14]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[14]~27_combout\ = (\ALUSrcB[1]~input_o\ & (\ALUSrcB[0]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(12))) # (!\ALUSrcB[1]~input_o\ & (!\ALUSrcB[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcB[1]~input_o\,
	datac => \ALUSrcB[0]~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(12),
	combout => \U_REGB_MUX|output[14]~27_combout\);

-- Location: LCCOMB_X47_Y9_N2
\U_REGB_MUX|output[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[14]~28_combout\ = (\ALUSrcB[0]~input_o\ & (\U_REGB_MUX|output[14]~27_combout\)) # (!\ALUSrcB[0]~input_o\ & ((\U_REGB_MUX|output[14]~27_combout\ & (\U_REGA|output\(14))) # (!\U_REGB_MUX|output[14]~27_combout\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGB_MUX|output[14]~27_combout\,
	datac => \U_REGA|output\(14),
	datad => \U_INSTRUCTION_REG|IR15to0\(14),
	combout => \U_REGB_MUX|output[14]~28_combout\);

-- Location: LCCOMB_X47_Y5_N6
\U_REGB_MUX|output[15]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[15]~31_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(15)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(15),
	datad => \U_INSTRUCTION_REG|IR15to0\(15),
	combout => \U_REGB_MUX|output[15]~31_combout\);

-- Location: LCCOMB_X47_Y5_N12
\U_REGB_MUX|output[15]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[15]~32_combout\ = (\U_REGB_MUX|output[15]~31_combout\) # ((\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(13),
	datad => \U_REGB_MUX|output[15]~31_combout\,
	combout => \U_REGB_MUX|output[15]~32_combout\);

-- Location: LCCOMB_X47_Y5_N16
\U_REGB_MUX|output[16]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[16]~29_combout\ = (\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(14)))) # (!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(14),
	datad => \U_REGA|output\(16),
	combout => \U_REGB_MUX|output[16]~29_combout\);

-- Location: LCCOMB_X47_Y5_N30
\U_REGB_MUX|output[16]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[16]~30_combout\ = (\U_REGB_MUX|output[16]~29_combout\) # ((!\ALUSrcB[0]~input_o\ & \U_REGB_MUX|output[30]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGB_MUX|output[16]~29_combout\,
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[16]~30_combout\);

-- Location: LCCOMB_X49_Y4_N8
\U_REGB_MUX|output[17]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[17]~33_combout\ = (\ALUSrcB[1]~input_o\ & ((\IsSigned~input_o\) # (\ALUSrcB[0]~input_o\))) # (!\ALUSrcB[1]~input_o\ & ((!\ALUSrcB[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcB[1]~input_o\,
	datac => \IsSigned~input_o\,
	datad => \ALUSrcB[0]~input_o\,
	combout => \U_REGB_MUX|output[17]~33_combout\);

-- Location: LCCOMB_X46_Y8_N20
\U_REGB_MUX|output[17]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[17]~34_combout\ = (\U_REGB_MUX|output[17]~33_combout\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(15))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[17]~33_combout\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(15),
	datad => \U_REGA|output\(17),
	combout => \U_REGB_MUX|output[17]~34_combout\);

-- Location: LCCOMB_X47_Y8_N12
\U_REGB_MUX|output[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[2]~1_combout\ = (\ALUSrcB[0]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(0)) # (!\ALUSrcB[1]~input_o\))) # (!\ALUSrcB[0]~input_o\ & (\ALUSrcB[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcB[0]~input_o\,
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGB_MUX|output[2]~1_combout\);

-- Location: LCCOMB_X47_Y8_N6
\U_REGB_MUX|output[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[2]~2_combout\ = (\ALUSrcB[0]~input_o\ & (((\U_REGB_MUX|output[2]~1_combout\)))) # (!\ALUSrcB[0]~input_o\ & ((\U_REGB_MUX|output[2]~1_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGB_MUX|output[2]~1_combout\ & 
-- (\U_REGA|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(2),
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGB_MUX|output[2]~1_combout\,
	combout => \U_REGB_MUX|output[2]~2_combout\);

-- Location: LCCOMB_X49_Y9_N8
\U_REGB_MUX|output[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[3]~5_combout\ = (!\ALUSrcB[0]~input_o\ & ((\ALUSrcB[1]~input_o\ & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\ALUSrcB[1]~input_o\ & ((\U_REGA|output\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGA|output\(3),
	combout => \U_REGB_MUX|output[3]~5_combout\);

-- Location: LCCOMB_X49_Y9_N22
\U_REGB_MUX|output[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[3]~6_combout\ = (\U_REGB_MUX|output[3]~5_combout\) # ((\ALUSrcB[1]~input_o\ & (\ALUSrcB[0]~input_o\ & \U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_REGB_MUX|output[3]~5_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGB_MUX|output[3]~6_combout\);

-- Location: DSPMULT_X48_Y8_N0
\U_ALU|Mult0|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \U_ALU|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \U_ALU|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y8_N2
\U_ALU|Mult0|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X46_Y8_N10
\U_ALU|Result~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~36_combout\ = (\U_REGB_MUX|output[17]~34_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(17))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[17]~34_combout\,
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(17),
	datad => \U_PC|output\(17),
	combout => \U_ALU|Result~36_combout\);

-- Location: LCCOMB_X43_Y8_N30
\U_ALU|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~1_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(5) & \U_INSTRUCTION_REG|IR15to0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux8~1_combout\);

-- Location: LCCOMB_X46_Y6_N2
\U_ALU|ShiftRight1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~29_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\ALUSrcA~input_o\ & (\U_REGA|output\(31))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(31),
	datab => \ALUSrcA~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_PC|output\(31),
	combout => \U_ALU|ShiftRight1~29_combout\);

-- Location: LCCOMB_X38_Y7_N12
\U_ALU|ShiftRight0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~26_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6)) # ((\U_REGA_MUX|output[27]~4_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[25]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[25]~9_combout\,
	datad => \U_REGA_MUX|output[27]~4_combout\,
	combout => \U_ALU|ShiftRight0~26_combout\);

-- Location: LCCOMB_X38_Y7_N10
\U_ALU|ShiftRight0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~27_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_ALU|ShiftRight0~26_combout\ & ((\U_REGA_MUX|output[28]~5_combout\))) # (!\U_ALU|ShiftRight0~26_combout\ & (\U_REGA_MUX|output[26]~6_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & 
-- (((\U_ALU|ShiftRight0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_REGA_MUX|output[26]~6_combout\,
	datac => \U_REGA_MUX|output[28]~5_combout\,
	datad => \U_ALU|ShiftRight0~26_combout\,
	combout => \U_ALU|ShiftRight0~27_combout\);

-- Location: LCCOMB_X43_Y6_N16
\U_ALU|ShiftRight0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~20_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(8) & !\U_INSTRUCTION_REG|IR15to0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight0~20_combout\);

-- Location: LCCOMB_X42_Y6_N20
\U_ALU|ShiftRight1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~21_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_ALU|ShiftRight0~20_combout\ & ((\U_REGA_MUX|output[30]~8_combout\))) # (!\U_ALU|ShiftRight0~20_combout\ & 
-- (\U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[30]~8_combout\,
	datad => \U_ALU|ShiftRight0~20_combout\,
	combout => \U_ALU|ShiftRight1~21_combout\);

-- Location: LCCOMB_X42_Y6_N18
\U_ALU|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(10) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & 
-- ((\U_ALU|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight1~21_combout\,
	combout => \U_ALU|Mux1~6_combout\);

-- Location: LCCOMB_X39_Y7_N4
\U_ALU|ShiftLeft0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~44_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & \U_INSTRUCTION_REG|IR15to0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X39_Y7_N14
\U_ALU|ShiftLeft0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~83_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[15]~25_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[16]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[15]~25_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[16]~27_combout\,
	combout => \U_ALU|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X39_Y7_N0
\U_ALU|ShiftLeft0~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~146_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(6) & (!\U_INSTRUCTION_REG|IR15to0\(7) & \U_REGA_MUX|output[18]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[18]~16_combout\,
	combout => \U_ALU|ShiftLeft0~146_combout\);

-- Location: LCCOMB_X39_Y7_N24
\U_ALU|ShiftLeft0~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~84_combout\ = (\U_ALU|ShiftLeft0~83_combout\) # ((\U_ALU|ShiftLeft0~146_combout\) # ((\U_REGA_MUX|output[17]~24_combout\ & \U_ALU|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_ALU|ShiftLeft0~44_combout\,
	datac => \U_ALU|ShiftLeft0~83_combout\,
	datad => \U_ALU|ShiftLeft0~146_combout\,
	combout => \U_ALU|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X42_Y7_N24
\U_ALU|ShiftLeft0~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~141_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[22]~11_combout\ & !\U_INSTRUCTION_REG|IR15to0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[22]~11_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftLeft0~141_combout\);

-- Location: LCCOMB_X42_Y7_N28
\U_ALU|ShiftLeft0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~85_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[19]~14_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[20]~15_combout\,
	datad => \U_REGA_MUX|output[19]~14_combout\,
	combout => \U_ALU|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X42_Y7_N6
\U_ALU|ShiftLeft0~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~86_combout\ = (\U_ALU|ShiftLeft0~141_combout\) # ((\U_ALU|ShiftLeft0~85_combout\) # ((\U_REGA_MUX|output[21]~13_combout\ & \U_ALU|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[21]~13_combout\,
	datab => \U_ALU|ShiftLeft0~141_combout\,
	datac => \U_ALU|ShiftLeft0~44_combout\,
	datad => \U_ALU|ShiftLeft0~85_combout\,
	combout => \U_ALU|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X42_Y7_N16
\U_ALU|ShiftLeft0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~87_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~84_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~84_combout\,
	datad => \U_ALU|ShiftLeft0~86_combout\,
	combout => \U_ALU|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X44_Y6_N22
\U_ALU|ShiftLeft0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~76_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[29]~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[30]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[29]~3_combout\,
	datad => \U_REGA_MUX|output[30]~8_combout\,
	combout => \U_ALU|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X41_Y7_N4
\U_ALU|ShiftLeft0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~77_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[27]~4_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[28]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[27]~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[28]~5_combout\,
	combout => \U_ALU|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X43_Y6_N10
\U_ALU|ShiftLeft0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~78_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~76_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_ALU|ShiftLeft0~76_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftLeft0~77_combout\,
	combout => \U_ALU|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X45_Y7_N14
\U_ALU|ShiftLeft0~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~80_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[25]~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[26]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGA_MUX|output[26]~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[25]~9_combout\,
	combout => \U_ALU|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X45_Y7_N16
\U_ALU|ShiftLeft0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~79_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[23]~10_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[24]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_REGA_MUX|output[23]~10_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[24]~12_combout\,
	combout => \U_ALU|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X45_Y7_N26
\U_ALU|ShiftLeft0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~81_combout\ = (\U_ALU|ShiftLeft0~79_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftLeft0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftLeft0~80_combout\,
	datad => \U_ALU|ShiftLeft0~79_combout\,
	combout => \U_ALU|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X43_Y6_N12
\U_ALU|ShiftLeft0~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~82_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftLeft0~78_combout\) # ((\U_ALU|ShiftLeft0~81_combout\ & \U_INSTRUCTION_REG|IR15to0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~78_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~81_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X43_Y6_N2
\U_ALU|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~7_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|ShiftLeft0~82_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftLeft0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~87_combout\,
	datad => \U_ALU|ShiftLeft0~82_combout\,
	combout => \U_ALU|Mux1~7_combout\);

-- Location: LCCOMB_X43_Y6_N8
\U_ALU|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & (\U_INSTRUCTION_REG|IR15to0\(1))) # (!\U_INSTRUCTION_REG|IR15to0\(10) & ((\U_ALU|Mux1~7_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(1) & \U_ALU|ShiftRight0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_ALU|ShiftRight0~74_combout\,
	datad => \U_ALU|Mux1~7_combout\,
	combout => \U_ALU|Mux1~8_combout\);

-- Location: LCCOMB_X42_Y9_N8
\U_ALU|ShiftLeft0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~68_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[3]~23_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[4]~18_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- (((\U_INSTRUCTION_REG|IR15to0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[4]~18_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[3]~23_combout\,
	combout => \U_ALU|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X42_Y9_N14
\U_ALU|ShiftLeft0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~69_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (((\U_ALU|ShiftLeft0~68_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftLeft0~68_combout\ & (\U_REGA_MUX|output[5]~17_combout\)) # (!\U_ALU|ShiftLeft0~68_combout\ & 
-- ((\U_REGA_MUX|output[6]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[5]~17_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftLeft0~68_combout\,
	datad => \U_REGA_MUX|output[6]~22_combout\,
	combout => \U_ALU|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X45_Y8_N20
\U_ALU|ShiftLeft0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~38_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[0]~2_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[1]~1_combout\,
	datad => \U_REGA_MUX|output[0]~2_combout\,
	combout => \U_ALU|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X43_Y6_N0
\U_ALU|ShiftLeft0~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~144_combout\ = (\U_ALU|ShiftLeft0~38_combout\) # ((\U_REGA_MUX|output[2]~0_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(7) & !\U_INSTRUCTION_REG|IR15to0\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~38_combout\,
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~144_combout\);

-- Location: LCCOMB_X43_Y6_N14
\U_ALU|ShiftLeft0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~70_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~144_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~69_combout\,
	datad => \U_ALU|ShiftLeft0~144_combout\,
	combout => \U_ALU|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X45_Y7_N20
\U_ALU|ShiftLeft0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~39_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & !\U_INSTRUCTION_REG|IR15to0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X42_Y9_N16
\U_ALU|ShiftLeft0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~71_combout\ = (\U_REGA_MUX|output[10]~31_combout\ & ((\U_ALU|ShiftLeft0~39_combout\) # ((\U_REGA_MUX|output[9]~19_combout\ & \U_ALU|ShiftLeft0~44_combout\)))) # (!\U_REGA_MUX|output[10]~31_combout\ & (((\U_REGA_MUX|output[9]~19_combout\ 
-- & \U_ALU|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[9]~19_combout\,
	datad => \U_ALU|ShiftLeft0~44_combout\,
	combout => \U_ALU|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X39_Y9_N16
\U_ALU|ShiftLeft0~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~142_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & \U_REGA_MUX|output[14]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[14]~26_combout\,
	combout => \U_ALU|ShiftLeft0~142_combout\);

-- Location: LCCOMB_X39_Y9_N20
\U_ALU|ShiftLeft0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~73_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[11]~30_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[12]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[12]~29_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[11]~30_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X39_Y9_N30
\U_ALU|ShiftLeft0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~74_combout\ = (\U_ALU|ShiftLeft0~142_combout\) # ((\U_ALU|ShiftLeft0~73_combout\) # ((\U_ALU|ShiftLeft0~44_combout\ & \U_REGA_MUX|output[13]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~44_combout\,
	datab => \U_ALU|ShiftLeft0~142_combout\,
	datac => \U_REGA_MUX|output[13]~28_combout\,
	datad => \U_ALU|ShiftLeft0~73_combout\,
	combout => \U_ALU|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X42_Y9_N2
\U_ALU|ShiftLeft0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~72_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[7]~21_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[8]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[7]~21_combout\,
	datad => \U_REGA_MUX|output[8]~20_combout\,
	combout => \U_ALU|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X42_Y9_N6
\U_ALU|ShiftLeft0~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~145_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~71_combout\) # ((\U_ALU|ShiftLeft0~72_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~71_combout\,
	datac => \U_ALU|ShiftLeft0~74_combout\,
	datad => \U_ALU|ShiftLeft0~72_combout\,
	combout => \U_ALU|ShiftLeft0~145_combout\);

-- Location: LCCOMB_X43_Y6_N24
\U_ALU|ShiftLeft0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~75_combout\ = (\U_ALU|ShiftLeft0~70_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftLeft0~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~70_combout\,
	datad => \U_ALU|ShiftLeft0~145_combout\,
	combout => \U_ALU|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X43_Y6_N30
\U_ALU|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~9_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(10) & (!\U_ALU|Mux1~8_combout\ & \U_ALU|ShiftLeft0~75_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(10) & (\U_ALU|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_ALU|Mux1~8_combout\,
	datad => \U_ALU|ShiftLeft0~75_combout\,
	combout => \U_ALU|Mux1~9_combout\);

-- Location: LCCOMB_X44_Y6_N20
\U_ALU|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~10_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(5) & ((\U_ALU|Mux1~9_combout\) # ((\U_ALU|Add0~104_combout\ & \U_ALU|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~104_combout\,
	datab => \U_ALU|Mux1~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_ALU|Mux1~9_combout\,
	combout => \U_ALU|Mux1~10_combout\);

-- Location: LCCOMB_X44_Y6_N12
\U_ALU|Add0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~97_combout\ = ((\U_REGA_MUX|output[29]~3_combout\ $ (\U_ALU|Add0~17_combout\ $ (!\U_ALU|Add0~96\)))) # (GND)
-- \U_ALU|Add0~98\ = CARRY((\U_REGA_MUX|output[29]~3_combout\ & ((\U_ALU|Add0~17_combout\) # (!\U_ALU|Add0~96\))) # (!\U_REGA_MUX|output[29]~3_combout\ & (\U_ALU|Add0~17_combout\ & !\U_ALU|Add0~96\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[29]~3_combout\,
	datab => \U_ALU|Add0~17_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~96\,
	combout => \U_ALU|Add0~97_combout\,
	cout => \U_ALU|Add0~98\);

-- Location: LCCOMB_X44_Y6_N14
\U_ALU|Add0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~99_combout\ = (\U_ALU|Add0~16_combout\ & ((\U_REGA_MUX|output[30]~8_combout\ & (\U_ALU|Add0~98\ & VCC)) # (!\U_REGA_MUX|output[30]~8_combout\ & (!\U_ALU|Add0~98\)))) # (!\U_ALU|Add0~16_combout\ & ((\U_REGA_MUX|output[30]~8_combout\ & 
-- (!\U_ALU|Add0~98\)) # (!\U_REGA_MUX|output[30]~8_combout\ & ((\U_ALU|Add0~98\) # (GND)))))
-- \U_ALU|Add0~100\ = CARRY((\U_ALU|Add0~16_combout\ & (!\U_REGA_MUX|output[30]~8_combout\ & !\U_ALU|Add0~98\)) # (!\U_ALU|Add0~16_combout\ & ((!\U_ALU|Add0~98\) # (!\U_REGA_MUX|output[30]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~16_combout\,
	datab => \U_REGA_MUX|output[30]~8_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~98\,
	combout => \U_ALU|Add0~99_combout\,
	cout => \U_ALU|Add0~100\);

-- Location: LCCOMB_X45_Y6_N6
\U_ALU|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~13_combout\ = (\U_ALU|Mux1~10_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(5) & \U_ALU|Add0~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_ALU|Mux1~10_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_ALU|Add0~99_combout\,
	combout => \U_ALU|Mux1~13_combout\);

-- Location: LCCOMB_X46_Y6_N12
\U_ALU|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~5_combout\ = (\U_REGA_MUX|output[30]~8_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_INSTRUCTION_REG|IR15to0\(0)) # (\U_REGB_MUX|output[30]~48_combout\))))) # (!\U_REGA_MUX|output[30]~8_combout\ & (\U_REGB_MUX|output[30]~48_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(0) $ (\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[30]~8_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGB_MUX|output[30]~48_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux1~5_combout\);

-- Location: LCCOMB_X46_Y6_N26
\U_ALU|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(5) & ((\U_ALU|Mux1~5_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_ALU|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_ALU|Mux1~13_combout\,
	datad => \U_ALU|Mux1~5_combout\,
	combout => \U_ALU|Mux1~14_combout\);

-- Location: LCCOMB_X46_Y6_N18
\U_ALU|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~11_combout\ = (\U_REGA_MUX|output[30]~8_combout\ & ((\U_ALU|Mux1~4_combout\) # ((\U_ALU|Mux1~14_combout\ & !\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGA_MUX|output[30]~8_combout\ & (((\U_ALU|Mux1~14_combout\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[30]~8_combout\,
	datab => \U_ALU|Mux1~4_combout\,
	datac => \U_ALU|Mux1~14_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_ALU|Mux1~11_combout\);

-- Location: DSPMULT_X48_Y9_N0
\U_ALU|Mult1|auto_generated|mac_mult1\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \U_ALU|Mult1|auto_generated|mac_mult1_DATAA_bus\,
	datab => \U_ALU|Mult1|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult1|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y9_N2
\U_ALU|Mult1|auto_generated|mac_out2\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult1|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y4_N0
\U_REGB_MUX|output[18]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[18]~36_combout\ = (\U_REGB_MUX|output[18]~35_combout\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(15)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \U_REGB_MUX|output[18]~35_combout\,
	datac => \U_REGA|output\(18),
	datad => \U_INSTRUCTION_REG|IR15to0\(15),
	combout => \U_REGB_MUX|output[18]~36_combout\);

-- Location: LCCOMB_X47_Y5_N8
\U_REGB_MUX|output[21]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[21]~39_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGB_MUX|output[30]~3_combout\,
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_REGA|output\(21),
	combout => \U_REGB_MUX|output[21]~39_combout\);

-- Location: LCCOMB_X47_Y5_N18
\U_REGB_MUX|output[22]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[22]~40_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(22),
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[22]~40_combout\);

-- Location: LCCOMB_X51_Y5_N16
\U_REGB_MUX|output[23]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[23]~42_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(23),
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[23]~42_combout\);

-- Location: LCCOMB_X47_Y5_N0
\U_REGB_MUX|output[24]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[24]~41_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(24),
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[24]~41_combout\);

-- Location: LCCOMB_X47_Y5_N4
\U_REGB_MUX|output[25]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[25]~44_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (!\ALUSrcB[1]~input_o\ & \U_REGA|output\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGB_MUX|output[30]~3_combout\,
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_REGA|output\(25),
	combout => \U_REGB_MUX|output[25]~44_combout\);

-- Location: LCCOMB_X47_Y5_N2
\U_REGB_MUX|output[26]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[26]~43_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (\U_REGA|output\(26) & !\ALUSrcB[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGA|output\(26),
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[26]~43_combout\);

-- Location: DSPMULT_X48_Y4_N0
\U_ALU|Mult1|auto_generated|mac_mult3\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \U_ALU|Mult1|auto_generated|mac_mult3_DATAA_bus\,
	datab => \U_ALU|Mult1|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult1|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y4_N2
\U_ALU|Mult1|auto_generated|mac_out4\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult1|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPMULT_X48_Y6_N0
\U_ALU|Mult1|auto_generated|mac_mult5\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \U_ALU|Mult1|auto_generated|mac_mult5_DATAA_bus\,
	datab => \U_ALU|Mult1|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult1|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y6_N2
\U_ALU|Mult1|auto_generated|mac_out6\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult1|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y6_N0
\U_ALU|Mult1|auto_generated|op_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~0_combout\ = (\U_ALU|Mult1|auto_generated|mac_out6~dataout\ & (\U_ALU|Mult1|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\U_ALU|Mult1|auto_generated|mac_out6~dataout\ & (\U_ALU|Mult1|auto_generated|mac_out4~dataout\ & 
-- VCC))
-- \U_ALU|Mult1|auto_generated|op_2~1\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out6~dataout\ & \U_ALU|Mult1|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6~dataout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \U_ALU|Mult1|auto_generated|op_2~0_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~1\);

-- Location: LCCOMB_X49_Y6_N2
\U_ALU|Mult1|auto_generated|op_2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~2_combout\ = (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & (\U_ALU|Mult1|auto_generated|op_2~1\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\U_ALU|Mult1|auto_generated|op_2~1\)))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & (!\U_ALU|Mult1|auto_generated|op_2~1\)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & 
-- ((\U_ALU|Mult1|auto_generated|op_2~1\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_2~3\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\ & !\U_ALU|Mult1|auto_generated|op_2~1\)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_2~1\) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT1\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~1\,
	combout => \U_ALU|Mult1|auto_generated|op_2~2_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~3\);

-- Location: LCCOMB_X49_Y6_N4
\U_ALU|Mult1|auto_generated|op_2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~4_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ $ (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ $ (!\U_ALU|Mult1|auto_generated|op_2~3\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_2~5\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT2\) # (!\U_ALU|Mult1|auto_generated|op_2~3\))) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT2\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT2\ & !\U_ALU|Mult1|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT2\,
	datab => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~3\,
	combout => \U_ALU|Mult1|auto_generated|op_2~4_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~5\);

-- Location: LCCOMB_X49_Y6_N6
\U_ALU|Mult1|auto_generated|op_2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~6_combout\ = (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & (\U_ALU|Mult1|auto_generated|op_2~5\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- (!\U_ALU|Mult1|auto_generated|op_2~5\)))) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & (!\U_ALU|Mult1|auto_generated|op_2~5\)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & 
-- ((\U_ALU|Mult1|auto_generated|op_2~5\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_2~7\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\ & !\U_ALU|Mult1|auto_generated|op_2~5\)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_2~5\) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT3\,
	datab => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT3\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~5\,
	combout => \U_ALU|Mult1|auto_generated|op_2~6_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~7\);

-- Location: LCCOMB_X49_Y6_N8
\U_ALU|Mult1|auto_generated|op_2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~8_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ $ (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ $ (!\U_ALU|Mult1|auto_generated|op_2~7\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_2~9\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT4\) # (!\U_ALU|Mult1|auto_generated|op_2~7\))) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT4\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT4\ & !\U_ALU|Mult1|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT4\,
	datab => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~7\,
	combout => \U_ALU|Mult1|auto_generated|op_2~8_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~9\);

-- Location: LCCOMB_X49_Y6_N10
\U_ALU|Mult1|auto_generated|op_2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~10_combout\ = (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & (\U_ALU|Mult1|auto_generated|op_2~9\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\U_ALU|Mult1|auto_generated|op_2~9\)))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & (!\U_ALU|Mult1|auto_generated|op_2~9\)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & 
-- ((\U_ALU|Mult1|auto_generated|op_2~9\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_2~11\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\ & !\U_ALU|Mult1|auto_generated|op_2~9\)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_2~9\) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT5\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~9\,
	combout => \U_ALU|Mult1|auto_generated|op_2~10_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~11\);

-- Location: LCCOMB_X49_Y6_N12
\U_ALU|Mult1|auto_generated|op_2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~12_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ $ (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ $ (!\U_ALU|Mult1|auto_generated|op_2~11\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_2~13\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT6\) # (!\U_ALU|Mult1|auto_generated|op_2~11\))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT6\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT6\ & !\U_ALU|Mult1|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT6\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~11\,
	combout => \U_ALU|Mult1|auto_generated|op_2~12_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~13\);

-- Location: LCCOMB_X49_Y6_N14
\U_ALU|Mult1|auto_generated|op_2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~14_combout\ = (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & (\U_ALU|Mult1|auto_generated|op_2~13\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\U_ALU|Mult1|auto_generated|op_2~13\)))) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & (!\U_ALU|Mult1|auto_generated|op_2~13\)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\U_ALU|Mult1|auto_generated|op_2~13\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_2~15\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\ & !\U_ALU|Mult1|auto_generated|op_2~13\)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_2~13\) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT7\,
	datab => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~13\,
	combout => \U_ALU|Mult1|auto_generated|op_2~14_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~15\);

-- Location: LCCOMB_X49_Y6_N16
\U_ALU|Mult1|auto_generated|op_2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~16_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ $ (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ $ (!\U_ALU|Mult1|auto_generated|op_2~15\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_2~17\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ & ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT8\) # (!\U_ALU|Mult1|auto_generated|op_2~15\))) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT8\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT8\ & !\U_ALU|Mult1|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT8\,
	datab => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~15\,
	combout => \U_ALU|Mult1|auto_generated|op_2~16_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~17\);

-- Location: LCCOMB_X49_Y6_N18
\U_ALU|Mult1|auto_generated|op_2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~18_combout\ = (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & (\U_ALU|Mult1|auto_generated|op_2~17\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\U_ALU|Mult1|auto_generated|op_2~17\)))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & (!\U_ALU|Mult1|auto_generated|op_2~17\)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & 
-- ((\U_ALU|Mult1|auto_generated|op_2~17\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_2~19\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\ & !\U_ALU|Mult1|auto_generated|op_2~17\)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_2~17\) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT9\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~17\,
	combout => \U_ALU|Mult1|auto_generated|op_2~18_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~19\);

-- Location: LCCOMB_X49_Y6_N20
\U_ALU|Mult1|auto_generated|op_2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~20_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ $ (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ $ (!\U_ALU|Mult1|auto_generated|op_2~19\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_2~21\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT10\) # (!\U_ALU|Mult1|auto_generated|op_2~19\))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT10\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT10\ & !\U_ALU|Mult1|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT10\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~19\,
	combout => \U_ALU|Mult1|auto_generated|op_2~20_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~21\);

-- Location: LCCOMB_X49_Y6_N22
\U_ALU|Mult1|auto_generated|op_2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~22_combout\ = (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & (\U_ALU|Mult1|auto_generated|op_2~21\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\U_ALU|Mult1|auto_generated|op_2~21\)))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & (!\U_ALU|Mult1|auto_generated|op_2~21\)) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & 
-- ((\U_ALU|Mult1|auto_generated|op_2~21\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_2~23\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\ & !\U_ALU|Mult1|auto_generated|op_2~21\)) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_2~21\) # (!\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT11\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~21\,
	combout => \U_ALU|Mult1|auto_generated|op_2~22_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~23\);

-- Location: LCCOMB_X49_Y6_N24
\U_ALU|Mult1|auto_generated|op_2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~24_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ $ (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ $ (!\U_ALU|Mult1|auto_generated|op_2~23\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_2~25\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ & ((\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT12\) # (!\U_ALU|Mult1|auto_generated|op_2~23\))) # (!\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT12\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out6~DATAOUT12\ & !\U_ALU|Mult1|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT12\,
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_2~23\,
	combout => \U_ALU|Mult1|auto_generated|op_2~24_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_2~25\);

-- Location: LCCOMB_X50_Y6_N4
\U_ALU|Mult1|auto_generated|op_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~0_combout\ = (\U_ALU|Mult1|auto_generated|op_2~0_combout\ & (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # (!\U_ALU|Mult1|auto_generated|op_2~0_combout\ & (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT18\ & 
-- VCC))
-- \U_ALU|Mult1|auto_generated|op_1~1\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~0_combout\ & \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~0_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \U_ALU|Mult1|auto_generated|op_1~0_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~1\);

-- Location: LCCOMB_X50_Y6_N6
\U_ALU|Mult1|auto_generated|op_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~2_combout\ = (\U_ALU|Mult1|auto_generated|op_2~2_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & (\U_ALU|Mult1|auto_generated|op_1~1\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- (!\U_ALU|Mult1|auto_generated|op_1~1\)))) # (!\U_ALU|Mult1|auto_generated|op_2~2_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & (!\U_ALU|Mult1|auto_generated|op_1~1\)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & 
-- ((\U_ALU|Mult1|auto_generated|op_1~1\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_1~3\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~2_combout\ & (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\ & !\U_ALU|Mult1|auto_generated|op_1~1\)) # (!\U_ALU|Mult1|auto_generated|op_2~2_combout\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_1~1\) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~2_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~1\,
	combout => \U_ALU|Mult1|auto_generated|op_1~2_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~3\);

-- Location: LCCOMB_X50_Y6_N8
\U_ALU|Mult1|auto_generated|op_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~4_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ $ (\U_ALU|Mult1|auto_generated|op_2~4_combout\ $ (!\U_ALU|Mult1|auto_generated|op_1~3\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_1~5\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ & ((\U_ALU|Mult1|auto_generated|op_2~4_combout\) # (!\U_ALU|Mult1|auto_generated|op_1~3\))) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT20\ & 
-- (\U_ALU|Mult1|auto_generated|op_2~4_combout\ & !\U_ALU|Mult1|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT20\,
	datab => \U_ALU|Mult1|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~3\,
	combout => \U_ALU|Mult1|auto_generated|op_1~4_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~5\);

-- Location: LCCOMB_X50_Y6_N10
\U_ALU|Mult1|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~6_combout\ = (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\U_ALU|Mult1|auto_generated|op_2~6_combout\ & (\U_ALU|Mult1|auto_generated|op_1~5\ & VCC)) # (!\U_ALU|Mult1|auto_generated|op_2~6_combout\ & 
-- (!\U_ALU|Mult1|auto_generated|op_1~5\)))) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & ((\U_ALU|Mult1|auto_generated|op_2~6_combout\ & (!\U_ALU|Mult1|auto_generated|op_1~5\)) # (!\U_ALU|Mult1|auto_generated|op_2~6_combout\ & 
-- ((\U_ALU|Mult1|auto_generated|op_1~5\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_1~7\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & (!\U_ALU|Mult1|auto_generated|op_2~6_combout\ & !\U_ALU|Mult1|auto_generated|op_1~5\)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_1~5\) # (!\U_ALU|Mult1|auto_generated|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT21\,
	datab => \U_ALU|Mult1|auto_generated|op_2~6_combout\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~5\,
	combout => \U_ALU|Mult1|auto_generated|op_1~6_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~7\);

-- Location: LCCOMB_X50_Y6_N12
\U_ALU|Mult1|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~8_combout\ = ((\U_ALU|Mult1|auto_generated|op_2~8_combout\ $ (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ $ (!\U_ALU|Mult1|auto_generated|op_1~7\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_1~9\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~8_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT22\) # (!\U_ALU|Mult1|auto_generated|op_1~7\))) # (!\U_ALU|Mult1|auto_generated|op_2~8_combout\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT22\ & !\U_ALU|Mult1|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~8_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~7\,
	combout => \U_ALU|Mult1|auto_generated|op_1~8_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~9\);

-- Location: LCCOMB_X50_Y6_N14
\U_ALU|Mult1|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~10_combout\ = (\U_ALU|Mult1|auto_generated|op_2~10_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & (\U_ALU|Mult1|auto_generated|op_1~9\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\U_ALU|Mult1|auto_generated|op_1~9\)))) # (!\U_ALU|Mult1|auto_generated|op_2~10_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & (!\U_ALU|Mult1|auto_generated|op_1~9\)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\U_ALU|Mult1|auto_generated|op_1~9\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_1~11\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~10_combout\ & (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\ & !\U_ALU|Mult1|auto_generated|op_1~9\)) # (!\U_ALU|Mult1|auto_generated|op_2~10_combout\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_1~9\) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~10_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~9\,
	combout => \U_ALU|Mult1|auto_generated|op_1~10_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~11\);

-- Location: LCCOMB_X50_Y6_N16
\U_ALU|Mult1|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~12_combout\ = ((\U_ALU|Mult1|auto_generated|op_2~12_combout\ $ (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ $ (!\U_ALU|Mult1|auto_generated|op_1~11\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_1~13\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~12_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT24\) # (!\U_ALU|Mult1|auto_generated|op_1~11\))) # (!\U_ALU|Mult1|auto_generated|op_2~12_combout\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT24\ & !\U_ALU|Mult1|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~12_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~11\,
	combout => \U_ALU|Mult1|auto_generated|op_1~12_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~13\);

-- Location: LCCOMB_X50_Y6_N18
\U_ALU|Mult1|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~14_combout\ = (\U_ALU|Mult1|auto_generated|op_2~14_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & (\U_ALU|Mult1|auto_generated|op_1~13\ & VCC)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\U_ALU|Mult1|auto_generated|op_1~13\)))) # (!\U_ALU|Mult1|auto_generated|op_2~14_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & (!\U_ALU|Mult1|auto_generated|op_1~13\)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\U_ALU|Mult1|auto_generated|op_1~13\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_1~15\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~14_combout\ & (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\ & !\U_ALU|Mult1|auto_generated|op_1~13\)) # (!\U_ALU|Mult1|auto_generated|op_2~14_combout\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_1~13\) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~14_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~13\,
	combout => \U_ALU|Mult1|auto_generated|op_1~14_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~15\);

-- Location: LCCOMB_X50_Y6_N20
\U_ALU|Mult1|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~16_combout\ = ((\U_ALU|Mult1|auto_generated|op_2~16_combout\ $ (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ $ (!\U_ALU|Mult1|auto_generated|op_1~15\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_1~17\ = CARRY((\U_ALU|Mult1|auto_generated|op_2~16_combout\ & ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT26\) # (!\U_ALU|Mult1|auto_generated|op_1~15\))) # (!\U_ALU|Mult1|auto_generated|op_2~16_combout\ & 
-- (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT26\ & !\U_ALU|Mult1|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~16_combout\,
	datab => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~15\,
	combout => \U_ALU|Mult1|auto_generated|op_1~16_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~17\);

-- Location: LCCOMB_X50_Y6_N22
\U_ALU|Mult1|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~18_combout\ = (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\U_ALU|Mult1|auto_generated|op_2~18_combout\ & (\U_ALU|Mult1|auto_generated|op_1~17\ & VCC)) # (!\U_ALU|Mult1|auto_generated|op_2~18_combout\ & 
-- (!\U_ALU|Mult1|auto_generated|op_1~17\)))) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & ((\U_ALU|Mult1|auto_generated|op_2~18_combout\ & (!\U_ALU|Mult1|auto_generated|op_1~17\)) # (!\U_ALU|Mult1|auto_generated|op_2~18_combout\ & 
-- ((\U_ALU|Mult1|auto_generated|op_1~17\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_1~19\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & (!\U_ALU|Mult1|auto_generated|op_2~18_combout\ & !\U_ALU|Mult1|auto_generated|op_1~17\)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_1~17\) # (!\U_ALU|Mult1|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT27\,
	datab => \U_ALU|Mult1|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~17\,
	combout => \U_ALU|Mult1|auto_generated|op_1~18_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~19\);

-- Location: LCCOMB_X50_Y6_N24
\U_ALU|Mult1|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~20_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ $ (\U_ALU|Mult1|auto_generated|op_2~20_combout\ $ (!\U_ALU|Mult1|auto_generated|op_1~19\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_1~21\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ & ((\U_ALU|Mult1|auto_generated|op_2~20_combout\) # (!\U_ALU|Mult1|auto_generated|op_1~19\))) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT28\ & 
-- (\U_ALU|Mult1|auto_generated|op_2~20_combout\ & !\U_ALU|Mult1|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT28\,
	datab => \U_ALU|Mult1|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~19\,
	combout => \U_ALU|Mult1|auto_generated|op_1~20_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~21\);

-- Location: LCCOMB_X50_Y6_N26
\U_ALU|Mult1|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~22_combout\ = (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\U_ALU|Mult1|auto_generated|op_2~22_combout\ & (\U_ALU|Mult1|auto_generated|op_1~21\ & VCC)) # (!\U_ALU|Mult1|auto_generated|op_2~22_combout\ & 
-- (!\U_ALU|Mult1|auto_generated|op_1~21\)))) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & ((\U_ALU|Mult1|auto_generated|op_2~22_combout\ & (!\U_ALU|Mult1|auto_generated|op_1~21\)) # (!\U_ALU|Mult1|auto_generated|op_2~22_combout\ & 
-- ((\U_ALU|Mult1|auto_generated|op_1~21\) # (GND)))))
-- \U_ALU|Mult1|auto_generated|op_1~23\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & (!\U_ALU|Mult1|auto_generated|op_2~22_combout\ & !\U_ALU|Mult1|auto_generated|op_1~21\)) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\U_ALU|Mult1|auto_generated|op_1~21\) # (!\U_ALU|Mult1|auto_generated|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT29\,
	datab => \U_ALU|Mult1|auto_generated|op_2~22_combout\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~21\,
	combout => \U_ALU|Mult1|auto_generated|op_1~22_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~23\);

-- Location: LCCOMB_X50_Y6_N28
\U_ALU|Mult1|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~24_combout\ = ((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ $ (\U_ALU|Mult1|auto_generated|op_2~24_combout\ $ (!\U_ALU|Mult1|auto_generated|op_1~23\)))) # (GND)
-- \U_ALU|Mult1|auto_generated|op_1~25\ = CARRY((\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ & ((\U_ALU|Mult1|auto_generated|op_2~24_combout\) # (!\U_ALU|Mult1|auto_generated|op_1~23\))) # (!\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT30\ & 
-- (\U_ALU|Mult1|auto_generated|op_2~24_combout\ & !\U_ALU|Mult1|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT30\,
	datab => \U_ALU|Mult1|auto_generated|op_2~24_combout\,
	datad => VCC,
	cin => \U_ALU|Mult1|auto_generated|op_1~23\,
	combout => \U_ALU|Mult1|auto_generated|op_1~24_combout\,
	cout => \U_ALU|Mult1|auto_generated|op_1~25\);

-- Location: DSPMULT_X48_Y5_N0
\U_ALU|Mult0|auto_generated|mac_mult3\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \U_ALU|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \U_ALU|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y5_N2
\U_ALU|Mult0|auto_generated|mac_out4\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPMULT_X48_Y7_N0
\U_ALU|Mult0|auto_generated|mac_mult5\ : fiftyfivenm_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => VCC,
	dataa => \U_ALU|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \U_ALU|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPOUT_X48_Y7_N2
\U_ALU|Mult0|auto_generated|mac_out6\ : fiftyfivenm_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \U_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X49_Y7_N2
\U_ALU|Mult0|auto_generated|op_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~0_combout\ = (\U_ALU|Mult0|auto_generated|mac_out4~dataout\ & (\U_ALU|Mult0|auto_generated|mac_out6~dataout\ $ (VCC))) # (!\U_ALU|Mult0|auto_generated|mac_out4~dataout\ & (\U_ALU|Mult0|auto_generated|mac_out6~dataout\ & 
-- VCC))
-- \U_ALU|Mult0|auto_generated|op_2~1\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~dataout\ & \U_ALU|Mult0|auto_generated|mac_out6~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~dataout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~dataout\,
	datad => VCC,
	combout => \U_ALU|Mult0|auto_generated|op_2~0_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X49_Y7_N4
\U_ALU|Mult0|auto_generated|op_2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~2_combout\ = (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (\U_ALU|Mult0|auto_generated|op_2~1\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (!\U_ALU|Mult0|auto_generated|op_2~1\)))) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\U_ALU|Mult0|auto_generated|op_2~1\)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- ((\U_ALU|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_2~3\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\ & !\U_ALU|Mult0|auto_generated|op_2~1\)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_2~1\) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~1\,
	combout => \U_ALU|Mult0|auto_generated|op_2~2_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X49_Y7_N6
\U_ALU|Mult0|auto_generated|op_2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~4_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (!\U_ALU|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_2~5\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\) # (!\U_ALU|Mult0|auto_generated|op_2~3\))) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\ & !\U_ALU|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datab => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~3\,
	combout => \U_ALU|Mult0|auto_generated|op_2~4_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X49_Y7_N8
\U_ALU|Mult0|auto_generated|op_2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~6_combout\ = (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (\U_ALU|Mult0|auto_generated|op_2~5\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\U_ALU|Mult0|auto_generated|op_2~5\)))) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\U_ALU|Mult0|auto_generated|op_2~5\)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- ((\U_ALU|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_2~7\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\ & !\U_ALU|Mult0|auto_generated|op_2~5\)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_2~5\) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~5\,
	combout => \U_ALU|Mult0|auto_generated|op_2~6_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X49_Y7_N10
\U_ALU|Mult0|auto_generated|op_2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~8_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (!\U_ALU|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_2~9\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\) # (!\U_ALU|Mult0|auto_generated|op_2~7\))) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\ & !\U_ALU|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datab => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~7\,
	combout => \U_ALU|Mult0|auto_generated|op_2~8_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X49_Y7_N12
\U_ALU|Mult0|auto_generated|op_2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~10_combout\ = (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & (\U_ALU|Mult0|auto_generated|op_2~9\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- (!\U_ALU|Mult0|auto_generated|op_2~9\)))) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\U_ALU|Mult0|auto_generated|op_2~9\)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & 
-- ((\U_ALU|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_2~11\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\ & !\U_ALU|Mult0|auto_generated|op_2~9\)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_2~9\) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~9\,
	combout => \U_ALU|Mult0|auto_generated|op_2~10_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X49_Y7_N14
\U_ALU|Mult0|auto_generated|op_2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~12_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (!\U_ALU|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_2~13\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\) # (!\U_ALU|Mult0|auto_generated|op_2~11\))) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\ & !\U_ALU|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~11\,
	combout => \U_ALU|Mult0|auto_generated|op_2~12_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X49_Y7_N16
\U_ALU|Mult0|auto_generated|op_2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~14_combout\ = (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\U_ALU|Mult0|auto_generated|op_2~13\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\U_ALU|Mult0|auto_generated|op_2~13\)))) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\U_ALU|Mult0|auto_generated|op_2~13\)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- ((\U_ALU|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_2~15\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\U_ALU|Mult0|auto_generated|op_2~13\)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_2~13\) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~13\,
	combout => \U_ALU|Mult0|auto_generated|op_2~14_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X49_Y7_N18
\U_ALU|Mult0|auto_generated|op_2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~16_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\U_ALU|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_2~17\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\U_ALU|Mult0|auto_generated|op_2~15\))) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\U_ALU|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~15\,
	combout => \U_ALU|Mult0|auto_generated|op_2~16_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X49_Y7_N20
\U_ALU|Mult0|auto_generated|op_2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~18_combout\ = (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & (\U_ALU|Mult0|auto_generated|op_2~17\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\U_ALU|Mult0|auto_generated|op_2~17\)))) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\U_ALU|Mult0|auto_generated|op_2~17\)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- ((\U_ALU|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_2~19\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\ & !\U_ALU|Mult0|auto_generated|op_2~17\)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_2~17\) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~17\,
	combout => \U_ALU|Mult0|auto_generated|op_2~18_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X49_Y7_N22
\U_ALU|Mult0|auto_generated|op_2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~20_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\U_ALU|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_2~21\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\U_ALU|Mult0|auto_generated|op_2~19\))) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\U_ALU|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~19\,
	combout => \U_ALU|Mult0|auto_generated|op_2~20_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X49_Y7_N24
\U_ALU|Mult0|auto_generated|op_2~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~22_combout\ = (\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (\U_ALU|Mult0|auto_generated|op_2~21\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (!\U_ALU|Mult0|auto_generated|op_2~21\)))) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\U_ALU|Mult0|auto_generated|op_2~21\)) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- ((\U_ALU|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_2~23\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\ & !\U_ALU|Mult0|auto_generated|op_2~21\)) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_2~21\) # (!\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~21\,
	combout => \U_ALU|Mult0|auto_generated|op_2~22_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X49_Y7_N26
\U_ALU|Mult0|auto_generated|op_2~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~24_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\U_ALU|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_2~25\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\U_ALU|Mult0|auto_generated|op_2~23\))) # (!\U_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\U_ALU|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_2~23\,
	combout => \U_ALU|Mult0|auto_generated|op_2~24_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X50_Y7_N4
\U_ALU|Mult0|auto_generated|op_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~0_combout\ = (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\U_ALU|Mult0|auto_generated|op_2~0_combout\ $ (VCC))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\U_ALU|Mult0|auto_generated|op_2~0_combout\ & 
-- VCC))
-- \U_ALU|Mult0|auto_generated|op_1~1\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\ & \U_ALU|Mult0|auto_generated|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \U_ALU|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	combout => \U_ALU|Mult0|auto_generated|op_1~0_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X50_Y7_N6
\U_ALU|Mult0|auto_generated|op_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~2_combout\ = (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\U_ALU|Mult0|auto_generated|op_2~2_combout\ & (\U_ALU|Mult0|auto_generated|op_1~1\ & VCC)) # (!\U_ALU|Mult0|auto_generated|op_2~2_combout\ & 
-- (!\U_ALU|Mult0|auto_generated|op_1~1\)))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\U_ALU|Mult0|auto_generated|op_2~2_combout\ & (!\U_ALU|Mult0|auto_generated|op_1~1\)) # (!\U_ALU|Mult0|auto_generated|op_2~2_combout\ & 
-- ((\U_ALU|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_1~3\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\U_ALU|Mult0|auto_generated|op_2~2_combout\ & !\U_ALU|Mult0|auto_generated|op_1~1\)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_1~1\) # (!\U_ALU|Mult0|auto_generated|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \U_ALU|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~1\,
	combout => \U_ALU|Mult0|auto_generated|op_1~2_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X50_Y7_N8
\U_ALU|Mult0|auto_generated|op_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~4_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\U_ALU|Mult0|auto_generated|op_2~4_combout\ $ (!\U_ALU|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_1~5\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\U_ALU|Mult0|auto_generated|op_2~4_combout\) # (!\U_ALU|Mult0|auto_generated|op_1~3\))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\ & 
-- (\U_ALU|Mult0|auto_generated|op_2~4_combout\ & !\U_ALU|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \U_ALU|Mult0|auto_generated|op_2~4_combout\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~3\,
	combout => \U_ALU|Mult0|auto_generated|op_1~4_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X50_Y7_N10
\U_ALU|Mult0|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~6_combout\ = (\U_ALU|Mult0|auto_generated|op_2~6_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\U_ALU|Mult0|auto_generated|op_1~5\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\U_ALU|Mult0|auto_generated|op_1~5\)))) # (!\U_ALU|Mult0|auto_generated|op_2~6_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\U_ALU|Mult0|auto_generated|op_1~5\)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- ((\U_ALU|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_1~7\ = CARRY((\U_ALU|Mult0|auto_generated|op_2~6_combout\ & (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\U_ALU|Mult0|auto_generated|op_1~5\)) # (!\U_ALU|Mult0|auto_generated|op_2~6_combout\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_1~5\) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_2~6_combout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~5\,
	combout => \U_ALU|Mult0|auto_generated|op_1~6_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X50_Y7_N12
\U_ALU|Mult0|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~8_combout\ = ((\U_ALU|Mult0|auto_generated|op_2~8_combout\ $ (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\U_ALU|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_1~9\ = CARRY((\U_ALU|Mult0|auto_generated|op_2~8_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\U_ALU|Mult0|auto_generated|op_1~7\))) # (!\U_ALU|Mult0|auto_generated|op_2~8_combout\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\U_ALU|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_2~8_combout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~7\,
	combout => \U_ALU|Mult0|auto_generated|op_1~8_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X50_Y7_N14
\U_ALU|Mult0|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~10_combout\ = (\U_ALU|Mult0|auto_generated|op_2~10_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & (\U_ALU|Mult0|auto_generated|op_1~9\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (!\U_ALU|Mult0|auto_generated|op_1~9\)))) # (!\U_ALU|Mult0|auto_generated|op_2~10_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\U_ALU|Mult0|auto_generated|op_1~9\)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- ((\U_ALU|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_1~11\ = CARRY((\U_ALU|Mult0|auto_generated|op_2~10_combout\ & (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\ & !\U_ALU|Mult0|auto_generated|op_1~9\)) # (!\U_ALU|Mult0|auto_generated|op_2~10_combout\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_1~9\) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_2~10_combout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~9\,
	combout => \U_ALU|Mult0|auto_generated|op_1~10_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X50_Y7_N16
\U_ALU|Mult0|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~12_combout\ = ((\U_ALU|Mult0|auto_generated|op_2~12_combout\ $ (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (!\U_ALU|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_1~13\ = CARRY((\U_ALU|Mult0|auto_generated|op_2~12_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\) # (!\U_ALU|Mult0|auto_generated|op_1~11\))) # (!\U_ALU|Mult0|auto_generated|op_2~12_combout\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\ & !\U_ALU|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_2~12_combout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~11\,
	combout => \U_ALU|Mult0|auto_generated|op_1~12_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X50_Y7_N18
\U_ALU|Mult0|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~14_combout\ = (\U_ALU|Mult0|auto_generated|op_2~14_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & (\U_ALU|Mult0|auto_generated|op_1~13\ & VCC)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (!\U_ALU|Mult0|auto_generated|op_1~13\)))) # (!\U_ALU|Mult0|auto_generated|op_2~14_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\U_ALU|Mult0|auto_generated|op_1~13\)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- ((\U_ALU|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_1~15\ = CARRY((\U_ALU|Mult0|auto_generated|op_2~14_combout\ & (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\ & !\U_ALU|Mult0|auto_generated|op_1~13\)) # (!\U_ALU|Mult0|auto_generated|op_2~14_combout\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_1~13\) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_2~14_combout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~13\,
	combout => \U_ALU|Mult0|auto_generated|op_1~14_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X50_Y7_N20
\U_ALU|Mult0|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~16_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\U_ALU|Mult0|auto_generated|op_2~16_combout\ $ (!\U_ALU|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_1~17\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\U_ALU|Mult0|auto_generated|op_2~16_combout\) # (!\U_ALU|Mult0|auto_generated|op_1~15\))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- (\U_ALU|Mult0|auto_generated|op_2~16_combout\ & !\U_ALU|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \U_ALU|Mult0|auto_generated|op_2~16_combout\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~15\,
	combout => \U_ALU|Mult0|auto_generated|op_1~16_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X50_Y7_N22
\U_ALU|Mult0|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~18_combout\ = (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\U_ALU|Mult0|auto_generated|op_2~18_combout\ & (\U_ALU|Mult0|auto_generated|op_1~17\ & VCC)) # (!\U_ALU|Mult0|auto_generated|op_2~18_combout\ & 
-- (!\U_ALU|Mult0|auto_generated|op_1~17\)))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\U_ALU|Mult0|auto_generated|op_2~18_combout\ & (!\U_ALU|Mult0|auto_generated|op_1~17\)) # (!\U_ALU|Mult0|auto_generated|op_2~18_combout\ & 
-- ((\U_ALU|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_1~19\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\U_ALU|Mult0|auto_generated|op_2~18_combout\ & !\U_ALU|Mult0|auto_generated|op_1~17\)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_1~17\) # (!\U_ALU|Mult0|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \U_ALU|Mult0|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~17\,
	combout => \U_ALU|Mult0|auto_generated|op_1~18_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X50_Y7_N24
\U_ALU|Mult0|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~20_combout\ = ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\U_ALU|Mult0|auto_generated|op_2~20_combout\ $ (!\U_ALU|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_1~21\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\U_ALU|Mult0|auto_generated|op_2~20_combout\) # (!\U_ALU|Mult0|auto_generated|op_1~19\))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- (\U_ALU|Mult0|auto_generated|op_2~20_combout\ & !\U_ALU|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \U_ALU|Mult0|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~19\,
	combout => \U_ALU|Mult0|auto_generated|op_1~20_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X50_Y7_N26
\U_ALU|Mult0|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~22_combout\ = (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\U_ALU|Mult0|auto_generated|op_2~22_combout\ & (\U_ALU|Mult0|auto_generated|op_1~21\ & VCC)) # (!\U_ALU|Mult0|auto_generated|op_2~22_combout\ & 
-- (!\U_ALU|Mult0|auto_generated|op_1~21\)))) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\U_ALU|Mult0|auto_generated|op_2~22_combout\ & (!\U_ALU|Mult0|auto_generated|op_1~21\)) # (!\U_ALU|Mult0|auto_generated|op_2~22_combout\ & 
-- ((\U_ALU|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \U_ALU|Mult0|auto_generated|op_1~23\ = CARRY((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\U_ALU|Mult0|auto_generated|op_2~22_combout\ & !\U_ALU|Mult0|auto_generated|op_1~21\)) # (!\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\ & 
-- ((!\U_ALU|Mult0|auto_generated|op_1~21\) # (!\U_ALU|Mult0|auto_generated|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \U_ALU|Mult0|auto_generated|op_2~22_combout\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~21\,
	combout => \U_ALU|Mult0|auto_generated|op_1~22_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X50_Y7_N28
\U_ALU|Mult0|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~24_combout\ = ((\U_ALU|Mult0|auto_generated|op_2~24_combout\ $ (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\U_ALU|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \U_ALU|Mult0|auto_generated|op_1~25\ = CARRY((\U_ALU|Mult0|auto_generated|op_2~24_combout\ & ((\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\U_ALU|Mult0|auto_generated|op_1~23\))) # (!\U_ALU|Mult0|auto_generated|op_2~24_combout\ & 
-- (\U_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\U_ALU|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_2~24_combout\,
	datab => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \U_ALU|Mult0|auto_generated|op_1~23\,
	combout => \U_ALU|Mult0|auto_generated|op_1~24_combout\,
	cout => \U_ALU|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X51_Y6_N10
\U_ALU|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux1~12_combout\ = (\U_ALU|Mux0~7_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|op_1~24_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|op_1~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_ALU|Mult1|auto_generated|op_1~24_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mult0|auto_generated|op_1~24_combout\,
	combout => \U_ALU|Mux1~12_combout\);

-- Location: LCCOMB_X51_Y6_N0
\U_PC|output[30]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[30]~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux1~12_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux1~11_combout\,
	datad => \U_ALU|Mux1~12_combout\,
	combout => \U_PC|output[30]~1_combout\);

-- Location: LCCOMB_X51_Y6_N28
\U_PC|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[30]~feeder_combout\ = \U_PC|output[30]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[30]~1_combout\,
	combout => \U_PC|output[30]~feeder_combout\);

-- Location: FF_X51_Y6_N1
\U_ALU_OUT|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[30]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(30));

-- Location: FF_X51_Y6_N29
\U_PC|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[30]~feeder_combout\,
	asdata => \U_ALU_OUT|output\(30),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \U_PC_MUX|Equal0~0_combout\,
	ena => \U_PC|output[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(30));

-- Location: LCCOMB_X46_Y6_N22
\U_REGA_MUX|output[30]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[30]~8_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(30))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(30),
	datad => \U_PC|output\(30),
	combout => \U_REGA_MUX|output[30]~8_combout\);

-- Location: LCCOMB_X39_Y5_N18
\U_ALU|ShiftRight1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~22_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[30]~8_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[29]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[29]~3_combout\,
	datad => \U_REGA_MUX|output[30]~8_combout\,
	combout => \U_ALU|ShiftRight1~22_combout\);

-- Location: LCCOMB_X39_Y5_N12
\U_ALU|ShiftRight1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~30_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~29_combout\) # ((\U_ALU|ShiftRight1~22_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~29_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight0~27_combout\,
	datad => \U_ALU|ShiftRight1~22_combout\,
	combout => \U_ALU|ShiftRight1~30_combout\);

-- Location: LCCOMB_X39_Y5_N20
\U_ALU|ShiftRight1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~31_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight1~30_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~30_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight0~42_combout\,
	combout => \U_ALU|ShiftRight1~31_combout\);

-- Location: LCCOMB_X43_Y8_N20
\U_ALU|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~5_combout\ = \U_INSTRUCTION_REG|IR15to0\(5) $ (\U_INSTRUCTION_REG|IR15to0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux8~5_combout\);

-- Location: LCCOMB_X42_Y8_N28
\U_ALU|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(5)) # ((\U_INSTRUCTION_REG|IR15to0\(10) & \U_INSTRUCTION_REG|IR15to0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux8~6_combout\);

-- Location: LCCOMB_X45_Y8_N4
\U_ALU|Add0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~29_combout\ = \U_REGB_MUX|output[17]~34_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[17]~34_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~29_combout\);

-- Location: LCCOMB_X46_Y5_N0
\U_ALU|Add0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~30_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGB_MUX|output[16]~29_combout\) # ((!\ALUSrcB[0]~input_o\ & \U_REGB_MUX|output[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGB_MUX|output[16]~29_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_ALU|Add0~30_combout\);

-- Location: LCCOMB_X43_Y7_N10
\U_ALU|Add0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~31_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (\U_REGB_MUX|output[15]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGB_MUX|output[15]~32_combout\,
	combout => \U_ALU|Add0~31_combout\);

-- Location: LCCOMB_X43_Y7_N20
\U_ALU|Add0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~32_combout\ = \U_REGB_MUX|output[14]~28_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[14]~28_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~32_combout\);

-- Location: LCCOMB_X47_Y7_N14
\U_ALU|Add0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~33_combout\ = \U_REGB_MUX|output[13]~26_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[13]~26_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~33_combout\);

-- Location: LCCOMB_X44_Y9_N6
\U_ALU|Add0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~34_combout\ = \U_REGB_MUX|output[12]~24_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[12]~24_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~34_combout\);

-- Location: LCCOMB_X47_Y7_N30
\U_ALU|Add0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~35_combout\ = \U_REGB_MUX|output[11]~22_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[11]~22_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~35_combout\);

-- Location: LCCOMB_X45_Y9_N8
\U_ALU|Add0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~36_combout\ = \U_REGB_MUX|output[10]~18_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGB_MUX|output[10]~18_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~36_combout\);

-- Location: LCCOMB_X47_Y7_N2
\U_ALU|Add0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~37_combout\ = \U_REGB_MUX|output[9]~20_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[9]~20_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~37_combout\);

-- Location: LCCOMB_X45_Y7_N12
\U_ALU|Add0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~38_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (\U_REGB_MUX|output[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGB_MUX|output[8]~16_combout\,
	combout => \U_ALU|Add0~38_combout\);

-- Location: LCCOMB_X46_Y9_N22
\U_ALU|Add0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~39_combout\ = (!\ALUSrcB[0]~input_o\) # (!\ALUSrcB[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUSrcB[1]~input_o\,
	datad => \ALUSrcB[0]~input_o\,
	combout => \U_ALU|Add0~39_combout\);

-- Location: LCCOMB_X49_Y9_N26
\U_ALU|Add0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~40_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGB_MUX|output[7]~13_combout\) # ((!\U_ALU|Add0~39_combout\ & \U_INSTRUCTION_REG|IR15to0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_ALU|Add0~39_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_REGB_MUX|output[7]~13_combout\,
	combout => \U_ALU|Add0~40_combout\);

-- Location: LCCOMB_X46_Y8_N26
\U_ALU|Add0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~41_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGB_MUX|output[6]~9_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(4) & !\U_ALU|Add0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGB_MUX|output[6]~9_combout\,
	datad => \U_ALU|Add0~39_combout\,
	combout => \U_ALU|Add0~41_combout\);

-- Location: LCCOMB_X49_Y9_N30
\U_ALU|Add0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~42_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGB_MUX|output[5]~11_combout\) # ((!\U_ALU|Add0~39_combout\ & \U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_ALU|Add0~39_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGB_MUX|output[5]~11_combout\,
	combout => \U_ALU|Add0~42_combout\);

-- Location: LCCOMB_X47_Y8_N24
\U_ALU|Add0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~43_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGB_MUX|output[4]~7_combout\) # ((!\U_ALU|Add0~39_combout\ & \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[4]~7_combout\,
	datab => \U_ALU|Add0~39_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~43_combout\);

-- Location: LCCOMB_X49_Y9_N14
\U_ALU|Add0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~44_combout\ = (\U_REGB_MUX|output[3]~5_combout\ & (((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGB_MUX|output[3]~5_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & ((!\ALUSrcB[0]~input_o\) # (!\ALUSrcB[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[1]~input_o\,
	datab => \ALUSrcB[0]~input_o\,
	datac => \U_REGB_MUX|output[3]~5_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~44_combout\);

-- Location: LCCOMB_X47_Y8_N22
\U_ALU|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~0_combout\ = (\ALUSrcB[1]~input_o\ & (((\U_INSTRUCTION_REG|IR15to0\(2)) # (\ALUSrcB[0]~input_o\)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(2) & ((!\ALUSrcB[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(2),
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \ALUSrcB[0]~input_o\,
	combout => \U_ALU|Add0~0_combout\);

-- Location: LCCOMB_X47_Y8_N28
\U_ALU|Add0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~1_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (((\ALUSrcB[0]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(0)) # (!\U_ALU|Add0~0_combout\))) # (!\ALUSrcB[0]~input_o\ & (\U_ALU|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_ALU|Add0~0_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~1_combout\);

-- Location: LCCOMB_X44_Y8_N22
\U_ALU|Add0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~13_combout\ = (\U_ALU|Add0~1_combout\ & ((\U_REGA_MUX|output[2]~0_combout\ & (\U_ALU|Add0~12\ & VCC)) # (!\U_REGA_MUX|output[2]~0_combout\ & (!\U_ALU|Add0~12\)))) # (!\U_ALU|Add0~1_combout\ & ((\U_REGA_MUX|output[2]~0_combout\ & 
-- (!\U_ALU|Add0~12\)) # (!\U_REGA_MUX|output[2]~0_combout\ & ((\U_ALU|Add0~12\) # (GND)))))
-- \U_ALU|Add0~14\ = CARRY((\U_ALU|Add0~1_combout\ & (!\U_REGA_MUX|output[2]~0_combout\ & !\U_ALU|Add0~12\)) # (!\U_ALU|Add0~1_combout\ & ((!\U_ALU|Add0~12\) # (!\U_REGA_MUX|output[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~1_combout\,
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~12\,
	combout => \U_ALU|Add0~13_combout\,
	cout => \U_ALU|Add0~14\);

-- Location: LCCOMB_X44_Y8_N24
\U_ALU|Add0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~45_combout\ = ((\U_ALU|Add0~44_combout\ $ (\U_REGA_MUX|output[3]~23_combout\ $ (!\U_ALU|Add0~14\)))) # (GND)
-- \U_ALU|Add0~46\ = CARRY((\U_ALU|Add0~44_combout\ & ((\U_REGA_MUX|output[3]~23_combout\) # (!\U_ALU|Add0~14\))) # (!\U_ALU|Add0~44_combout\ & (\U_REGA_MUX|output[3]~23_combout\ & !\U_ALU|Add0~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~44_combout\,
	datab => \U_REGA_MUX|output[3]~23_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~14\,
	combout => \U_ALU|Add0~45_combout\,
	cout => \U_ALU|Add0~46\);

-- Location: LCCOMB_X44_Y8_N26
\U_ALU|Add0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~47_combout\ = (\U_REGA_MUX|output[4]~18_combout\ & ((\U_ALU|Add0~43_combout\ & (\U_ALU|Add0~46\ & VCC)) # (!\U_ALU|Add0~43_combout\ & (!\U_ALU|Add0~46\)))) # (!\U_REGA_MUX|output[4]~18_combout\ & ((\U_ALU|Add0~43_combout\ & (!\U_ALU|Add0~46\)) 
-- # (!\U_ALU|Add0~43_combout\ & ((\U_ALU|Add0~46\) # (GND)))))
-- \U_ALU|Add0~48\ = CARRY((\U_REGA_MUX|output[4]~18_combout\ & (!\U_ALU|Add0~43_combout\ & !\U_ALU|Add0~46\)) # (!\U_REGA_MUX|output[4]~18_combout\ & ((!\U_ALU|Add0~46\) # (!\U_ALU|Add0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[4]~18_combout\,
	datab => \U_ALU|Add0~43_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~46\,
	combout => \U_ALU|Add0~47_combout\,
	cout => \U_ALU|Add0~48\);

-- Location: LCCOMB_X44_Y8_N28
\U_ALU|Add0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~49_combout\ = ((\U_ALU|Add0~42_combout\ $ (\U_REGA_MUX|output[5]~17_combout\ $ (!\U_ALU|Add0~48\)))) # (GND)
-- \U_ALU|Add0~50\ = CARRY((\U_ALU|Add0~42_combout\ & ((\U_REGA_MUX|output[5]~17_combout\) # (!\U_ALU|Add0~48\))) # (!\U_ALU|Add0~42_combout\ & (\U_REGA_MUX|output[5]~17_combout\ & !\U_ALU|Add0~48\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~42_combout\,
	datab => \U_REGA_MUX|output[5]~17_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~48\,
	combout => \U_ALU|Add0~49_combout\,
	cout => \U_ALU|Add0~50\);

-- Location: LCCOMB_X44_Y8_N30
\U_ALU|Add0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~51_combout\ = (\U_REGA_MUX|output[6]~22_combout\ & ((\U_ALU|Add0~41_combout\ & (\U_ALU|Add0~50\ & VCC)) # (!\U_ALU|Add0~41_combout\ & (!\U_ALU|Add0~50\)))) # (!\U_REGA_MUX|output[6]~22_combout\ & ((\U_ALU|Add0~41_combout\ & (!\U_ALU|Add0~50\)) 
-- # (!\U_ALU|Add0~41_combout\ & ((\U_ALU|Add0~50\) # (GND)))))
-- \U_ALU|Add0~52\ = CARRY((\U_REGA_MUX|output[6]~22_combout\ & (!\U_ALU|Add0~41_combout\ & !\U_ALU|Add0~50\)) # (!\U_REGA_MUX|output[6]~22_combout\ & ((!\U_ALU|Add0~50\) # (!\U_ALU|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[6]~22_combout\,
	datab => \U_ALU|Add0~41_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~50\,
	combout => \U_ALU|Add0~51_combout\,
	cout => \U_ALU|Add0~52\);

-- Location: LCCOMB_X44_Y7_N0
\U_ALU|Add0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~53_combout\ = ((\U_REGA_MUX|output[7]~21_combout\ $ (\U_ALU|Add0~40_combout\ $ (!\U_ALU|Add0~52\)))) # (GND)
-- \U_ALU|Add0~54\ = CARRY((\U_REGA_MUX|output[7]~21_combout\ & ((\U_ALU|Add0~40_combout\) # (!\U_ALU|Add0~52\))) # (!\U_REGA_MUX|output[7]~21_combout\ & (\U_ALU|Add0~40_combout\ & !\U_ALU|Add0~52\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[7]~21_combout\,
	datab => \U_ALU|Add0~40_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~52\,
	combout => \U_ALU|Add0~53_combout\,
	cout => \U_ALU|Add0~54\);

-- Location: LCCOMB_X44_Y7_N2
\U_ALU|Add0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~55_combout\ = (\U_REGA_MUX|output[8]~20_combout\ & ((\U_ALU|Add0~38_combout\ & (\U_ALU|Add0~54\ & VCC)) # (!\U_ALU|Add0~38_combout\ & (!\U_ALU|Add0~54\)))) # (!\U_REGA_MUX|output[8]~20_combout\ & ((\U_ALU|Add0~38_combout\ & (!\U_ALU|Add0~54\)) 
-- # (!\U_ALU|Add0~38_combout\ & ((\U_ALU|Add0~54\) # (GND)))))
-- \U_ALU|Add0~56\ = CARRY((\U_REGA_MUX|output[8]~20_combout\ & (!\U_ALU|Add0~38_combout\ & !\U_ALU|Add0~54\)) # (!\U_REGA_MUX|output[8]~20_combout\ & ((!\U_ALU|Add0~54\) # (!\U_ALU|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[8]~20_combout\,
	datab => \U_ALU|Add0~38_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~54\,
	combout => \U_ALU|Add0~55_combout\,
	cout => \U_ALU|Add0~56\);

-- Location: LCCOMB_X44_Y7_N4
\U_ALU|Add0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~57_combout\ = ((\U_ALU|Add0~37_combout\ $ (\U_REGA_MUX|output[9]~19_combout\ $ (!\U_ALU|Add0~56\)))) # (GND)
-- \U_ALU|Add0~58\ = CARRY((\U_ALU|Add0~37_combout\ & ((\U_REGA_MUX|output[9]~19_combout\) # (!\U_ALU|Add0~56\))) # (!\U_ALU|Add0~37_combout\ & (\U_REGA_MUX|output[9]~19_combout\ & !\U_ALU|Add0~56\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~37_combout\,
	datab => \U_REGA_MUX|output[9]~19_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~56\,
	combout => \U_ALU|Add0~57_combout\,
	cout => \U_ALU|Add0~58\);

-- Location: LCCOMB_X44_Y7_N6
\U_ALU|Add0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~59_combout\ = (\U_ALU|Add0~36_combout\ & ((\U_REGA_MUX|output[10]~31_combout\ & (\U_ALU|Add0~58\ & VCC)) # (!\U_REGA_MUX|output[10]~31_combout\ & (!\U_ALU|Add0~58\)))) # (!\U_ALU|Add0~36_combout\ & ((\U_REGA_MUX|output[10]~31_combout\ & 
-- (!\U_ALU|Add0~58\)) # (!\U_REGA_MUX|output[10]~31_combout\ & ((\U_ALU|Add0~58\) # (GND)))))
-- \U_ALU|Add0~60\ = CARRY((\U_ALU|Add0~36_combout\ & (!\U_REGA_MUX|output[10]~31_combout\ & !\U_ALU|Add0~58\)) # (!\U_ALU|Add0~36_combout\ & ((!\U_ALU|Add0~58\) # (!\U_REGA_MUX|output[10]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~36_combout\,
	datab => \U_REGA_MUX|output[10]~31_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~58\,
	combout => \U_ALU|Add0~59_combout\,
	cout => \U_ALU|Add0~60\);

-- Location: LCCOMB_X44_Y7_N8
\U_ALU|Add0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~61_combout\ = ((\U_ALU|Add0~35_combout\ $ (\U_REGA_MUX|output[11]~30_combout\ $ (!\U_ALU|Add0~60\)))) # (GND)
-- \U_ALU|Add0~62\ = CARRY((\U_ALU|Add0~35_combout\ & ((\U_REGA_MUX|output[11]~30_combout\) # (!\U_ALU|Add0~60\))) # (!\U_ALU|Add0~35_combout\ & (\U_REGA_MUX|output[11]~30_combout\ & !\U_ALU|Add0~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~35_combout\,
	datab => \U_REGA_MUX|output[11]~30_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~60\,
	combout => \U_ALU|Add0~61_combout\,
	cout => \U_ALU|Add0~62\);

-- Location: LCCOMB_X44_Y7_N10
\U_ALU|Add0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~63_combout\ = (\U_ALU|Add0~34_combout\ & ((\U_REGA_MUX|output[12]~29_combout\ & (\U_ALU|Add0~62\ & VCC)) # (!\U_REGA_MUX|output[12]~29_combout\ & (!\U_ALU|Add0~62\)))) # (!\U_ALU|Add0~34_combout\ & ((\U_REGA_MUX|output[12]~29_combout\ & 
-- (!\U_ALU|Add0~62\)) # (!\U_REGA_MUX|output[12]~29_combout\ & ((\U_ALU|Add0~62\) # (GND)))))
-- \U_ALU|Add0~64\ = CARRY((\U_ALU|Add0~34_combout\ & (!\U_REGA_MUX|output[12]~29_combout\ & !\U_ALU|Add0~62\)) # (!\U_ALU|Add0~34_combout\ & ((!\U_ALU|Add0~62\) # (!\U_REGA_MUX|output[12]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~34_combout\,
	datab => \U_REGA_MUX|output[12]~29_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~62\,
	combout => \U_ALU|Add0~63_combout\,
	cout => \U_ALU|Add0~64\);

-- Location: LCCOMB_X44_Y7_N12
\U_ALU|Add0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~65_combout\ = ((\U_REGA_MUX|output[13]~28_combout\ $ (\U_ALU|Add0~33_combout\ $ (!\U_ALU|Add0~64\)))) # (GND)
-- \U_ALU|Add0~66\ = CARRY((\U_REGA_MUX|output[13]~28_combout\ & ((\U_ALU|Add0~33_combout\) # (!\U_ALU|Add0~64\))) # (!\U_REGA_MUX|output[13]~28_combout\ & (\U_ALU|Add0~33_combout\ & !\U_ALU|Add0~64\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[13]~28_combout\,
	datab => \U_ALU|Add0~33_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~64\,
	combout => \U_ALU|Add0~65_combout\,
	cout => \U_ALU|Add0~66\);

-- Location: LCCOMB_X44_Y7_N14
\U_ALU|Add0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~67_combout\ = (\U_REGA_MUX|output[14]~26_combout\ & ((\U_ALU|Add0~32_combout\ & (\U_ALU|Add0~66\ & VCC)) # (!\U_ALU|Add0~32_combout\ & (!\U_ALU|Add0~66\)))) # (!\U_REGA_MUX|output[14]~26_combout\ & ((\U_ALU|Add0~32_combout\ & 
-- (!\U_ALU|Add0~66\)) # (!\U_ALU|Add0~32_combout\ & ((\U_ALU|Add0~66\) # (GND)))))
-- \U_ALU|Add0~68\ = CARRY((\U_REGA_MUX|output[14]~26_combout\ & (!\U_ALU|Add0~32_combout\ & !\U_ALU|Add0~66\)) # (!\U_REGA_MUX|output[14]~26_combout\ & ((!\U_ALU|Add0~66\) # (!\U_ALU|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[14]~26_combout\,
	datab => \U_ALU|Add0~32_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~66\,
	combout => \U_ALU|Add0~67_combout\,
	cout => \U_ALU|Add0~68\);

-- Location: LCCOMB_X44_Y7_N16
\U_ALU|Add0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~69_combout\ = ((\U_ALU|Add0~31_combout\ $ (\U_REGA_MUX|output[15]~25_combout\ $ (!\U_ALU|Add0~68\)))) # (GND)
-- \U_ALU|Add0~70\ = CARRY((\U_ALU|Add0~31_combout\ & ((\U_REGA_MUX|output[15]~25_combout\) # (!\U_ALU|Add0~68\))) # (!\U_ALU|Add0~31_combout\ & (\U_REGA_MUX|output[15]~25_combout\ & !\U_ALU|Add0~68\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~31_combout\,
	datab => \U_REGA_MUX|output[15]~25_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~68\,
	combout => \U_ALU|Add0~69_combout\,
	cout => \U_ALU|Add0~70\);

-- Location: LCCOMB_X44_Y7_N18
\U_ALU|Add0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~71_combout\ = (\U_REGA_MUX|output[16]~27_combout\ & ((\U_ALU|Add0~30_combout\ & (\U_ALU|Add0~70\ & VCC)) # (!\U_ALU|Add0~30_combout\ & (!\U_ALU|Add0~70\)))) # (!\U_REGA_MUX|output[16]~27_combout\ & ((\U_ALU|Add0~30_combout\ & 
-- (!\U_ALU|Add0~70\)) # (!\U_ALU|Add0~30_combout\ & ((\U_ALU|Add0~70\) # (GND)))))
-- \U_ALU|Add0~72\ = CARRY((\U_REGA_MUX|output[16]~27_combout\ & (!\U_ALU|Add0~30_combout\ & !\U_ALU|Add0~70\)) # (!\U_REGA_MUX|output[16]~27_combout\ & ((!\U_ALU|Add0~70\) # (!\U_ALU|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[16]~27_combout\,
	datab => \U_ALU|Add0~30_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~70\,
	combout => \U_ALU|Add0~71_combout\,
	cout => \U_ALU|Add0~72\);

-- Location: LCCOMB_X44_Y7_N20
\U_ALU|Add0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~73_combout\ = ((\U_REGA_MUX|output[17]~24_combout\ $ (\U_ALU|Add0~29_combout\ $ (!\U_ALU|Add0~72\)))) # (GND)
-- \U_ALU|Add0~74\ = CARRY((\U_REGA_MUX|output[17]~24_combout\ & ((\U_ALU|Add0~29_combout\) # (!\U_ALU|Add0~72\))) # (!\U_REGA_MUX|output[17]~24_combout\ & (\U_ALU|Add0~29_combout\ & !\U_ALU|Add0~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_ALU|Add0~29_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~72\,
	combout => \U_ALU|Add0~73_combout\,
	cout => \U_ALU|Add0~74\);

-- Location: LCCOMB_X40_Y8_N6
\U_ALU|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10)) # (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux8~2_combout\);

-- Location: LCCOMB_X41_Y8_N10
\U_ALU|ShiftLeft0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~95_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[6]~22_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[7]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[6]~22_combout\,
	datad => \U_REGA_MUX|output[7]~21_combout\,
	combout => \U_ALU|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X42_Y8_N18
\U_ALU|ShiftLeft0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~89_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[2]~0_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[3]~23_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- (((\U_INSTRUCTION_REG|IR15to0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[3]~23_combout\,
	combout => \U_ALU|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X40_Y8_N26
\U_ALU|ShiftLeft0~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~90_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (((\U_ALU|ShiftLeft0~89_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftLeft0~89_combout\ & ((\U_REGA_MUX|output[4]~18_combout\))) # (!\U_ALU|ShiftLeft0~89_combout\ & 
-- (\U_REGA_MUX|output[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[5]~17_combout\,
	datab => \U_REGA_MUX|output[4]~18_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_ALU|ShiftLeft0~89_combout\,
	combout => \U_ALU|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X40_Y8_N12
\U_ALU|ShiftLeft0~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~94_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[8]~20_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[9]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[8]~20_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[9]~19_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X40_Y8_N28
\U_ALU|ShiftLeft0~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~130_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~90_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~95_combout\) # ((\U_ALU|ShiftLeft0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~95_combout\,
	datac => \U_ALU|ShiftLeft0~90_combout\,
	datad => \U_ALU|ShiftLeft0~94_combout\,
	combout => \U_ALU|ShiftLeft0~130_combout\);

-- Location: LCCOMB_X41_Y9_N10
\U_ALU|ShiftLeft0~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~92_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[10]~31_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[11]~30_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- (((\U_INSTRUCTION_REG|IR15to0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[11]~30_combout\,
	combout => \U_ALU|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X41_Y9_N0
\U_ALU|ShiftLeft0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~93_combout\ = (\U_ALU|ShiftLeft0~92_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(7)) # ((\U_REGA_MUX|output[12]~29_combout\)))) # (!\U_ALU|ShiftLeft0~92_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[13]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~92_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[12]~29_combout\,
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X46_Y8_N4
\U_ALU|ShiftLeft0~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~100_combout\ = (\U_ALU|ShiftLeft0~39_combout\ & ((\ALUSrcA~input_o\ & (\U_REGA|output\(17))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(17),
	datab => \ALUSrcA~input_o\,
	datac => \U_ALU|ShiftLeft0~39_combout\,
	datad => \U_PC|output\(17),
	combout => \U_ALU|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X39_Y9_N0
\U_ALU|ShiftLeft0~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~101_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[14]~26_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[15]~25_combout\,
	datad => \U_REGA_MUX|output[14]~26_combout\,
	combout => \U_ALU|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X39_Y8_N24
\U_ALU|ShiftLeft0~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~102_combout\ = (\U_ALU|ShiftLeft0~100_combout\) # ((\U_ALU|ShiftLeft0~101_combout\) # ((\U_ALU|ShiftLeft0~44_combout\ & \U_REGA_MUX|output[16]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~100_combout\,
	datab => \U_ALU|ShiftLeft0~44_combout\,
	datac => \U_ALU|ShiftLeft0~101_combout\,
	datad => \U_REGA_MUX|output[16]~27_combout\,
	combout => \U_ALU|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X40_Y8_N14
\U_ALU|ShiftLeft0~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~129_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~93_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftLeft0~93_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftLeft0~102_combout\,
	combout => \U_ALU|ShiftLeft0~129_combout\);

-- Location: LCCOMB_X40_Y8_N22
\U_ALU|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_INSTRUCTION_REG|IR15to0\(9) & !\U_INSTRUCTION_REG|IR15to0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux8~4_combout\);

-- Location: LCCOMB_X40_Y8_N24
\U_ALU|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~3_combout\ = \U_INSTRUCTION_REG|IR15to0\(10) $ (!\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux8~3_combout\);

-- Location: LCCOMB_X45_Y8_N28
\U_ALU|ShiftLeft0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~57_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[0]~2_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[1]~1_combout\,
	datad => \U_REGA_MUX|output[0]~2_combout\,
	combout => \U_ALU|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X40_Y8_N30
\U_ALU|ShiftLeft0~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~152_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~57_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(7) & !\U_INSTRUCTION_REG|IR15to0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~57_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|ShiftLeft0~152_combout\);

-- Location: LCCOMB_X39_Y5_N16
\U_ALU|ShiftRight0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~75_combout\ = (\U_ALU|ShiftRight1~22_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & \U_REGA_MUX|output[31]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftRight1~22_combout\,
	combout => \U_ALU|ShiftRight0~75_combout\);

-- Location: LCCOMB_X39_Y5_N10
\U_ALU|ShiftRight0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~43_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~75_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight0~27_combout\,
	datad => \U_ALU|ShiftRight0~75_combout\,
	combout => \U_ALU|ShiftRight0~43_combout\);

-- Location: LCCOMB_X39_Y5_N4
\U_ALU|ShiftRight0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~44_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~43_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~43_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight0~42_combout\,
	combout => \U_ALU|ShiftRight0~44_combout\);

-- Location: LCCOMB_X40_Y8_N16
\U_ALU|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~2_combout\ = (\U_ALU|Mux8~4_combout\ & (!\U_ALU|Mux8~3_combout\ & ((\U_ALU|ShiftRight0~44_combout\)))) # (!\U_ALU|Mux8~4_combout\ & ((\U_ALU|Mux8~3_combout\) # ((\U_ALU|ShiftLeft0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~4_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|ShiftLeft0~152_combout\,
	datad => \U_ALU|ShiftRight0~44_combout\,
	combout => \U_ALU|Mux14~2_combout\);

-- Location: LCCOMB_X40_Y8_N10
\U_ALU|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~3_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux14~2_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux14~2_combout\ & ((\U_ALU|ShiftLeft0~129_combout\))) # (!\U_ALU|Mux14~2_combout\ & (\U_ALU|ShiftLeft0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~2_combout\,
	datab => \U_ALU|ShiftLeft0~130_combout\,
	datac => \U_ALU|ShiftLeft0~129_combout\,
	datad => \U_ALU|Mux14~2_combout\,
	combout => \U_ALU|Mux14~3_combout\);

-- Location: LCCOMB_X43_Y8_N2
\U_ALU|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~4_combout\ = (\U_ALU|Mux8~5_combout\ & (!\U_ALU|Mux8~6_combout\)) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & (\U_ALU|Add0~73_combout\)) # (!\U_ALU|Mux8~6_combout\ & ((\U_ALU|Mux14~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~5_combout\,
	datab => \U_ALU|Mux8~6_combout\,
	datac => \U_ALU|Add0~73_combout\,
	datad => \U_ALU|Mux14~3_combout\,
	combout => \U_ALU|Mux14~4_combout\);

-- Location: LCCOMB_X43_Y8_N0
\U_ALU|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~5_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux14~4_combout\ & ((\U_ALU|ShiftRight1~31_combout\))) # (!\U_ALU|Mux14~4_combout\ & (\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|ShiftRight1~31_combout\,
	datad => \U_ALU|Mux14~4_combout\,
	combout => \U_ALU|Mux14~5_combout\);

-- Location: LCCOMB_X43_Y8_N22
\U_ALU|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~11_combout\ = (\U_ALU|Mux14~5_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(5)) # ((\U_INSTRUCTION_REG|IR15to0\(1)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(5),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Mux14~5_combout\,
	combout => \U_ALU|Mux14~11_combout\);

-- Location: LCCOMB_X43_Y8_N6
\U_ALU|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~6_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~36_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux14~11_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Result~36_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_ALU|Mux14~11_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux14~6_combout\);

-- Location: LCCOMB_X43_Y8_N24
\U_ALU|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~7_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux14~6_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[17]~24_combout\ & (\U_REGB_MUX|output[17]~34_combout\ $ (!\U_ALU|Mux14~6_combout\))) # 
-- (!\U_REGA_MUX|output[17]~24_combout\ & (\U_REGB_MUX|output[17]~34_combout\ & !\U_ALU|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_REGB_MUX|output[17]~34_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux14~6_combout\,
	combout => \U_ALU|Mux14~7_combout\);

-- Location: LCCOMB_X46_Y8_N22
\U_ALU|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~8_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[17]~24_combout\)) # (!\U_ALU|Mux8~7_combout\ & ((\U_ALU|Mux14~7_combout\))))) # (!\U_ALU|Mux8~8_combout\ & (!\U_ALU|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~8_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_REGA_MUX|output[17]~24_combout\,
	datad => \U_ALU|Mux14~7_combout\,
	combout => \U_ALU|Mux14~8_combout\);

-- Location: LCCOMB_X46_Y8_N24
\U_ALU|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux14~8_combout\ & (\U_ALU|Mult0|auto_generated|w569w\(17))) # (!\U_ALU|Mux14~8_combout\ & ((\U_ALU|Mult1|auto_generated|w513w\(17)))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & 
-- (((\U_ALU|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|w569w\(17),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux14~8_combout\,
	datad => \U_ALU|Mult1|auto_generated|w513w\(17),
	combout => \U_ALU|Mux14~9_combout\);

-- Location: LCCOMB_X46_Y8_N18
\U_ALU|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux14~10_combout\ = (\U_ALU|Mux14~9_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mux14~9_combout\,
	combout => \U_ALU|Mux14~10_combout\);

-- Location: FF_X46_Y8_N19
\U_ALU_OUT|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux14~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(17));

-- Location: LCCOMB_X46_Y8_N28
\U_PC|output[17]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[17]~13_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(17))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux14~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(17),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux14~10_combout\,
	combout => \U_PC|output[17]~13_combout\);

-- Location: FF_X46_Y8_N29
\U_PC|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[17]~13_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(15),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(17));

-- Location: LCCOMB_X46_Y8_N14
\U_REGA_MUX|output[17]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[17]~24_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(17))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(17),
	datad => \U_PC|output\(17),
	combout => \U_REGA_MUX|output[17]~24_combout\);

-- Location: LCCOMB_X45_Y4_N2
\U_ALU|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~22_combout\ = \U_REGB_MUX|output[24]~41_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGB_MUX|output[24]~41_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~22_combout\);

-- Location: LCCOMB_X44_Y6_N28
\U_ALU|Add0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~23_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (\U_REGB_MUX|output[23]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGB_MUX|output[23]~42_combout\,
	combout => \U_ALU|Add0~23_combout\);

-- Location: LCCOMB_X43_Y7_N8
\U_ALU|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~24_combout\ = \U_INSTRUCTION_REG|IR15to0\(1) $ (\U_REGB_MUX|output[22]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGB_MUX|output[22]~40_combout\,
	combout => \U_ALU|Add0~24_combout\);

-- Location: LCCOMB_X45_Y5_N22
\U_ALU|Add0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~25_combout\ = \U_REGB_MUX|output[21]~39_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[21]~39_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~25_combout\);

-- Location: LCCOMB_X47_Y7_N16
\U_ALU|Add0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~26_combout\ = \U_REGB_MUX|output[20]~37_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[20]~37_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~26_combout\);

-- Location: LCCOMB_X49_Y4_N16
\U_ALU|Add0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~27_combout\ = \U_REGB_MUX|output[19]~38_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[19]~38_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~27_combout\);

-- Location: LCCOMB_X45_Y4_N20
\U_ALU|Add0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~28_combout\ = \U_REGB_MUX|output[18]~36_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[18]~36_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~28_combout\);

-- Location: LCCOMB_X44_Y7_N22
\U_ALU|Add0~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~75_combout\ = (\U_REGA_MUX|output[18]~16_combout\ & ((\U_ALU|Add0~28_combout\ & (\U_ALU|Add0~74\ & VCC)) # (!\U_ALU|Add0~28_combout\ & (!\U_ALU|Add0~74\)))) # (!\U_REGA_MUX|output[18]~16_combout\ & ((\U_ALU|Add0~28_combout\ & 
-- (!\U_ALU|Add0~74\)) # (!\U_ALU|Add0~28_combout\ & ((\U_ALU|Add0~74\) # (GND)))))
-- \U_ALU|Add0~76\ = CARRY((\U_REGA_MUX|output[18]~16_combout\ & (!\U_ALU|Add0~28_combout\ & !\U_ALU|Add0~74\)) # (!\U_REGA_MUX|output[18]~16_combout\ & ((!\U_ALU|Add0~74\) # (!\U_ALU|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[18]~16_combout\,
	datab => \U_ALU|Add0~28_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~74\,
	combout => \U_ALU|Add0~75_combout\,
	cout => \U_ALU|Add0~76\);

-- Location: LCCOMB_X44_Y7_N24
\U_ALU|Add0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~77_combout\ = ((\U_REGA_MUX|output[19]~14_combout\ $ (\U_ALU|Add0~27_combout\ $ (!\U_ALU|Add0~76\)))) # (GND)
-- \U_ALU|Add0~78\ = CARRY((\U_REGA_MUX|output[19]~14_combout\ & ((\U_ALU|Add0~27_combout\) # (!\U_ALU|Add0~76\))) # (!\U_REGA_MUX|output[19]~14_combout\ & (\U_ALU|Add0~27_combout\ & !\U_ALU|Add0~76\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[19]~14_combout\,
	datab => \U_ALU|Add0~27_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~76\,
	combout => \U_ALU|Add0~77_combout\,
	cout => \U_ALU|Add0~78\);

-- Location: LCCOMB_X44_Y7_N26
\U_ALU|Add0~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~79_combout\ = (\U_ALU|Add0~26_combout\ & ((\U_REGA_MUX|output[20]~15_combout\ & (\U_ALU|Add0~78\ & VCC)) # (!\U_REGA_MUX|output[20]~15_combout\ & (!\U_ALU|Add0~78\)))) # (!\U_ALU|Add0~26_combout\ & ((\U_REGA_MUX|output[20]~15_combout\ & 
-- (!\U_ALU|Add0~78\)) # (!\U_REGA_MUX|output[20]~15_combout\ & ((\U_ALU|Add0~78\) # (GND)))))
-- \U_ALU|Add0~80\ = CARRY((\U_ALU|Add0~26_combout\ & (!\U_REGA_MUX|output[20]~15_combout\ & !\U_ALU|Add0~78\)) # (!\U_ALU|Add0~26_combout\ & ((!\U_ALU|Add0~78\) # (!\U_REGA_MUX|output[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~26_combout\,
	datab => \U_REGA_MUX|output[20]~15_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~78\,
	combout => \U_ALU|Add0~79_combout\,
	cout => \U_ALU|Add0~80\);

-- Location: LCCOMB_X44_Y7_N28
\U_ALU|Add0~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~81_combout\ = ((\U_REGA_MUX|output[21]~13_combout\ $ (\U_ALU|Add0~25_combout\ $ (!\U_ALU|Add0~80\)))) # (GND)
-- \U_ALU|Add0~82\ = CARRY((\U_REGA_MUX|output[21]~13_combout\ & ((\U_ALU|Add0~25_combout\) # (!\U_ALU|Add0~80\))) # (!\U_REGA_MUX|output[21]~13_combout\ & (\U_ALU|Add0~25_combout\ & !\U_ALU|Add0~80\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[21]~13_combout\,
	datab => \U_ALU|Add0~25_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~80\,
	combout => \U_ALU|Add0~81_combout\,
	cout => \U_ALU|Add0~82\);

-- Location: LCCOMB_X44_Y7_N30
\U_ALU|Add0~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~83_combout\ = (\U_ALU|Add0~24_combout\ & ((\U_REGA_MUX|output[22]~11_combout\ & (\U_ALU|Add0~82\ & VCC)) # (!\U_REGA_MUX|output[22]~11_combout\ & (!\U_ALU|Add0~82\)))) # (!\U_ALU|Add0~24_combout\ & ((\U_REGA_MUX|output[22]~11_combout\ & 
-- (!\U_ALU|Add0~82\)) # (!\U_REGA_MUX|output[22]~11_combout\ & ((\U_ALU|Add0~82\) # (GND)))))
-- \U_ALU|Add0~84\ = CARRY((\U_ALU|Add0~24_combout\ & (!\U_REGA_MUX|output[22]~11_combout\ & !\U_ALU|Add0~82\)) # (!\U_ALU|Add0~24_combout\ & ((!\U_ALU|Add0~82\) # (!\U_REGA_MUX|output[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~24_combout\,
	datab => \U_REGA_MUX|output[22]~11_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~82\,
	combout => \U_ALU|Add0~83_combout\,
	cout => \U_ALU|Add0~84\);

-- Location: LCCOMB_X44_Y6_N0
\U_ALU|Add0~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~85_combout\ = ((\U_REGA_MUX|output[23]~10_combout\ $ (\U_ALU|Add0~23_combout\ $ (!\U_ALU|Add0~84\)))) # (GND)
-- \U_ALU|Add0~86\ = CARRY((\U_REGA_MUX|output[23]~10_combout\ & ((\U_ALU|Add0~23_combout\) # (!\U_ALU|Add0~84\))) # (!\U_REGA_MUX|output[23]~10_combout\ & (\U_ALU|Add0~23_combout\ & !\U_ALU|Add0~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[23]~10_combout\,
	datab => \U_ALU|Add0~23_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~84\,
	combout => \U_ALU|Add0~85_combout\,
	cout => \U_ALU|Add0~86\);

-- Location: LCCOMB_X44_Y6_N2
\U_ALU|Add0~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~87_combout\ = (\U_REGA_MUX|output[24]~12_combout\ & ((\U_ALU|Add0~22_combout\ & (\U_ALU|Add0~86\ & VCC)) # (!\U_ALU|Add0~22_combout\ & (!\U_ALU|Add0~86\)))) # (!\U_REGA_MUX|output[24]~12_combout\ & ((\U_ALU|Add0~22_combout\ & 
-- (!\U_ALU|Add0~86\)) # (!\U_ALU|Add0~22_combout\ & ((\U_ALU|Add0~86\) # (GND)))))
-- \U_ALU|Add0~88\ = CARRY((\U_REGA_MUX|output[24]~12_combout\ & (!\U_ALU|Add0~22_combout\ & !\U_ALU|Add0~86\)) # (!\U_REGA_MUX|output[24]~12_combout\ & ((!\U_ALU|Add0~86\) # (!\U_ALU|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[24]~12_combout\,
	datab => \U_ALU|Add0~22_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~86\,
	combout => \U_ALU|Add0~87_combout\,
	cout => \U_ALU|Add0~88\);

-- Location: LCCOMB_X45_Y9_N16
\U_ALU|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4)) # ((!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & \U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux4~8_combout\);

-- Location: LCCOMB_X49_Y5_N14
\U_ALU|Mux4~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~22_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(4) & (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # (!\U_ALU|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux4~8_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_ALU|Mux4~22_combout\);

-- Location: LCCOMB_X47_Y3_N28
\U_ALU|Result~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~42_combout\ = (\U_REGB_MUX|output[24]~41_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(24))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[24]~41_combout\,
	datab => \U_REGA|output\(24),
	datac => \ALUSrcA~input_o\,
	datad => \U_PC|output\(24),
	combout => \U_ALU|Result~42_combout\);

-- Location: LCCOMB_X42_Y5_N24
\U_ALU|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(10))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux4~15_combout\);

-- Location: LCCOMB_X42_Y3_N4
\U_ALU|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~14_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(0) & ((!\U_INSTRUCTION_REG|IR15to0\(10)) # (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux4~14_combout\);

-- Location: LCCOMB_X40_Y6_N30
\U_ALU|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10)) # ((\U_INSTRUCTION_REG|IR15to0\(8) & !\U_INSTRUCTION_REG|IR15to0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|Mux4~11_combout\);

-- Location: LCCOMB_X45_Y7_N18
\U_ALU|ShiftLeft0~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~120_combout\ = (\U_ALU|ShiftLeft0~39_combout\ & ((\ALUSrcA~input_o\ & ((\U_REGA|output\(20)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(20),
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \ALUSrcA~input_o\,
	datad => \U_REGA|output\(20),
	combout => \U_ALU|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X39_Y7_N2
\U_ALU|ShiftLeft0~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~121_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[17]~24_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[18]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[18]~16_combout\,
	combout => \U_ALU|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X39_Y7_N28
\U_ALU|ShiftLeft0~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~122_combout\ = (\U_ALU|ShiftLeft0~120_combout\) # ((\U_ALU|ShiftLeft0~121_combout\) # ((\U_ALU|ShiftLeft0~44_combout\ & \U_REGA_MUX|output[19]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~120_combout\,
	datab => \U_ALU|ShiftLeft0~44_combout\,
	datac => \U_REGA_MUX|output[19]~14_combout\,
	datad => \U_ALU|ShiftLeft0~121_combout\,
	combout => \U_ALU|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X42_Y9_N22
\U_ALU|ShiftLeft0~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~112_combout\ = (\U_REGA_MUX|output[7]~21_combout\ & ((\U_ALU|ShiftLeft0~44_combout\) # ((\U_ALU|ShiftLeft0~39_combout\ & \U_REGA_MUX|output[8]~20_combout\)))) # (!\U_REGA_MUX|output[7]~21_combout\ & (\U_ALU|ShiftLeft0~39_combout\ & 
-- (\U_REGA_MUX|output[8]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[7]~21_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[8]~20_combout\,
	datad => \U_ALU|ShiftLeft0~44_combout\,
	combout => \U_ALU|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X42_Y9_N24
\U_ALU|ShiftLeft0~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~113_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[5]~17_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[6]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[6]~22_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[5]~17_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X45_Y6_N0
\U_ALU|ShiftRight0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~14_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & !\U_INSTRUCTION_REG|IR15to0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftRight0~14_combout\);

-- Location: LCCOMB_X45_Y8_N18
\U_ALU|ShiftLeft0~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~148_combout\ = (\U_ALU|ShiftLeft0~39_combout\ & ((\ALUSrcA~input_o\ & (\U_REGA|output\(0))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~39_combout\,
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(0),
	datad => \U_PC|output\(0),
	combout => \U_ALU|ShiftLeft0~148_combout\);

-- Location: LCCOMB_X45_Y8_N8
\U_ALU|ShiftLeft0~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~107_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[1]~1_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[1]~1_combout\,
	datad => \U_REGA_MUX|output[2]~0_combout\,
	combout => \U_ALU|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X45_Y8_N10
\U_ALU|ShiftLeft0~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~106_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[3]~23_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[4]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[4]~18_combout\,
	datad => \U_REGA_MUX|output[3]~23_combout\,
	combout => \U_ALU|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X45_Y8_N2
\U_ALU|ShiftLeft0~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~132_combout\ = (\U_ALU|ShiftLeft0~107_combout\) # (\U_ALU|ShiftLeft0~106_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|ShiftLeft0~107_combout\,
	datad => \U_ALU|ShiftLeft0~106_combout\,
	combout => \U_ALU|ShiftLeft0~132_combout\);

-- Location: LCCOMB_X42_Y9_N10
\U_ALU|ShiftLeft0~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~139_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((!\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftLeft0~132_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~148_combout\ & (\U_INSTRUCTION_REG|IR15to0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~148_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftLeft0~132_combout\,
	combout => \U_ALU|ShiftLeft0~139_combout\);

-- Location: LCCOMB_X42_Y9_N20
\U_ALU|ShiftLeft0~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~140_combout\ = (\U_ALU|ShiftLeft0~139_combout\) # ((\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftLeft0~112_combout\) # (\U_ALU|ShiftLeft0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~112_combout\,
	datab => \U_ALU|ShiftLeft0~113_combout\,
	datac => \U_ALU|ShiftRight0~14_combout\,
	datad => \U_ALU|ShiftLeft0~139_combout\,
	combout => \U_ALU|ShiftLeft0~140_combout\);

-- Location: LCCOMB_X39_Y5_N14
\U_ALU|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10)) # (\U_INSTRUCTION_REG|IR15to0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|Mux4~10_combout\);

-- Location: LCCOMB_X45_Y7_N0
\U_ALU|ShiftLeft0~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~116_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[21]~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[22]~11_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- (((\U_INSTRUCTION_REG|IR15to0\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[22]~11_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[21]~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X45_Y7_N22
\U_ALU|ShiftLeft0~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~117_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (((\U_ALU|ShiftLeft0~116_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftLeft0~116_combout\ & ((\U_REGA_MUX|output[23]~10_combout\))) # (!\U_ALU|ShiftLeft0~116_combout\ & 
-- (\U_REGA_MUX|output[24]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_REGA_MUX|output[24]~12_combout\,
	datac => \U_REGA_MUX|output[23]~10_combout\,
	datad => \U_ALU|ShiftLeft0~116_combout\,
	combout => \U_ALU|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X42_Y9_N18
\U_ALU|ShiftLeft0~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~110_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[9]~19_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[10]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[9]~19_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X39_Y7_N22
\U_ALU|ShiftLeft0~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~118_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[13]~28_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[14]~26_combout\,
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X39_Y7_N6
\U_ALU|ShiftLeft0~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~149_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & \U_REGA_MUX|output[16]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[16]~27_combout\,
	combout => \U_ALU|ShiftLeft0~149_combout\);

-- Location: LCCOMB_X39_Y7_N12
\U_ALU|ShiftLeft0~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~119_combout\ = (\U_ALU|ShiftLeft0~118_combout\) # ((\U_ALU|ShiftLeft0~149_combout\) # ((\U_REGA_MUX|output[15]~25_combout\ & \U_ALU|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[15]~25_combout\,
	datab => \U_ALU|ShiftLeft0~44_combout\,
	datac => \U_ALU|ShiftLeft0~118_combout\,
	datad => \U_ALU|ShiftLeft0~149_combout\,
	combout => \U_ALU|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X42_Y9_N28
\U_ALU|ShiftLeft0~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~109_combout\ = (\U_REGA_MUX|output[12]~29_combout\ & ((\U_ALU|ShiftLeft0~39_combout\) # ((\U_REGA_MUX|output[11]~30_combout\ & \U_ALU|ShiftLeft0~44_combout\)))) # (!\U_REGA_MUX|output[12]~29_combout\ & 
-- (((\U_REGA_MUX|output[11]~30_combout\ & \U_ALU|ShiftLeft0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[12]~29_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[11]~30_combout\,
	datad => \U_ALU|ShiftLeft0~44_combout\,
	combout => \U_ALU|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X42_Y9_N26
\U_ALU|ShiftLeft0~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~151_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~110_combout\) # ((\U_ALU|ShiftLeft0~109_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~110_combout\,
	datac => \U_ALU|ShiftLeft0~119_combout\,
	datad => \U_ALU|ShiftLeft0~109_combout\,
	combout => \U_ALU|ShiftLeft0~151_combout\);

-- Location: LCCOMB_X41_Y5_N12
\U_ALU|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~6_combout\ = (\U_ALU|Mux4~11_combout\ & (\U_ALU|Mux4~10_combout\)) # (!\U_ALU|Mux4~11_combout\ & ((\U_ALU|Mux4~10_combout\ & ((\U_ALU|ShiftLeft0~151_combout\))) # (!\U_ALU|Mux4~10_combout\ & (\U_ALU|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~11_combout\,
	datab => \U_ALU|Mux4~10_combout\,
	datac => \U_ALU|ShiftLeft0~117_combout\,
	datad => \U_ALU|ShiftLeft0~151_combout\,
	combout => \U_ALU|Mux7~6_combout\);

-- Location: LCCOMB_X41_Y5_N30
\U_ALU|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~7_combout\ = (\U_ALU|Mux4~11_combout\ & ((\U_ALU|Mux7~6_combout\ & ((\U_ALU|ShiftLeft0~140_combout\))) # (!\U_ALU|Mux7~6_combout\ & (\U_ALU|ShiftLeft0~122_combout\)))) # (!\U_ALU|Mux4~11_combout\ & (((\U_ALU|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~11_combout\,
	datab => \U_ALU|ShiftLeft0~122_combout\,
	datac => \U_ALU|ShiftLeft0~140_combout\,
	datad => \U_ALU|Mux7~6_combout\,
	combout => \U_ALU|Mux7~7_combout\);

-- Location: LCCOMB_X45_Y7_N10
\U_ALU|ShiftRight0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~30_combout\ = (\U_ALU|ShiftLeft0~41_combout\ & ((\U_REGA_MUX|output[26]~6_combout\) # ((\U_ALU|ShiftLeft0~39_combout\ & \U_REGA_MUX|output[24]~12_combout\)))) # (!\U_ALU|ShiftLeft0~41_combout\ & (\U_ALU|ShiftLeft0~39_combout\ & 
-- ((\U_REGA_MUX|output[24]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[26]~6_combout\,
	datad => \U_REGA_MUX|output[24]~12_combout\,
	combout => \U_ALU|ShiftRight0~30_combout\);

-- Location: LCCOMB_X41_Y7_N24
\U_ALU|ShiftRight0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~29_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[27]~4_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[25]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[27]~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[25]~9_combout\,
	combout => \U_ALU|ShiftRight0~29_combout\);

-- Location: LCCOMB_X40_Y7_N14
\U_ALU|ShiftRight0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~31_combout\ = (\U_ALU|ShiftRight0~30_combout\) # (\U_ALU|ShiftRight0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|ShiftRight0~30_combout\,
	datad => \U_ALU|ShiftRight0~29_combout\,
	combout => \U_ALU|ShiftRight0~31_combout\);

-- Location: LCCOMB_X42_Y6_N12
\U_ALU|ShiftRight1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[31]~7_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[30]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[30]~8_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|ShiftRight1~5_combout\);

-- Location: LCCOMB_X41_Y6_N2
\U_ALU|ShiftRight0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~21_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[29]~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[28]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_REGA_MUX|output[29]~3_combout\,
	datac => \U_REGA_MUX|output[28]~5_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight0~21_combout\);

-- Location: LCCOMB_X41_Y6_N0
\U_ALU|ShiftRight0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~22_combout\ = (\U_ALU|ShiftRight0~21_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftRight1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight1~5_combout\,
	datad => \U_ALU|ShiftRight0~21_combout\,
	combout => \U_ALU|ShiftRight0~22_combout\);

-- Location: LCCOMB_X40_Y7_N16
\U_ALU|ShiftRight0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~53_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~22_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~31_combout\,
	datad => \U_ALU|ShiftRight0~22_combout\,
	combout => \U_ALU|ShiftRight0~53_combout\);

-- Location: LCCOMB_X41_Y5_N4
\U_ALU|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~8_combout\ = (\U_ALU|Mux4~15_combout\ & (((!\U_ALU|ShiftRight0~53_combout\)) # (!\U_ALU|Mux4~14_combout\))) # (!\U_ALU|Mux4~15_combout\ & (\U_ALU|Mux4~14_combout\ & (!\U_ALU|Mux7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~15_combout\,
	datab => \U_ALU|Mux4~14_combout\,
	datac => \U_ALU|Mux7~7_combout\,
	datad => \U_ALU|ShiftRight0~53_combout\,
	combout => \U_ALU|Mux7~8_combout\);

-- Location: LCCOMB_X41_Y5_N18
\U_ALU|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~9_combout\ = (\U_ALU|Mux7~8_combout\ & (((\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux7~8_combout\ & ((\U_ALU|ShiftRight0~53_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(9) & \U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_ALU|Mux7~8_combout\,
	datad => \U_ALU|ShiftRight0~53_combout\,
	combout => \U_ALU|Mux7~9_combout\);

-- Location: LCCOMB_X41_Y5_N0
\U_ALU|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mux7~9_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((!\U_ALU|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_ALU|Mux7~8_combout\,
	datad => \U_ALU|Mux7~9_combout\,
	combout => \U_ALU|Mux7~10_combout\);

-- Location: LCCOMB_X42_Y3_N12
\U_ALU|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~11_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Mux3~3_combout\ & (\U_ALU|Result~42_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux7~10_combout\)) # (!\U_ALU|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_ALU|Result~42_combout\,
	datad => \U_ALU|Mux7~10_combout\,
	combout => \U_ALU|Mux7~11_combout\);

-- Location: LCCOMB_X42_Y3_N10
\U_ALU|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~12_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux7~11_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[24]~41_combout\ & (\U_REGA_MUX|output[24]~12_combout\ $ (!\U_ALU|Mux7~11_combout\))) # 
-- (!\U_REGB_MUX|output[24]~41_combout\ & (\U_REGA_MUX|output[24]~12_combout\ & !\U_ALU|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[24]~41_combout\,
	datac => \U_REGA_MUX|output[24]~12_combout\,
	datad => \U_ALU|Mux7~11_combout\,
	combout => \U_ALU|Mux7~12_combout\);

-- Location: LCCOMB_X49_Y7_N0
\U_ALU|Mux4~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~24_combout\ = (\U_ALU|Mux4~8_combout\ & (\U_ALU|Mux0~7_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(4)) # (\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_ALU|Mux4~8_combout\ & (((!\U_INSTRUCTION_REG|IR15to0\(4) & !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_ALU|Mux4~8_combout\,
	combout => \U_ALU|Mux4~24_combout\);

-- Location: LCCOMB_X44_Y6_N18
\U_ALU|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~16_combout\ = (\U_REGA_MUX|output[24]~12_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(5) & \U_ALU|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[24]~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_ALU|Mux30~0_combout\,
	combout => \U_ALU|Mux7~16_combout\);

-- Location: LCCOMB_X50_Y7_N0
\U_ALU|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~13_combout\ = (\U_ALU|Mux4~24_combout\ & (((\U_ALU|Mult0|auto_generated|op_1~12_combout\) # (!\U_ALU|Mux4~8_combout\)))) # (!\U_ALU|Mux4~24_combout\ & (\U_ALU|Mux7~16_combout\ & (!\U_ALU|Mux4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~24_combout\,
	datab => \U_ALU|Mux7~16_combout\,
	datac => \U_ALU|Mux4~8_combout\,
	datad => \U_ALU|Mult0|auto_generated|op_1~12_combout\,
	combout => \U_ALU|Mux7~13_combout\);

-- Location: LCCOMB_X50_Y7_N2
\U_ALU|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~14_combout\ = (\U_ALU|Mux4~22_combout\ & ((\U_ALU|Mux7~13_combout\ & ((\U_ALU|Mux7~12_combout\))) # (!\U_ALU|Mux7~13_combout\ & (\U_ALU|Add0~87_combout\)))) # (!\U_ALU|Mux4~22_combout\ & (((\U_ALU|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~87_combout\,
	datab => \U_ALU|Mux4~22_combout\,
	datac => \U_ALU|Mux7~12_combout\,
	datad => \U_ALU|Mux7~13_combout\,
	combout => \U_ALU|Mux7~14_combout\);

-- Location: LCCOMB_X51_Y7_N18
\U_ALU|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux7~15_combout\ = (\U_ALU|Mux4~9_combout\ & (\U_ALU|Mult1|auto_generated|op_1~12_combout\)) # (!\U_ALU|Mux4~9_combout\ & ((\U_ALU|Mux7~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux4~9_combout\,
	datac => \U_ALU|Mult1|auto_generated|op_1~12_combout\,
	datad => \U_ALU|Mux7~14_combout\,
	combout => \U_ALU|Mux7~15_combout\);

-- Location: FF_X51_Y7_N19
\U_ALU_OUT|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux7~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(24));

-- Location: LCCOMB_X51_Y7_N14
\U_PC|output[24]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[24]~20_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(24))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux7~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(24),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux7~15_combout\,
	combout => \U_PC|output[24]~20_combout\);

-- Location: M9K_X53_Y8_N0
\U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "memory:U_MEMORY|ram:U_RAM|altsyncram:altsyncram_component|altsyncram_3bp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \U_MEMORY|U_MEMORY_LOGIC|ram_wen~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y8_N8
\U_MEMORY|U_MUX_3x1|output[22]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[22]~34_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(22),
	combout => \U_MEMORY|U_MUX_3x1|output[22]~34_combout\);

-- Location: FF_X52_Y8_N31
\U_INSTRUCTION_REG|IR25to0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[22]~34_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(22));

-- Location: FF_X51_Y7_N15
\U_PC|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[24]~20_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(22),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(24));

-- Location: LCCOMB_X51_Y7_N24
\U_REGA_MUX|output[24]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[24]~12_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(24)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_PC|output\(24),
	datac => \U_REGA|output\(24),
	combout => \U_REGA_MUX|output[24]~12_combout\);

-- Location: LCCOMB_X45_Y6_N14
\U_ALU|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~20_combout\ = \U_REGB_MUX|output[26]~43_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[26]~43_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~20_combout\);

-- Location: LCCOMB_X44_Y6_N26
\U_ALU|Add0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~21_combout\ = \U_REGB_MUX|output[25]~44_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGB_MUX|output[25]~44_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~21_combout\);

-- Location: LCCOMB_X44_Y6_N4
\U_ALU|Add0~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~89_combout\ = ((\U_ALU|Add0~21_combout\ $ (\U_REGA_MUX|output[25]~9_combout\ $ (!\U_ALU|Add0~88\)))) # (GND)
-- \U_ALU|Add0~90\ = CARRY((\U_ALU|Add0~21_combout\ & ((\U_REGA_MUX|output[25]~9_combout\) # (!\U_ALU|Add0~88\))) # (!\U_ALU|Add0~21_combout\ & (\U_REGA_MUX|output[25]~9_combout\ & !\U_ALU|Add0~88\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~21_combout\,
	datab => \U_REGA_MUX|output[25]~9_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~88\,
	combout => \U_ALU|Add0~89_combout\,
	cout => \U_ALU|Add0~90\);

-- Location: LCCOMB_X44_Y6_N6
\U_ALU|Add0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~91_combout\ = (\U_REGA_MUX|output[26]~6_combout\ & ((\U_ALU|Add0~20_combout\ & (\U_ALU|Add0~90\ & VCC)) # (!\U_ALU|Add0~20_combout\ & (!\U_ALU|Add0~90\)))) # (!\U_REGA_MUX|output[26]~6_combout\ & ((\U_ALU|Add0~20_combout\ & (!\U_ALU|Add0~90\)) 
-- # (!\U_ALU|Add0~20_combout\ & ((\U_ALU|Add0~90\) # (GND)))))
-- \U_ALU|Add0~92\ = CARRY((\U_REGA_MUX|output[26]~6_combout\ & (!\U_ALU|Add0~20_combout\ & !\U_ALU|Add0~90\)) # (!\U_REGA_MUX|output[26]~6_combout\ & ((!\U_ALU|Add0~90\) # (!\U_ALU|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[26]~6_combout\,
	datab => \U_ALU|Add0~20_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~90\,
	combout => \U_ALU|Add0~91_combout\,
	cout => \U_ALU|Add0~92\);

-- Location: LCCOMB_X45_Y9_N10
\U_ALU|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~17_combout\ = (\U_REGA_MUX|output[26]~6_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_ALU|Mux30~0_combout\ & !\U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[26]~6_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_ALU|Mux30~0_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux5~17_combout\);

-- Location: LCCOMB_X45_Y9_N14
\U_ALU|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~4_combout\ = (\U_ALU|Mux4~8_combout\ & (((\U_ALU|Mux0~7_combout\ & !\U_ALU|Add0~3_combout\)))) # (!\U_ALU|Mux4~8_combout\ & ((\U_ALU|Mux5~17_combout\) # ((\U_ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux5~17_combout\,
	datab => \U_ALU|Mux4~8_combout\,
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Add0~3_combout\,
	combout => \U_ALU|Mux5~4_combout\);

-- Location: LCCOMB_X49_Y5_N0
\U_ALU|Result~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~34_combout\ = (\U_REGB_MUX|output[26]~43_combout\) # ((\ALUSrcA~input_o\ & ((\U_REGA|output\(26)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[26]~43_combout\,
	datab => \U_PC|output\(26),
	datac => \ALUSrcA~input_o\,
	datad => \U_REGA|output\(26),
	combout => \U_ALU|Result~34_combout\);

-- Location: LCCOMB_X42_Y6_N14
\U_ALU|ShiftRight1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- ((\U_REGA_MUX|output[30]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[30]~8_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight1~10_combout\);

-- Location: LCCOMB_X42_Y6_N24
\U_ALU|ShiftRight1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[29]~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[27]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[29]~3_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[27]~4_combout\,
	combout => \U_ALU|ShiftRight1~2_combout\);

-- Location: LCCOMB_X45_Y6_N18
\U_ALU|ShiftRight1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~3_combout\ = (\U_ALU|ShiftLeft0~41_combout\ & ((\U_REGA_MUX|output[28]~5_combout\) # ((\U_REGA_MUX|output[26]~6_combout\ & \U_ALU|ShiftLeft0~39_combout\)))) # (!\U_ALU|ShiftLeft0~41_combout\ & (\U_REGA_MUX|output[26]~6_combout\ & 
-- ((\U_ALU|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_REGA_MUX|output[26]~6_combout\,
	datac => \U_REGA_MUX|output[28]~5_combout\,
	datad => \U_ALU|ShiftLeft0~39_combout\,
	combout => \U_ALU|ShiftRight1~3_combout\);

-- Location: LCCOMB_X41_Y6_N16
\U_ALU|ShiftRight1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight1~10_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~2_combout\) # (\U_ALU|ShiftRight1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight1~10_combout\,
	datac => \U_ALU|ShiftRight1~2_combout\,
	datad => \U_ALU|ShiftRight1~3_combout\,
	combout => \U_ALU|ShiftRight1~11_combout\);

-- Location: LCCOMB_X42_Y6_N2
\U_ALU|ShiftRight1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~4_combout\ = (\U_ALU|ShiftRight1~3_combout\) # (\U_ALU|ShiftRight1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|ShiftRight1~3_combout\,
	datad => \U_ALU|ShiftRight1~2_combout\,
	combout => \U_ALU|ShiftRight1~4_combout\);

-- Location: LCCOMB_X42_Y6_N30
\U_ALU|ShiftRight0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight1~5_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight1~5_combout\,
	datad => \U_ALU|ShiftRight1~4_combout\,
	combout => \U_ALU|ShiftRight0~15_combout\);

-- Location: LCCOMB_X41_Y5_N20
\U_ALU|ShiftRight0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~25_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftRight0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight0~15_combout\,
	combout => \U_ALU|ShiftRight0~25_combout\);

-- Location: LCCOMB_X39_Y7_N8
\U_ALU|ShiftLeft0~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~127_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~74_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~74_combout\,
	datad => \U_ALU|ShiftLeft0~84_combout\,
	combout => \U_ALU|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X41_Y5_N14
\U_ALU|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~5_combout\ = (\U_ALU|Mux4~11_combout\ & (\U_ALU|Mux4~10_combout\)) # (!\U_ALU|Mux4~11_combout\ & ((\U_ALU|Mux4~10_combout\ & ((\U_ALU|ShiftLeft0~127_combout\))) # (!\U_ALU|Mux4~10_combout\ & (\U_ALU|ShiftLeft0~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~11_combout\,
	datab => \U_ALU|Mux4~10_combout\,
	datac => \U_ALU|ShiftLeft0~81_combout\,
	datad => \U_ALU|ShiftLeft0~127_combout\,
	combout => \U_ALU|Mux5~5_combout\);

-- Location: LCCOMB_X42_Y9_N4
\U_ALU|ShiftLeft0~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~150_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~69_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~71_combout\) # ((\U_ALU|ShiftLeft0~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~71_combout\,
	datac => \U_ALU|ShiftLeft0~69_combout\,
	datad => \U_ALU|ShiftLeft0~72_combout\,
	combout => \U_ALU|ShiftLeft0~150_combout\);

-- Location: LCCOMB_X42_Y6_N28
\U_ALU|ShiftLeft0~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~128_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~144_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_ALU|ShiftLeft0~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~144_combout\,
	datad => \U_ALU|ShiftLeft0~150_combout\,
	combout => \U_ALU|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X41_Y5_N28
\U_ALU|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~6_combout\ = (\U_ALU|Mux4~11_combout\ & ((\U_ALU|Mux5~5_combout\ & ((\U_ALU|ShiftLeft0~128_combout\))) # (!\U_ALU|Mux5~5_combout\ & (\U_ALU|ShiftLeft0~86_combout\)))) # (!\U_ALU|Mux4~11_combout\ & (((\U_ALU|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~11_combout\,
	datab => \U_ALU|ShiftLeft0~86_combout\,
	datac => \U_ALU|Mux5~5_combout\,
	datad => \U_ALU|ShiftLeft0~128_combout\,
	combout => \U_ALU|Mux5~6_combout\);

-- Location: LCCOMB_X41_Y5_N2
\U_ALU|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~7_combout\ = (\U_ALU|Mux4~15_combout\ & (\U_ALU|ShiftRight0~25_combout\ & (\U_ALU|Mux4~14_combout\))) # (!\U_ALU|Mux4~15_combout\ & (((\U_ALU|Mux5~6_combout\) # (!\U_ALU|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~15_combout\,
	datab => \U_ALU|ShiftRight0~25_combout\,
	datac => \U_ALU|Mux4~14_combout\,
	datad => \U_ALU|Mux5~6_combout\,
	combout => \U_ALU|Mux5~7_combout\);

-- Location: LCCOMB_X41_Y5_N8
\U_ALU|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|Mux5~7_combout\ & ((\U_ALU|ShiftRight1~11_combout\))) # (!\U_ALU|Mux5~7_combout\ & 
-- (\U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_ALU|ShiftRight1~11_combout\,
	datad => \U_ALU|Mux5~7_combout\,
	combout => \U_ALU|Mux5~18_combout\);

-- Location: LCCOMB_X41_Y5_N26
\U_ALU|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mux5~18_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_ALU|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_ALU|Mux5~18_combout\,
	datad => \U_ALU|Mux5~7_combout\,
	combout => \U_ALU|Mux5~19_combout\);

-- Location: LCCOMB_X45_Y5_N6
\U_ALU|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~11_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (!\U_ALU|Result~34_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((!\U_ALU|Mux5~19_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Result~34_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux5~19_combout\,
	combout => \U_ALU|Mux5~11_combout\);

-- Location: LCCOMB_X49_Y5_N6
\U_ALU|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~12_combout\ = (\U_ALU|Mux3~5_combout\ & (((!\U_ALU|Mux5~11_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[26]~43_combout\ & (\U_REGA_MUX|output[26]~6_combout\ $ (\U_ALU|Mux5~11_combout\))) # (!\U_REGB_MUX|output[26]~43_combout\ 
-- & (\U_REGA_MUX|output[26]~6_combout\ & \U_ALU|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[26]~43_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_REGA_MUX|output[26]~6_combout\,
	datad => \U_ALU|Mux5~11_combout\,
	combout => \U_ALU|Mux5~12_combout\);

-- Location: LCCOMB_X49_Y5_N20
\U_ALU|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~13_combout\ = (\U_ALU|Mux4~22_combout\ & (((\U_ALU|Mux4~8_combout\) # (\U_ALU|Mux5~12_combout\)) # (!\U_ALU|Mux5~4_combout\))) # (!\U_ALU|Mux4~22_combout\ & (\U_ALU|Mux5~4_combout\ & (!\U_ALU|Mux4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~22_combout\,
	datab => \U_ALU|Mux5~4_combout\,
	datac => \U_ALU|Mux4~8_combout\,
	datad => \U_ALU|Mux5~12_combout\,
	combout => \U_ALU|Mux5~13_combout\);

-- Location: LCCOMB_X49_Y5_N22
\U_ALU|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~14_combout\ = (\U_ALU|Mux5~13_combout\ & ((\U_ALU|Add0~91_combout\) # ((\U_ALU|Mux5~4_combout\ & !\U_ALU|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~91_combout\,
	datab => \U_ALU|Mux5~4_combout\,
	datac => \U_ALU|Mux4~8_combout\,
	datad => \U_ALU|Mux5~13_combout\,
	combout => \U_ALU|Mux5~14_combout\);

-- Location: LCCOMB_X45_Y5_N12
\U_ALU|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~8_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~34_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux5~19_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Result~34_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux5~19_combout\,
	combout => \U_ALU|Mux5~8_combout\);

-- Location: LCCOMB_X49_Y5_N18
\U_ALU|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~9_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux5~8_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[26]~43_combout\ & (\U_REGA_MUX|output[26]~6_combout\ $ (!\U_ALU|Mux5~8_combout\))) # (!\U_REGB_MUX|output[26]~43_combout\ & 
-- (\U_REGA_MUX|output[26]~6_combout\ & !\U_ALU|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[26]~43_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_REGA_MUX|output[26]~6_combout\,
	datad => \U_ALU|Mux5~8_combout\,
	combout => \U_ALU|Mux5~9_combout\);

-- Location: LCCOMB_X49_Y5_N8
\U_ALU|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~10_combout\ = (\U_ALU|Mux4~22_combout\ & ((\U_ALU|Mux5~9_combout\) # (!\U_ALU|Mux5~4_combout\))) # (!\U_ALU|Mux4~22_combout\ & (\U_ALU|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux4~22_combout\,
	datac => \U_ALU|Mux5~4_combout\,
	datad => \U_ALU|Mux5~9_combout\,
	combout => \U_ALU|Mux5~10_combout\);

-- Location: LCCOMB_X49_Y5_N28
\U_ALU|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~15_combout\ = (\U_ALU|Mux5~4_combout\ & ((\U_ALU|Mult0|auto_generated|op_1~16_combout\ & ((\U_ALU|Mux5~10_combout\))) # (!\U_ALU|Mult0|auto_generated|op_1~16_combout\ & (\U_ALU|Mux5~14_combout\)))) # (!\U_ALU|Mux5~4_combout\ & 
-- (\U_ALU|Mux5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux5~14_combout\,
	datab => \U_ALU|Mux5~4_combout\,
	datac => \U_ALU|Mux5~10_combout\,
	datad => \U_ALU|Mult0|auto_generated|op_1~16_combout\,
	combout => \U_ALU|Mux5~15_combout\);

-- Location: LCCOMB_X49_Y5_N12
\U_ALU|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux5~16_combout\ = (\U_ALU|Mux4~9_combout\ & (\U_ALU|Mult1|auto_generated|op_1~16_combout\)) # (!\U_ALU|Mux4~9_combout\ & ((\U_ALU|Mux5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mult1|auto_generated|op_1~16_combout\,
	datac => \U_ALU|Mux4~9_combout\,
	datad => \U_ALU|Mux5~15_combout\,
	combout => \U_ALU|Mux5~16_combout\);

-- Location: FF_X49_Y5_N13
\U_ALU_OUT|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux5~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(26));

-- Location: LCCOMB_X49_Y5_N26
\U_PC|output[26]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[26]~38_combout\ = (\PCSource[1]~input_o\ & (\U_ALU_OUT|output\(26))) # (!\PCSource[1]~input_o\ & ((\PCSource[0]~input_o\ & (\U_ALU_OUT|output\(26))) # (!\PCSource[0]~input_o\ & ((!\U_ALU|Mux4~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[1]~input_o\,
	datab => \U_ALU_OUT|output\(26),
	datac => \PCSource[0]~input_o\,
	datad => \U_ALU|Mux4~9_combout\,
	combout => \U_PC|output[26]~38_combout\);

-- Location: LCCOMB_X49_Y5_N2
\U_PC|output[26]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[26]~5_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (((\U_PC|output[26]~38_combout\)))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_PC|output[26]~38_combout\ & ((\U_ALU|Mux5~15_combout\))) # (!\U_PC|output[26]~38_combout\ & 
-- (\U_ALU|Mult1|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU|Mult1|auto_generated|op_1~16_combout\,
	datac => \U_PC|output[26]~38_combout\,
	datad => \U_ALU|Mux5~15_combout\,
	combout => \U_PC|output[26]~5_combout\);

-- Location: LCCOMB_X49_Y5_N4
\U_PC|output[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[26]~feeder_combout\ = \U_PC|output[26]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[26]~5_combout\,
	combout => \U_PC|output[26]~feeder_combout\);

-- Location: LCCOMB_X55_Y8_N12
\U_INSTRUCTION_REG|IR25to0[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR25to0[24]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[24]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMORY|U_MUX_3x1|output[24]~26_combout\,
	combout => \U_INSTRUCTION_REG|IR25to0[24]~feeder_combout\);

-- Location: FF_X55_Y8_N13
\U_INSTRUCTION_REG|IR25to0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR25to0[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(24));

-- Location: FF_X49_Y5_N5
\U_PC|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[26]~feeder_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(24),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(26));

-- Location: LCCOMB_X49_Y5_N30
\U_REGA_MUX|output[26]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[26]~6_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(26)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(26),
	datad => \U_REGA|output\(26),
	combout => \U_REGA_MUX|output[26]~6_combout\);

-- Location: LCCOMB_X44_Y6_N8
\U_ALU|Add0~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~93_combout\ = ((\U_ALU|Add0~19_combout\ $ (\U_REGA_MUX|output[27]~4_combout\ $ (!\U_ALU|Add0~92\)))) # (GND)
-- \U_ALU|Add0~94\ = CARRY((\U_ALU|Add0~19_combout\ & ((\U_REGA_MUX|output[27]~4_combout\) # (!\U_ALU|Add0~92\))) # (!\U_ALU|Add0~19_combout\ & (\U_REGA_MUX|output[27]~4_combout\ & !\U_ALU|Add0~92\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~19_combout\,
	datab => \U_REGA_MUX|output[27]~4_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~92\,
	combout => \U_ALU|Add0~93_combout\,
	cout => \U_ALU|Add0~94\);

-- Location: LCCOMB_X44_Y6_N10
\U_ALU|Add0~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~95_combout\ = (\U_ALU|Add0~18_combout\ & ((\U_REGA_MUX|output[28]~5_combout\ & (\U_ALU|Add0~94\ & VCC)) # (!\U_REGA_MUX|output[28]~5_combout\ & (!\U_ALU|Add0~94\)))) # (!\U_ALU|Add0~18_combout\ & ((\U_REGA_MUX|output[28]~5_combout\ & 
-- (!\U_ALU|Add0~94\)) # (!\U_REGA_MUX|output[28]~5_combout\ & ((\U_ALU|Add0~94\) # (GND)))))
-- \U_ALU|Add0~96\ = CARRY((\U_ALU|Add0~18_combout\ & (!\U_REGA_MUX|output[28]~5_combout\ & !\U_ALU|Add0~94\)) # (!\U_ALU|Add0~18_combout\ & ((!\U_ALU|Add0~94\) # (!\U_REGA_MUX|output[28]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~18_combout\,
	datab => \U_REGA_MUX|output[28]~5_combout\,
	datad => VCC,
	cin => \U_ALU|Add0~94\,
	combout => \U_ALU|Add0~95_combout\,
	cout => \U_ALU|Add0~96\);

-- Location: LCCOMB_X39_Y6_N26
\U_ALU|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~14_combout\ = (\U_ALU|Mux3~5_combout\ & (((!\U_ALU|Mux3~4_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[28]~5_combout\ & (\U_REGB_MUX|output[28]~45_combout\ $ (\U_ALU|Mux3~4_combout\))) # (!\U_REGA_MUX|output[28]~5_combout\ & 
-- (\U_REGB_MUX|output[28]~45_combout\ & \U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGA_MUX|output[28]~5_combout\,
	datac => \U_REGB_MUX|output[28]~45_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux3~14_combout\);

-- Location: LCCOMB_X39_Y6_N4
\U_ALU|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~15_combout\ = (\U_ALU|Mux3~14_combout\ & (((!\U_ALU|Mux3~3_combout\)))) # (!\U_ALU|Mux3~14_combout\ & (\U_ALU|Mux3~3_combout\ & ((\U_REGA_MUX|output[28]~5_combout\) # (\U_REGB_MUX|output[28]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~14_combout\,
	datab => \U_REGA_MUX|output[28]~5_combout\,
	datac => \U_REGB_MUX|output[28]~45_combout\,
	datad => \U_ALU|Mux3~3_combout\,
	combout => \U_ALU|Mux3~15_combout\);

-- Location: LCCOMB_X39_Y6_N2
\U_ALU|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|Mux3~14_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_ALU|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~14_combout\,
	datac => \U_ALU|Mux3~15_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux3~16_combout\);

-- Location: LCCOMB_X39_Y6_N16
\U_ALU|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~17_combout\ = (\U_ALU|Add0~95_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Mux3~15_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux3~16_combout\))))) # (!\U_ALU|Add0~95_combout\ & (((\U_ALU|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~95_combout\,
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Mux3~15_combout\,
	datad => \U_ALU|Mux3~16_combout\,
	combout => \U_ALU|Mux3~17_combout\);

-- Location: LCCOMB_X39_Y6_N14
\U_ALU|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~18_combout\ = (\U_ALU|Mux3~9_combout\ & ((\U_ALU|Mux3~8_combout\ & (\U_REGA_MUX|output[28]~5_combout\)) # (!\U_ALU|Mux3~8_combout\ & ((\U_ALU|Mux3~17_combout\))))) # (!\U_ALU|Mux3~9_combout\ & (!\U_ALU|Mux3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~9_combout\,
	datab => \U_ALU|Mux3~8_combout\,
	datac => \U_REGA_MUX|output[28]~5_combout\,
	datad => \U_ALU|Mux3~17_combout\,
	combout => \U_ALU|Mux3~18_combout\);

-- Location: LCCOMB_X42_Y9_N0
\U_ALU|ShiftLeft0~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~111_combout\ = (\U_ALU|ShiftLeft0~109_combout\) # (\U_ALU|ShiftLeft0~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftLeft0~109_combout\,
	datad => \U_ALU|ShiftLeft0~110_combout\,
	combout => \U_ALU|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X42_Y9_N30
\U_ALU|ShiftLeft0~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~114_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~112_combout\) # (\U_ALU|ShiftLeft0~113_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~111_combout\,
	datac => \U_ALU|ShiftLeft0~112_combout\,
	datad => \U_ALU|ShiftLeft0~113_combout\,
	combout => \U_ALU|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X41_Y8_N24
\U_ALU|ShiftLeft0~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~108_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~148_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~107_combout\) # ((\U_ALU|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~107_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~148_combout\,
	datad => \U_ALU|ShiftLeft0~106_combout\,
	combout => \U_ALU|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X40_Y5_N12
\U_ALU|ShiftLeft0~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~115_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftLeft0~108_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftLeft0~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftLeft0~114_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftLeft0~108_combout\,
	combout => \U_ALU|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X40_Y9_N20
\U_ALU|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9)) # ((!\U_INSTRUCTION_REG|IR15to0\(8) & \U_INSTRUCTION_REG|IR15to0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|Mux3~2_combout\);

-- Location: LCCOMB_X45_Y7_N8
\U_ALU|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~10_combout\ = (\U_ALU|Mux3~2_combout\ & (!\U_ALU|ShiftRight0~14_combout\)) # (!\U_ALU|Mux3~2_combout\ & ((\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftLeft0~77_combout\))) # (!\U_ALU|ShiftRight0~14_combout\ & 
-- (\U_ALU|ShiftLeft0~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~2_combout\,
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_ALU|ShiftLeft0~117_combout\,
	datad => \U_ALU|ShiftLeft0~77_combout\,
	combout => \U_ALU|Mux3~10_combout\);

-- Location: LCCOMB_X39_Y7_N10
\U_ALU|ShiftLeft0~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~123_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~119_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~119_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftLeft0~122_combout\,
	combout => \U_ALU|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X45_Y7_N28
\U_ALU|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~11_combout\ = (\U_ALU|Mux3~2_combout\ & ((\U_ALU|Mux3~10_combout\ & ((\U_ALU|ShiftLeft0~123_combout\))) # (!\U_ALU|Mux3~10_combout\ & (\U_ALU|ShiftLeft0~80_combout\)))) # (!\U_ALU|Mux3~2_combout\ & (((\U_ALU|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~2_combout\,
	datab => \U_ALU|ShiftLeft0~80_combout\,
	datac => \U_ALU|Mux3~10_combout\,
	datad => \U_ALU|ShiftLeft0~123_combout\,
	combout => \U_ALU|Mux3~11_combout\);

-- Location: LCCOMB_X40_Y5_N26
\U_ALU|Mux3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~21_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & (!\U_INSTRUCTION_REG|IR15to0\(10) & (!\U_INSTRUCTION_REG|IR15to0\(8) & \U_ALU|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight0~22_combout\,
	combout => \U_ALU|Mux3~21_combout\);

-- Location: LCCOMB_X39_Y5_N6
\U_ALU|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_INSTRUCTION_REG|IR15to0\(10) & !\U_INSTRUCTION_REG|IR15to0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux3~6_combout\);

-- Location: LCCOMB_X40_Y5_N18
\U_ALU|ShiftRight1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~24_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_REGA_MUX|output[31]~7_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & 
-- (\U_ALU|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~22_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|ShiftRight1~24_combout\);

-- Location: LCCOMB_X40_Y5_N28
\U_ALU|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~12_combout\ = (\U_ALU|Mux3~6_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(1) & \U_ALU|ShiftRight1~24_combout\)))) # (!\U_ALU|Mux3~6_combout\ & ((\U_ALU|Mux3~21_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~21_combout\,
	datab => \U_ALU|Mux3~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|ShiftRight1~24_combout\,
	combout => \U_ALU|Mux3~12_combout\);

-- Location: LCCOMB_X40_Y5_N10
\U_ALU|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~13_combout\ = (\U_ALU|Mux30~0_combout\ & ((\U_ALU|Mux3~12_combout\ & ((\U_ALU|Mux3~11_combout\))) # (!\U_ALU|Mux3~12_combout\ & (\U_ALU|ShiftLeft0~115_combout\)))) # (!\U_ALU|Mux30~0_combout\ & (((\U_ALU|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~115_combout\,
	datab => \U_ALU|Mux30~0_combout\,
	datac => \U_ALU|Mux3~11_combout\,
	datad => \U_ALU|Mux3~12_combout\,
	combout => \U_ALU|Mux3~13_combout\);

-- Location: LCCOMB_X39_Y6_N20
\U_ALU|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~19_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux3~18_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux3~18_combout\ & ((\U_ALU|Mux3~13_combout\))) # (!\U_ALU|Mux3~18_combout\ & (\U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_ALU|Mux3~18_combout\,
	datad => \U_ALU|Mux3~13_combout\,
	combout => \U_ALU|Mux3~19_combout\);

-- Location: LCCOMB_X51_Y6_N24
\U_ALU|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux3~20_combout\ = (\U_ALU|Mux0~7_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|op_1~20_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|op_1~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_ALU|Mult1|auto_generated|op_1~20_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mult0|auto_generated|op_1~20_combout\,
	combout => \U_ALU|Mux3~20_combout\);

-- Location: LCCOMB_X51_Y6_N6
\U_PC|output[28]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[28]~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux3~20_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux3~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux3~19_combout\,
	datad => \U_ALU|Mux3~20_combout\,
	combout => \U_PC|output[28]~3_combout\);

-- Location: LCCOMB_X51_Y6_N26
\U_PC|output[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[28]~feeder_combout\ = \U_PC|output[28]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[28]~3_combout\,
	combout => \U_PC|output[28]~feeder_combout\);

-- Location: FF_X51_Y6_N7
\U_ALU_OUT|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[28]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(28));

-- Location: FF_X51_Y6_N27
\U_PC|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[28]~feeder_combout\,
	asdata => \U_ALU_OUT|output\(28),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \U_PC_MUX|Equal0~0_combout\,
	ena => \U_PC|output[31]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(28));

-- Location: LCCOMB_X49_Y8_N0
\U_REGA_MUX|output[28]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[28]~5_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(28))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(28),
	datad => \U_PC|output\(28),
	combout => \U_REGA_MUX|output[28]~5_combout\);

-- Location: LCCOMB_X39_Y6_N24
\U_ALU|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~9_combout\ = (\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux2~7_combout\)))) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Add0~97_combout\ & (\U_ALU|Mux2~8_combout\)) # (!\U_ALU|Add0~97_combout\ & ((\U_ALU|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux2~8_combout\,
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Add0~97_combout\,
	datad => \U_ALU|Mux2~7_combout\,
	combout => \U_ALU|Mux2~9_combout\);

-- Location: LCCOMB_X39_Y6_N22
\U_ALU|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~10_combout\ = (\U_ALU|Mux3~9_combout\ & ((\U_ALU|Mux3~8_combout\ & (\U_REGA_MUX|output[29]~3_combout\)) # (!\U_ALU|Mux3~8_combout\ & ((\U_ALU|Mux2~9_combout\))))) # (!\U_ALU|Mux3~9_combout\ & (!\U_ALU|Mux3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~9_combout\,
	datab => \U_ALU|Mux3~8_combout\,
	datac => \U_REGA_MUX|output[29]~3_combout\,
	datad => \U_ALU|Mux2~9_combout\,
	combout => \U_ALU|Mux2~10_combout\);

-- Location: LCCOMB_X40_Y8_N2
\U_ALU|ShiftLeft0~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~96_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~94_combout\) # ((\U_ALU|ShiftLeft0~95_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~94_combout\,
	datab => \U_ALU|ShiftLeft0~95_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftLeft0~93_combout\,
	combout => \U_ALU|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X42_Y8_N24
\U_ALU|ShiftLeft0~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~88_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[0]~2_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_REGA_MUX|output[1]~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[0]~2_combout\,
	combout => \U_ALU|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X39_Y8_N6
\U_ALU|ShiftLeft0~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~91_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~88_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~88_combout\,
	datad => \U_ALU|ShiftLeft0~90_combout\,
	combout => \U_ALU|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X40_Y8_N8
\U_ALU|ShiftLeft0~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~97_combout\ = (\U_ALU|ShiftLeft0~91_combout\) # ((\U_ALU|ShiftLeft0~96_combout\ & !\U_INSTRUCTION_REG|IR15to0\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftLeft0~96_combout\,
	datac => \U_ALU|ShiftLeft0~91_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X38_Y7_N0
\U_ALU|ShiftLeft0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~53_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[26]~6_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[27]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[26]~6_combout\,
	datad => \U_REGA_MUX|output[27]~4_combout\,
	combout => \U_ALU|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X39_Y8_N14
\U_ALU|ShiftLeft0~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~147_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & \U_REGA_MUX|output[21]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[21]~13_combout\,
	combout => \U_ALU|ShiftLeft0~147_combout\);

-- Location: LCCOMB_X39_Y8_N2
\U_ALU|ShiftLeft0~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~103_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[18]~16_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[19]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[18]~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[19]~14_combout\,
	combout => \U_ALU|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X39_Y8_N4
\U_ALU|ShiftLeft0~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~104_combout\ = (\U_ALU|ShiftLeft0~147_combout\) # ((\U_ALU|ShiftLeft0~103_combout\) # ((\U_REGA_MUX|output[20]~15_combout\ & \U_ALU|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_ALU|ShiftLeft0~44_combout\,
	datac => \U_ALU|ShiftLeft0~147_combout\,
	datad => \U_ALU|ShiftLeft0~103_combout\,
	combout => \U_ALU|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X39_Y8_N26
\U_ALU|ShiftLeft0~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~105_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~102_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~104_combout\,
	datad => \U_ALU|ShiftLeft0~102_combout\,
	combout => \U_ALU|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X38_Y7_N24
\U_ALU|ShiftLeft0~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~98_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[22]~11_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[23]~10_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- (\U_INSTRUCTION_REG|IR15to0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[23]~10_combout\,
	datad => \U_REGA_MUX|output[22]~11_combout\,
	combout => \U_ALU|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X38_Y7_N26
\U_ALU|ShiftLeft0~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~99_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (((\U_ALU|ShiftLeft0~98_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftLeft0~98_combout\ & (\U_REGA_MUX|output[24]~12_combout\)) # (!\U_ALU|ShiftLeft0~98_combout\ & 
-- ((\U_REGA_MUX|output[25]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_REGA_MUX|output[24]~12_combout\,
	datac => \U_REGA_MUX|output[25]~9_combout\,
	datad => \U_ALU|ShiftLeft0~98_combout\,
	combout => \U_ALU|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X38_Y7_N2
\U_ALU|ShiftLeft0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~50_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[28]~5_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[29]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGA_MUX|output[29]~3_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[28]~5_combout\,
	combout => \U_ALU|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X40_Y9_N30
\U_ALU|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~2_combout\ = (\U_ALU|ShiftRight0~14_combout\ & (((\U_ALU|ShiftLeft0~50_combout\ & !\U_ALU|Mux3~2_combout\)))) # (!\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftLeft0~99_combout\) # ((\U_ALU|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~99_combout\,
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_ALU|ShiftLeft0~50_combout\,
	datad => \U_ALU|Mux3~2_combout\,
	combout => \U_ALU|Mux2~2_combout\);

-- Location: LCCOMB_X40_Y9_N0
\U_ALU|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~3_combout\ = (\U_ALU|Mux2~2_combout\ & (((\U_ALU|ShiftLeft0~105_combout\) # (!\U_ALU|Mux3~2_combout\)))) # (!\U_ALU|Mux2~2_combout\ & (\U_ALU|ShiftLeft0~53_combout\ & ((\U_ALU|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~53_combout\,
	datab => \U_ALU|ShiftLeft0~105_combout\,
	datac => \U_ALU|Mux2~2_combout\,
	datad => \U_ALU|Mux3~2_combout\,
	combout => \U_ALU|Mux2~3_combout\);

-- Location: LCCOMB_X39_Y5_N2
\U_ALU|ShiftRight1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~52_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~22_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftRight1~22_combout\,
	combout => \U_ALU|ShiftRight1~52_combout\);

-- Location: LCCOMB_X39_Y5_N28
\U_ALU|ShiftRight1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~23_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftRight1~52_combout\,
	combout => \U_ALU|ShiftRight1~23_combout\);

-- Location: LCCOMB_X39_Y5_N22
\U_ALU|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~13_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(10) & (!\U_INSTRUCTION_REG|IR15to0\(9) & (!\U_INSTRUCTION_REG|IR15to0\(8) & \U_ALU|ShiftRight0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(10),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight0~75_combout\,
	combout => \U_ALU|Mux2~13_combout\);

-- Location: LCCOMB_X39_Y5_N0
\U_ALU|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mux3~6_combout\ & (\U_ALU|ShiftRight1~23_combout\)) # (!\U_ALU|Mux3~6_combout\ & ((\U_ALU|Mux2~13_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (((!\U_ALU|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_ALU|ShiftRight1~23_combout\,
	datac => \U_ALU|Mux2~13_combout\,
	datad => \U_ALU|Mux3~6_combout\,
	combout => \U_ALU|Mux2~4_combout\);

-- Location: LCCOMB_X39_Y6_N0
\U_ALU|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~5_combout\ = (\U_ALU|Mux30~0_combout\ & ((\U_ALU|Mux2~4_combout\ & ((\U_ALU|Mux2~3_combout\))) # (!\U_ALU|Mux2~4_combout\ & (\U_ALU|ShiftLeft0~97_combout\)))) # (!\U_ALU|Mux30~0_combout\ & (((\U_ALU|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~0_combout\,
	datab => \U_ALU|ShiftLeft0~97_combout\,
	datac => \U_ALU|Mux2~3_combout\,
	datad => \U_ALU|Mux2~4_combout\,
	combout => \U_ALU|Mux2~5_combout\);

-- Location: LCCOMB_X39_Y6_N8
\U_ALU|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~11_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux2~10_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux2~10_combout\ & ((\U_ALU|Mux2~5_combout\))) # (!\U_ALU|Mux2~10_combout\ & (\U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_ALU|Mux2~10_combout\,
	datad => \U_ALU|Mux2~5_combout\,
	combout => \U_ALU|Mux2~11_combout\);

-- Location: LCCOMB_X51_Y6_N18
\U_ALU|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux2~12_combout\ = (\U_ALU|Mux0~7_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|op_1~22_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|op_1~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_1~22_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult0|auto_generated|op_1~22_combout\,
	datad => \U_ALU|Mux0~7_combout\,
	combout => \U_ALU|Mux2~12_combout\);

-- Location: LCCOMB_X51_Y6_N2
\U_PC|output[29]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[29]~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux2~12_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux2~11_combout\,
	datad => \U_ALU|Mux2~12_combout\,
	combout => \U_PC|output[29]~2_combout\);

-- Location: FF_X51_Y6_N3
\U_ALU_OUT|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[29]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(29));

-- Location: LCCOMB_X54_Y8_N18
\U_MEMORY|U_MUX_3x1|output[29]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[29]~38_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(29) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(29),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[29]~38_combout\);

-- Location: FF_X54_Y8_N19
\U_MEMORY_DATA_REG|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[29]~38_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(29));

-- Location: LCCOMB_X54_Y8_N4
\U_MEMTOREG_MUX|output[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[29]~29_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(29)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(29),
	datab => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(29),
	combout => \U_MEMTOREG_MUX|output[29]~29_combout\);

-- Location: LCCOMB_X52_Y11_N16
\U_REGISTER_FILE|registers[14][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[14][29]~feeder_combout\);

-- Location: FF_X52_Y11_N17
\U_REGISTER_FILE|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][29]~q\);

-- Location: FF_X52_Y11_N23
\U_REGISTER_FILE|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][29]~q\);

-- Location: LCCOMB_X52_Y11_N22
\U_REGISTER_FILE|Mux2~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[14][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[10][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[14][29]~q\,
	datac => \U_REGISTER_FILE|registers[10][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux2~17_combout\);

-- Location: FF_X54_Y11_N13
\U_REGISTER_FILE|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][29]~q\);

-- Location: LCCOMB_X54_Y8_N6
\U_REGISTER_FILE|registers[15][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[15][29]~feeder_combout\);

-- Location: FF_X54_Y8_N7
\U_REGISTER_FILE|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][29]~q\);

-- Location: LCCOMB_X54_Y11_N12
\U_REGISTER_FILE|Mux2~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~18_combout\ = (\U_REGISTER_FILE|Mux2~17_combout\ & (((\U_REGISTER_FILE|registers[15][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux2~17_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[11][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux2~17_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[11][29]~q\,
	datad => \U_REGISTER_FILE|registers[15][29]~q\,
	combout => \U_REGISTER_FILE|Mux2~18_combout\);

-- Location: LCCOMB_X49_Y15_N20
\U_REGISTER_FILE|registers[4][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[4][29]~feeder_combout\);

-- Location: FF_X49_Y15_N21
\U_REGISTER_FILE|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][29]~q\);

-- Location: FF_X50_Y15_N21
\U_REGISTER_FILE|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][29]~q\);

-- Location: LCCOMB_X46_Y16_N8
\U_REGISTER_FILE|registers[1][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[1][29]~feeder_combout\);

-- Location: FF_X46_Y16_N9
\U_REGISTER_FILE|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][29]~q\);

-- Location: FF_X46_Y15_N5
\U_REGISTER_FILE|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][29]~q\);

-- Location: LCCOMB_X46_Y15_N4
\U_REGISTER_FILE|Mux2~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[1][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[0][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[1][29]~q\,
	datac => \U_REGISTER_FILE|registers[0][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux2~14_combout\);

-- Location: LCCOMB_X50_Y15_N20
\U_REGISTER_FILE|Mux2~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux2~14_combout\ & ((\U_REGISTER_FILE|registers[5][29]~q\))) # (!\U_REGISTER_FILE|Mux2~14_combout\ & (\U_REGISTER_FILE|registers[4][29]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[4][29]~q\,
	datac => \U_REGISTER_FILE|registers[5][29]~q\,
	datad => \U_REGISTER_FILE|Mux2~14_combout\,
	combout => \U_REGISTER_FILE|Mux2~15_combout\);

-- Location: LCCOMB_X47_Y16_N14
\U_REGISTER_FILE|registers[9][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[9][29]~feeder_combout\);

-- Location: FF_X47_Y16_N15
\U_REGISTER_FILE|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][29]~q\);

-- Location: FF_X47_Y16_N25
\U_REGISTER_FILE|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][29]~q\);

-- Location: LCCOMB_X46_Y17_N10
\U_REGISTER_FILE|registers[12][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[12][29]~feeder_combout\);

-- Location: FF_X46_Y17_N11
\U_REGISTER_FILE|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][29]~q\);

-- Location: FF_X46_Y17_N17
\U_REGISTER_FILE|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][29]~q\);

-- Location: LCCOMB_X46_Y17_N16
\U_REGISTER_FILE|Mux2~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][29]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][29]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][29]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[8][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux2~12_combout\);

-- Location: LCCOMB_X47_Y16_N24
\U_REGISTER_FILE|Mux2~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux2~12_combout\ & ((\U_REGISTER_FILE|registers[13][29]~q\))) # (!\U_REGISTER_FILE|Mux2~12_combout\ & (\U_REGISTER_FILE|registers[9][29]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[9][29]~q\,
	datac => \U_REGISTER_FILE|registers[13][29]~q\,
	datad => \U_REGISTER_FILE|Mux2~12_combout\,
	combout => \U_REGISTER_FILE|Mux2~13_combout\);

-- Location: LCCOMB_X55_Y15_N16
\U_REGISTER_FILE|Mux2~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|Mux2~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux2~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux2~15_combout\,
	datad => \U_REGISTER_FILE|Mux2~13_combout\,
	combout => \U_REGISTER_FILE|Mux2~16_combout\);

-- Location: FF_X54_Y12_N11
\U_REGISTER_FILE|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][29]~q\);

-- Location: LCCOMB_X55_Y12_N28
\U_REGISTER_FILE|registers[3][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[3][29]~feeder_combout\);

-- Location: FF_X55_Y12_N29
\U_REGISTER_FILE|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][29]~q\);

-- Location: LCCOMB_X54_Y12_N10
\U_REGISTER_FILE|Mux2~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[3][29]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][29]~q\,
	datad => \U_REGISTER_FILE|registers[3][29]~q\,
	combout => \U_REGISTER_FILE|Mux2~10_combout\);

-- Location: FF_X54_Y11_N23
\U_REGISTER_FILE|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][29]~q\);

-- Location: LCCOMB_X55_Y12_N6
\U_REGISTER_FILE|registers[7][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[7][29]~feeder_combout\);

-- Location: FF_X55_Y12_N7
\U_REGISTER_FILE|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][29]~q\);

-- Location: LCCOMB_X54_Y11_N22
\U_REGISTER_FILE|Mux2~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~11_combout\ = (\U_REGISTER_FILE|Mux2~10_combout\ & (((\U_REGISTER_FILE|registers[7][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux2~10_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[6][29]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux2~10_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[6][29]~q\,
	datad => \U_REGISTER_FILE|registers[7][29]~q\,
	combout => \U_REGISTER_FILE|Mux2~11_combout\);

-- Location: LCCOMB_X54_Y11_N30
\U_REGISTER_FILE|Mux2~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~19_combout\ = (\U_REGISTER_FILE|Mux2~16_combout\ & ((\U_REGISTER_FILE|Mux2~18_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux2~16_combout\ & (((\U_REGISTER_FILE|Mux2~11_combout\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux2~18_combout\,
	datab => \U_REGISTER_FILE|Mux2~16_combout\,
	datac => \U_REGISTER_FILE|Mux2~11_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux2~19_combout\);

-- Location: LCCOMB_X51_Y17_N14
\U_REGISTER_FILE|registers[19][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[19][29]~feeder_combout\);

-- Location: FF_X51_Y17_N15
\U_REGISTER_FILE|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][29]~q\);

-- Location: FF_X52_Y17_N21
\U_REGISTER_FILE|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][29]~q\);

-- Location: LCCOMB_X54_Y17_N16
\U_REGISTER_FILE|registers[25][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[25][29]~feeder_combout\);

-- Location: FF_X54_Y17_N17
\U_REGISTER_FILE|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][29]~q\);

-- Location: FF_X54_Y17_N31
\U_REGISTER_FILE|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][29]~q\);

-- Location: LCCOMB_X54_Y17_N30
\U_REGISTER_FILE|Mux2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][29]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[17][29]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][29]~q\,
	datac => \U_REGISTER_FILE|registers[17][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux2~2_combout\);

-- Location: LCCOMB_X52_Y17_N20
\U_REGISTER_FILE|Mux2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux2~2_combout\ & ((\U_REGISTER_FILE|registers[27][29]~q\))) # (!\U_REGISTER_FILE|Mux2~2_combout\ & (\U_REGISTER_FILE|registers[19][29]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[19][29]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[27][29]~q\,
	datad => \U_REGISTER_FILE|Mux2~2_combout\,
	combout => \U_REGISTER_FILE|Mux2~3_combout\);

-- Location: LCCOMB_X45_Y16_N16
\U_REGISTER_FILE|registers[24][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[24][29]~feeder_combout\);

-- Location: FF_X45_Y16_N17
\U_REGISTER_FILE|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][29]~q\);

-- Location: FF_X45_Y16_N7
\U_REGISTER_FILE|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][29]~q\);

-- Location: LCCOMB_X45_Y16_N6
\U_REGISTER_FILE|Mux2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[24][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[24][29]~q\,
	datac => \U_REGISTER_FILE|registers[16][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux2~4_combout\);

-- Location: FF_X49_Y16_N27
\U_REGISTER_FILE|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][29]~q\);

-- Location: LCCOMB_X49_Y16_N24
\U_REGISTER_FILE|registers[18][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[18][29]~feeder_combout\);

-- Location: FF_X49_Y16_N25
\U_REGISTER_FILE|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][29]~q\);

-- Location: LCCOMB_X49_Y16_N26
\U_REGISTER_FILE|Mux2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~5_combout\ = (\U_REGISTER_FILE|Mux2~4_combout\ & (((\U_REGISTER_FILE|registers[26][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux2~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[18][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux2~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][29]~q\,
	datad => \U_REGISTER_FILE|registers[18][29]~q\,
	combout => \U_REGISTER_FILE|Mux2~5_combout\);

-- Location: LCCOMB_X54_Y16_N8
\U_REGISTER_FILE|Mux2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux2~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|Mux2~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux2~3_combout\,
	datad => \U_REGISTER_FILE|Mux2~5_combout\,
	combout => \U_REGISTER_FILE|Mux2~6_combout\);

-- Location: LCCOMB_X55_Y14_N18
\U_REGISTER_FILE|registers[29][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[29][29]~feeder_combout\);

-- Location: FF_X55_Y14_N19
\U_REGISTER_FILE|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][29]~q\);

-- Location: FF_X55_Y14_N21
\U_REGISTER_FILE|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][29]~q\);

-- Location: LCCOMB_X55_Y14_N20
\U_REGISTER_FILE|Mux2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][29]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][29]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][29]~q\,
	datac => \U_REGISTER_FILE|registers[21][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux2~7_combout\);

-- Location: FF_X55_Y16_N15
\U_REGISTER_FILE|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][29]~q\);

-- Location: LCCOMB_X55_Y16_N24
\U_REGISTER_FILE|registers[23][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[23][29]~feeder_combout\);

-- Location: FF_X55_Y16_N25
\U_REGISTER_FILE|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][29]~q\);

-- Location: LCCOMB_X55_Y16_N14
\U_REGISTER_FILE|Mux2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~8_combout\ = (\U_REGISTER_FILE|Mux2~7_combout\ & (((\U_REGISTER_FILE|registers[31][29]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux2~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[23][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux2~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][29]~q\,
	datad => \U_REGISTER_FILE|registers[23][29]~q\,
	combout => \U_REGISTER_FILE|Mux2~8_combout\);

-- Location: LCCOMB_X50_Y14_N10
\U_REGISTER_FILE|registers[28][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[28][29]~feeder_combout\);

-- Location: FF_X50_Y14_N11
\U_REGISTER_FILE|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][29]~q\);

-- Location: FF_X50_Y14_N1
\U_REGISTER_FILE|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][29]~q\);

-- Location: LCCOMB_X50_Y14_N0
\U_REGISTER_FILE|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][29]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][29]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[28][29]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[20][29]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux2~0_combout\);

-- Location: FF_X50_Y15_N11
\U_REGISTER_FILE|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][29]~q\);

-- Location: LCCOMB_X51_Y15_N16
\U_REGISTER_FILE|registers[30][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][29]~feeder_combout\ = \U_MEMTOREG_MUX|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[29]~29_combout\,
	combout => \U_REGISTER_FILE|registers[30][29]~feeder_combout\);

-- Location: FF_X51_Y15_N17
\U_REGISTER_FILE|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][29]~q\);

-- Location: LCCOMB_X50_Y15_N10
\U_REGISTER_FILE|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux2~0_combout\ & ((\U_REGISTER_FILE|registers[30][29]~q\))) # (!\U_REGISTER_FILE|Mux2~0_combout\ & (\U_REGISTER_FILE|registers[22][29]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux2~0_combout\,
	datac => \U_REGISTER_FILE|registers[22][29]~q\,
	datad => \U_REGISTER_FILE|registers[30][29]~q\,
	combout => \U_REGISTER_FILE|Mux2~1_combout\);

-- Location: LCCOMB_X54_Y16_N22
\U_REGISTER_FILE|Mux2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux2~6_combout\ & (\U_REGISTER_FILE|Mux2~8_combout\)) # (!\U_REGISTER_FILE|Mux2~6_combout\ & ((\U_REGISTER_FILE|Mux2~1_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|Mux2~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux2~6_combout\,
	datac => \U_REGISTER_FILE|Mux2~8_combout\,
	datad => \U_REGISTER_FILE|Mux2~1_combout\,
	combout => \U_REGISTER_FILE|Mux2~9_combout\);

-- Location: LCCOMB_X51_Y6_N30
\U_REGISTER_FILE|Mux2~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux2~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux2~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux2~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux2~19_combout\,
	datad => \U_REGISTER_FILE|Mux2~9_combout\,
	combout => \U_REGISTER_FILE|Mux2~20_combout\);

-- Location: FF_X51_Y6_N31
\U_REGA|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux2~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(29));

-- Location: LCCOMB_X54_Y8_N28
\U_MEMORY|U_MUX_3x1|output[28]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[28]~37_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(28) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(28),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[28]~37_combout\);

-- Location: FF_X54_Y8_N29
\U_MEMORY_DATA_REG|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[28]~37_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(28));

-- Location: LCCOMB_X54_Y11_N4
\U_MEMTOREG_MUX|output[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[28]~28_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(28))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \U_MEMORY_DATA_REG|output\(28),
	datad => \U_ALU_OUT|output\(28),
	combout => \U_MEMTOREG_MUX|output[28]~28_combout\);

-- Location: FF_X45_Y16_N15
\U_REGISTER_FILE|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][28]~q\);

-- Location: LCCOMB_X45_Y16_N12
\U_REGISTER_FILE|registers[24][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[24][28]~feeder_combout\);

-- Location: FF_X45_Y16_N13
\U_REGISTER_FILE|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][28]~q\);

-- Location: LCCOMB_X45_Y16_N14
\U_REGISTER_FILE|Mux3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][28]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][28]~q\,
	datad => \U_REGISTER_FILE|registers[24][28]~q\,
	combout => \U_REGISTER_FILE|Mux3~4_combout\);

-- Location: LCCOMB_X49_Y16_N8
\U_REGISTER_FILE|registers[18][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[18][28]~feeder_combout\);

-- Location: FF_X49_Y16_N9
\U_REGISTER_FILE|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][28]~q\);

-- Location: FF_X49_Y16_N11
\U_REGISTER_FILE|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][28]~q\);

-- Location: LCCOMB_X49_Y16_N10
\U_REGISTER_FILE|Mux3~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~5_combout\ = (\U_REGISTER_FILE|Mux3~4_combout\ & (((\U_REGISTER_FILE|registers[26][28]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux3~4_combout\ & (\U_REGISTER_FILE|registers[18][28]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux3~4_combout\,
	datab => \U_REGISTER_FILE|registers[18][28]~q\,
	datac => \U_REGISTER_FILE|registers[26][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux3~5_combout\);

-- Location: LCCOMB_X50_Y15_N28
\U_REGISTER_FILE|registers[22][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[22][28]~feeder_combout\);

-- Location: FF_X50_Y15_N29
\U_REGISTER_FILE|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][28]~q\);

-- Location: FF_X51_Y15_N31
\U_REGISTER_FILE|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][28]~q\);

-- Location: LCCOMB_X52_Y15_N4
\U_REGISTER_FILE|registers[28][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[28][28]~feeder_combout\);

-- Location: FF_X52_Y15_N5
\U_REGISTER_FILE|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][28]~q\);

-- Location: FF_X52_Y15_N19
\U_REGISTER_FILE|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][28]~q\);

-- Location: LCCOMB_X52_Y15_N18
\U_REGISTER_FILE|Mux3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][28]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][28]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[28][28]~q\,
	datac => \U_REGISTER_FILE|registers[20][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux3~2_combout\);

-- Location: LCCOMB_X51_Y15_N30
\U_REGISTER_FILE|Mux3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux3~2_combout\ & ((\U_REGISTER_FILE|registers[30][28]~q\))) # (!\U_REGISTER_FILE|Mux3~2_combout\ & (\U_REGISTER_FILE|registers[22][28]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[22][28]~q\,
	datac => \U_REGISTER_FILE|registers[30][28]~q\,
	datad => \U_REGISTER_FILE|Mux3~2_combout\,
	combout => \U_REGISTER_FILE|Mux3~3_combout\);

-- Location: LCCOMB_X51_Y11_N20
\U_REGISTER_FILE|Mux3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux3~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|Mux3~5_combout\,
	datad => \U_REGISTER_FILE|Mux3~3_combout\,
	combout => \U_REGISTER_FILE|Mux3~6_combout\);

-- Location: LCCOMB_X54_Y17_N28
\U_REGISTER_FILE|registers[25][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[25][28]~feeder_combout\);

-- Location: FF_X54_Y17_N29
\U_REGISTER_FILE|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][28]~q\);

-- Location: FF_X54_Y17_N11
\U_REGISTER_FILE|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][28]~q\);

-- Location: LCCOMB_X54_Y17_N10
\U_REGISTER_FILE|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][28]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[17][28]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][28]~q\,
	datac => \U_REGISTER_FILE|registers[17][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux3~0_combout\);

-- Location: FF_X49_Y17_N11
\U_REGISTER_FILE|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][28]~q\);

-- Location: LCCOMB_X50_Y17_N22
\U_REGISTER_FILE|registers[27][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[27][28]~feeder_combout\);

-- Location: FF_X50_Y17_N23
\U_REGISTER_FILE|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][28]~q\);

-- Location: LCCOMB_X49_Y17_N10
\U_REGISTER_FILE|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux3~0_combout\ & ((\U_REGISTER_FILE|registers[27][28]~q\))) # (!\U_REGISTER_FILE|Mux3~0_combout\ & (\U_REGISTER_FILE|registers[19][28]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux3~0_combout\,
	datac => \U_REGISTER_FILE|registers[19][28]~q\,
	datad => \U_REGISTER_FILE|registers[27][28]~q\,
	combout => \U_REGISTER_FILE|Mux3~1_combout\);

-- Location: LCCOMB_X54_Y14_N10
\U_REGISTER_FILE|registers[23][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[23][28]~feeder_combout\);

-- Location: FF_X54_Y14_N11
\U_REGISTER_FILE|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][28]~q\);

-- Location: LCCOMB_X52_Y14_N0
\U_REGISTER_FILE|registers[29][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[29][28]~feeder_combout\);

-- Location: FF_X52_Y14_N1
\U_REGISTER_FILE|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][28]~q\);

-- Location: FF_X55_Y14_N25
\U_REGISTER_FILE|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][28]~q\);

-- Location: LCCOMB_X55_Y14_N24
\U_REGISTER_FILE|Mux3~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][28]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][28]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][28]~q\,
	datac => \U_REGISTER_FILE|registers[21][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux3~7_combout\);

-- Location: FF_X54_Y14_N17
\U_REGISTER_FILE|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][28]~q\);

-- Location: LCCOMB_X54_Y14_N16
\U_REGISTER_FILE|Mux3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~8_combout\ = (\U_REGISTER_FILE|Mux3~7_combout\ & (((\U_REGISTER_FILE|registers[31][28]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux3~7_combout\ & (\U_REGISTER_FILE|registers[23][28]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][28]~q\,
	datab => \U_REGISTER_FILE|Mux3~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux3~8_combout\);

-- Location: LCCOMB_X50_Y11_N12
\U_REGISTER_FILE|Mux3~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~9_combout\ = (\U_REGISTER_FILE|Mux3~6_combout\ & (((\U_REGISTER_FILE|Mux3~8_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux3~6_combout\ & (\U_REGISTER_FILE|Mux3~1_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux3~6_combout\,
	datab => \U_REGISTER_FILE|Mux3~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux3~8_combout\,
	combout => \U_REGISTER_FILE|Mux3~9_combout\);

-- Location: LCCOMB_X46_Y16_N30
\U_REGISTER_FILE|registers[1][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[1][28]~feeder_combout\);

-- Location: FF_X46_Y16_N31
\U_REGISTER_FILE|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][28]~q\);

-- Location: FF_X46_Y15_N7
\U_REGISTER_FILE|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][28]~q\);

-- Location: LCCOMB_X46_Y15_N28
\U_REGISTER_FILE|registers[4][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[4][28]~feeder_combout\);

-- Location: FF_X46_Y15_N29
\U_REGISTER_FILE|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][28]~q\);

-- Location: LCCOMB_X46_Y15_N6
\U_REGISTER_FILE|Mux3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[4][28]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[0][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[0][28]~q\,
	datad => \U_REGISTER_FILE|registers[4][28]~q\,
	combout => \U_REGISTER_FILE|Mux3~14_combout\);

-- Location: FF_X50_Y15_N19
\U_REGISTER_FILE|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][28]~q\);

-- Location: LCCOMB_X50_Y15_N18
\U_REGISTER_FILE|Mux3~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~15_combout\ = (\U_REGISTER_FILE|Mux3~14_combout\ & (((\U_REGISTER_FILE|registers[5][28]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux3~14_combout\ & (\U_REGISTER_FILE|registers[1][28]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[1][28]~q\,
	datab => \U_REGISTER_FILE|Mux3~14_combout\,
	datac => \U_REGISTER_FILE|registers[5][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux3~15_combout\);

-- Location: LCCOMB_X47_Y16_N0
\U_REGISTER_FILE|registers[9][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[9][28]~feeder_combout\);

-- Location: FF_X47_Y16_N1
\U_REGISTER_FILE|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][28]~q\);

-- Location: FF_X46_Y17_N25
\U_REGISTER_FILE|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][28]~q\);

-- Location: LCCOMB_X46_Y17_N24
\U_REGISTER_FILE|Mux3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[9][28]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[9][28]~q\,
	datac => \U_REGISTER_FILE|registers[8][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux3~12_combout\);

-- Location: FF_X49_Y17_N5
\U_REGISTER_FILE|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][28]~q\);

-- Location: LCCOMB_X46_Y17_N14
\U_REGISTER_FILE|registers[12][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[12][28]~feeder_combout\);

-- Location: FF_X46_Y17_N15
\U_REGISTER_FILE|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][28]~q\);

-- Location: LCCOMB_X49_Y17_N4
\U_REGISTER_FILE|Mux3~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux3~12_combout\ & (\U_REGISTER_FILE|registers[13][28]~q\)) # (!\U_REGISTER_FILE|Mux3~12_combout\ & ((\U_REGISTER_FILE|registers[12][28]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux3~12_combout\,
	datac => \U_REGISTER_FILE|registers[13][28]~q\,
	datad => \U_REGISTER_FILE|registers[12][28]~q\,
	combout => \U_REGISTER_FILE|Mux3~13_combout\);

-- Location: LCCOMB_X50_Y15_N4
\U_REGISTER_FILE|Mux3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux3~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux3~15_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGISTER_FILE|Mux3~13_combout\,
	combout => \U_REGISTER_FILE|Mux3~16_combout\);

-- Location: FF_X56_Y11_N15
\U_REGISTER_FILE|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][28]~q\);

-- Location: LCCOMB_X56_Y11_N0
\U_REGISTER_FILE|registers[11][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[11][28]~feeder_combout\);

-- Location: FF_X56_Y11_N1
\U_REGISTER_FILE|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][28]~q\);

-- Location: LCCOMB_X56_Y11_N14
\U_REGISTER_FILE|Mux3~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[11][28]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[10][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][28]~q\,
	datad => \U_REGISTER_FILE|registers[11][28]~q\,
	combout => \U_REGISTER_FILE|Mux3~17_combout\);

-- Location: LCCOMB_X49_Y11_N24
\U_REGISTER_FILE|registers[15][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[15][28]~feeder_combout\);

-- Location: FF_X49_Y11_N25
\U_REGISTER_FILE|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][28]~q\);

-- Location: FF_X50_Y11_N15
\U_REGISTER_FILE|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][28]~q\);

-- Location: LCCOMB_X50_Y11_N14
\U_REGISTER_FILE|Mux3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~18_combout\ = (\U_REGISTER_FILE|Mux3~17_combout\ & ((\U_REGISTER_FILE|registers[15][28]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux3~17_combout\ & (((\U_REGISTER_FILE|registers[14][28]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux3~17_combout\,
	datab => \U_REGISTER_FILE|registers[15][28]~q\,
	datac => \U_REGISTER_FILE|registers[14][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux3~18_combout\);

-- Location: LCCOMB_X56_Y12_N16
\U_REGISTER_FILE|registers[6][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[6][28]~feeder_combout\);

-- Location: FF_X56_Y12_N17
\U_REGISTER_FILE|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][28]~q\);

-- Location: FF_X56_Y12_N31
\U_REGISTER_FILE|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][28]~q\);

-- Location: LCCOMB_X56_Y12_N30
\U_REGISTER_FILE|Mux3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][28]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[2][28]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[6][28]~q\,
	datac => \U_REGISTER_FILE|registers[2][28]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux3~10_combout\);

-- Location: FF_X55_Y12_N13
\U_REGISTER_FILE|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][28]~q\);

-- Location: LCCOMB_X55_Y12_N10
\U_REGISTER_FILE|registers[7][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][28]~feeder_combout\ = \U_MEMTOREG_MUX|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[28]~28_combout\,
	combout => \U_REGISTER_FILE|registers[7][28]~feeder_combout\);

-- Location: FF_X55_Y12_N11
\U_REGISTER_FILE|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][28]~q\);

-- Location: LCCOMB_X55_Y12_N12
\U_REGISTER_FILE|Mux3~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux3~10_combout\ & ((\U_REGISTER_FILE|registers[7][28]~q\))) # (!\U_REGISTER_FILE|Mux3~10_combout\ & (\U_REGISTER_FILE|registers[3][28]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux3~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux3~10_combout\,
	datac => \U_REGISTER_FILE|registers[3][28]~q\,
	datad => \U_REGISTER_FILE|registers[7][28]~q\,
	combout => \U_REGISTER_FILE|Mux3~11_combout\);

-- Location: LCCOMB_X49_Y8_N2
\U_REGISTER_FILE|Mux3~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~19_combout\ = (\U_REGISTER_FILE|Mux3~16_combout\ & ((\U_REGISTER_FILE|Mux3~18_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux3~16_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(1) & 
-- \U_REGISTER_FILE|Mux3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux3~16_combout\,
	datab => \U_REGISTER_FILE|Mux3~18_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux3~11_combout\,
	combout => \U_REGISTER_FILE|Mux3~19_combout\);

-- Location: LCCOMB_X49_Y8_N26
\U_REGISTER_FILE|Mux3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux3~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux3~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux3~9_combout\,
	datad => \U_REGISTER_FILE|Mux3~19_combout\,
	combout => \U_REGISTER_FILE|Mux3~20_combout\);

-- Location: FF_X49_Y8_N27
\U_REGA|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux3~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(28));

-- Location: LCCOMB_X52_Y10_N0
\U_MEMORY|U_MUX_3x1|output[27]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[27]~36_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(27),
	combout => \U_MEMORY|U_MUX_3x1|output[27]~36_combout\);

-- Location: FF_X52_Y10_N1
\U_MEMORY_DATA_REG|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[27]~36_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(27));

-- Location: LCCOMB_X52_Y10_N4
\U_MEMTOREG_MUX|output[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[27]~27_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(27)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(27),
	datab => \U_MEMORY_DATA_REG|output\(27),
	datad => \MemToReg~input_o\,
	combout => \U_MEMTOREG_MUX|output[27]~27_combout\);

-- Location: LCCOMB_X49_Y16_N4
\U_REGISTER_FILE|registers[18][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[18][27]~feeder_combout\);

-- Location: FF_X49_Y16_N5
\U_REGISTER_FILE|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][27]~q\);

-- Location: FF_X49_Y16_N15
\U_REGISTER_FILE|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][27]~q\);

-- Location: LCCOMB_X45_Y16_N20
\U_REGISTER_FILE|registers[24][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[24][27]~feeder_combout\);

-- Location: FF_X45_Y16_N21
\U_REGISTER_FILE|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][27]~q\);

-- Location: FF_X45_Y16_N19
\U_REGISTER_FILE|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][27]~q\);

-- Location: LCCOMB_X45_Y16_N18
\U_REGISTER_FILE|Mux4~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[24][27]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[16][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[24][27]~q\,
	datac => \U_REGISTER_FILE|registers[16][27]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux4~4_combout\);

-- Location: LCCOMB_X49_Y16_N14
\U_REGISTER_FILE|Mux4~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux4~4_combout\ & ((\U_REGISTER_FILE|registers[26][27]~q\))) # (!\U_REGISTER_FILE|Mux4~4_combout\ & (\U_REGISTER_FILE|registers[18][27]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[18][27]~q\,
	datac => \U_REGISTER_FILE|registers[26][27]~q\,
	datad => \U_REGISTER_FILE|Mux4~4_combout\,
	combout => \U_REGISTER_FILE|Mux4~5_combout\);

-- Location: LCCOMB_X54_Y17_N12
\U_REGISTER_FILE|registers[25][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[25][27]~feeder_combout\);

-- Location: FF_X54_Y17_N13
\U_REGISTER_FILE|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][27]~q\);

-- Location: FF_X54_Y17_N15
\U_REGISTER_FILE|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][27]~q\);

-- Location: LCCOMB_X54_Y17_N14
\U_REGISTER_FILE|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][27]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[25][27]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[17][27]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux4~2_combout\);

-- Location: FF_X50_Y17_N25
\U_REGISTER_FILE|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][27]~q\);

-- Location: LCCOMB_X49_Y17_N8
\U_REGISTER_FILE|registers[19][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[19][27]~feeder_combout\);

-- Location: FF_X49_Y17_N9
\U_REGISTER_FILE|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][27]~q\);

-- Location: LCCOMB_X50_Y17_N24
\U_REGISTER_FILE|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux4~2_combout\ & (\U_REGISTER_FILE|registers[27][27]~q\)) # (!\U_REGISTER_FILE|Mux4~2_combout\ & ((\U_REGISTER_FILE|registers[19][27]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux4~2_combout\,
	datac => \U_REGISTER_FILE|registers[27][27]~q\,
	datad => \U_REGISTER_FILE|registers[19][27]~q\,
	combout => \U_REGISTER_FILE|Mux4~3_combout\);

-- Location: LCCOMB_X49_Y15_N12
\U_REGISTER_FILE|Mux4~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux4~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux4~5_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux4~3_combout\,
	combout => \U_REGISTER_FILE|Mux4~6_combout\);

-- Location: LCCOMB_X55_Y16_N4
\U_REGISTER_FILE|registers[23][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[23][27]~feeder_combout\);

-- Location: FF_X55_Y16_N5
\U_REGISTER_FILE|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][27]~q\);

-- Location: FF_X55_Y16_N31
\U_REGISTER_FILE|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][27]~q\);

-- Location: FF_X56_Y14_N7
\U_REGISTER_FILE|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][27]~q\);

-- Location: LCCOMB_X56_Y14_N28
\U_REGISTER_FILE|registers[29][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[29][27]~feeder_combout\);

-- Location: FF_X56_Y14_N29
\U_REGISTER_FILE|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][27]~q\);

-- Location: LCCOMB_X56_Y14_N6
\U_REGISTER_FILE|Mux4~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][27]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[21][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[21][27]~q\,
	datad => \U_REGISTER_FILE|registers[29][27]~q\,
	combout => \U_REGISTER_FILE|Mux4~7_combout\);

-- Location: LCCOMB_X55_Y16_N30
\U_REGISTER_FILE|Mux4~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux4~7_combout\ & ((\U_REGISTER_FILE|registers[31][27]~q\))) # (!\U_REGISTER_FILE|Mux4~7_combout\ & (\U_REGISTER_FILE|registers[23][27]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][27]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][27]~q\,
	datad => \U_REGISTER_FILE|Mux4~7_combout\,
	combout => \U_REGISTER_FILE|Mux4~8_combout\);

-- Location: LCCOMB_X51_Y15_N0
\U_REGISTER_FILE|registers[30][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[30][27]~feeder_combout\);

-- Location: FF_X51_Y15_N1
\U_REGISTER_FILE|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][27]~q\);

-- Location: FF_X50_Y15_N3
\U_REGISTER_FILE|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][27]~q\);

-- Location: FF_X52_Y15_N15
\U_REGISTER_FILE|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][27]~q\);

-- Location: LCCOMB_X52_Y15_N24
\U_REGISTER_FILE|registers[28][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[28][27]~feeder_combout\);

-- Location: FF_X52_Y15_N25
\U_REGISTER_FILE|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][27]~q\);

-- Location: LCCOMB_X52_Y15_N14
\U_REGISTER_FILE|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|registers[28][27]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- (\U_REGISTER_FILE|registers[20][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[20][27]~q\,
	datad => \U_REGISTER_FILE|registers[28][27]~q\,
	combout => \U_REGISTER_FILE|Mux4~0_combout\);

-- Location: LCCOMB_X50_Y15_N2
\U_REGISTER_FILE|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux4~0_combout\ & (\U_REGISTER_FILE|registers[30][27]~q\)) # (!\U_REGISTER_FILE|Mux4~0_combout\ & ((\U_REGISTER_FILE|registers[22][27]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[30][27]~q\,
	datac => \U_REGISTER_FILE|registers[22][27]~q\,
	datad => \U_REGISTER_FILE|Mux4~0_combout\,
	combout => \U_REGISTER_FILE|Mux4~1_combout\);

-- Location: LCCOMB_X49_Y15_N6
\U_REGISTER_FILE|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~9_combout\ = (\U_REGISTER_FILE|Mux4~6_combout\ & ((\U_REGISTER_FILE|Mux4~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux4~6_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(2) & 
-- \U_REGISTER_FILE|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux4~6_combout\,
	datab => \U_REGISTER_FILE|Mux4~8_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGISTER_FILE|Mux4~1_combout\,
	combout => \U_REGISTER_FILE|Mux4~9_combout\);

-- Location: LCCOMB_X49_Y11_N28
\U_REGISTER_FILE|registers[15][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[15][27]~feeder_combout\);

-- Location: FF_X49_Y11_N29
\U_REGISTER_FILE|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][27]~q\);

-- Location: FF_X49_Y11_N7
\U_REGISTER_FILE|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][27]~q\);

-- Location: FF_X51_Y11_N11
\U_REGISTER_FILE|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][27]~q\);

-- Location: LCCOMB_X50_Y11_N30
\U_REGISTER_FILE|registers[14][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[14][27]~feeder_combout\);

-- Location: FF_X50_Y11_N31
\U_REGISTER_FILE|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][27]~q\);

-- Location: LCCOMB_X51_Y11_N10
\U_REGISTER_FILE|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][27]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[10][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][27]~q\,
	datad => \U_REGISTER_FILE|registers[14][27]~q\,
	combout => \U_REGISTER_FILE|Mux4~17_combout\);

-- Location: LCCOMB_X49_Y11_N6
\U_REGISTER_FILE|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux4~17_combout\ & (\U_REGISTER_FILE|registers[15][27]~q\)) # (!\U_REGISTER_FILE|Mux4~17_combout\ & ((\U_REGISTER_FILE|registers[11][27]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[15][27]~q\,
	datac => \U_REGISTER_FILE|registers[11][27]~q\,
	datad => \U_REGISTER_FILE|Mux4~17_combout\,
	combout => \U_REGISTER_FILE|Mux4~18_combout\);

-- Location: LCCOMB_X55_Y12_N24
\U_REGISTER_FILE|registers[3][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[3][27]~feeder_combout\);

-- Location: FF_X55_Y12_N25
\U_REGISTER_FILE|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][27]~q\);

-- Location: FF_X56_Y12_N27
\U_REGISTER_FILE|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][27]~q\);

-- Location: LCCOMB_X56_Y12_N26
\U_REGISTER_FILE|Mux4~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[3][27]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[2][27]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[3][27]~q\,
	datac => \U_REGISTER_FILE|registers[2][27]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux4~10_combout\);

-- Location: LCCOMB_X55_Y12_N18
\U_REGISTER_FILE|registers[7][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[7][27]~feeder_combout\);

-- Location: FF_X55_Y12_N19
\U_REGISTER_FILE|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][27]~q\);

-- Location: FF_X56_Y12_N9
\U_REGISTER_FILE|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][27]~q\);

-- Location: LCCOMB_X56_Y12_N8
\U_REGISTER_FILE|Mux4~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~11_combout\ = (\U_REGISTER_FILE|Mux4~10_combout\ & ((\U_REGISTER_FILE|registers[7][27]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux4~10_combout\ & (((\U_REGISTER_FILE|registers[6][27]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux4~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][27]~q\,
	datac => \U_REGISTER_FILE|registers[6][27]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux4~11_combout\);

-- Location: LCCOMB_X49_Y15_N4
\U_REGISTER_FILE|registers[4][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[4][27]~feeder_combout\);

-- Location: FF_X49_Y15_N5
\U_REGISTER_FILE|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][27]~q\);

-- Location: FF_X50_Y15_N13
\U_REGISTER_FILE|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][27]~q\);

-- Location: LCCOMB_X46_Y16_N16
\U_REGISTER_FILE|registers[1][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[1][27]~feeder_combout\);

-- Location: FF_X46_Y16_N17
\U_REGISTER_FILE|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][27]~q\);

-- Location: FF_X49_Y15_N11
\U_REGISTER_FILE|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][27]~q\);

-- Location: LCCOMB_X49_Y15_N10
\U_REGISTER_FILE|Mux4~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[1][27]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[0][27]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[1][27]~q\,
	datac => \U_REGISTER_FILE|registers[0][27]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux4~14_combout\);

-- Location: LCCOMB_X50_Y15_N12
\U_REGISTER_FILE|Mux4~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux4~14_combout\ & ((\U_REGISTER_FILE|registers[5][27]~q\))) # (!\U_REGISTER_FILE|Mux4~14_combout\ & (\U_REGISTER_FILE|registers[4][27]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[4][27]~q\,
	datac => \U_REGISTER_FILE|registers[5][27]~q\,
	datad => \U_REGISTER_FILE|Mux4~14_combout\,
	combout => \U_REGISTER_FILE|Mux4~15_combout\);

-- Location: LCCOMB_X47_Y16_N4
\U_REGISTER_FILE|registers[9][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[9][27]~feeder_combout\);

-- Location: FF_X47_Y16_N5
\U_REGISTER_FILE|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][27]~q\);

-- Location: FF_X47_Y16_N31
\U_REGISTER_FILE|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][27]~q\);

-- Location: LCCOMB_X46_Y17_N6
\U_REGISTER_FILE|registers[12][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][27]~feeder_combout\ = \U_MEMTOREG_MUX|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[27]~27_combout\,
	combout => \U_REGISTER_FILE|registers[12][27]~feeder_combout\);

-- Location: FF_X46_Y17_N7
\U_REGISTER_FILE|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][27]~q\);

-- Location: FF_X46_Y17_N9
\U_REGISTER_FILE|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][27]~q\);

-- Location: LCCOMB_X46_Y17_N8
\U_REGISTER_FILE|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][27]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][27]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][27]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[8][27]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux4~12_combout\);

-- Location: LCCOMB_X47_Y16_N30
\U_REGISTER_FILE|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux4~12_combout\ & ((\U_REGISTER_FILE|registers[13][27]~q\))) # (!\U_REGISTER_FILE|Mux4~12_combout\ & (\U_REGISTER_FILE|registers[9][27]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[9][27]~q\,
	datac => \U_REGISTER_FILE|registers[13][27]~q\,
	datad => \U_REGISTER_FILE|Mux4~12_combout\,
	combout => \U_REGISTER_FILE|Mux4~13_combout\);

-- Location: LCCOMB_X50_Y15_N6
\U_REGISTER_FILE|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux4~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux4~15_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux4~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux4~13_combout\,
	combout => \U_REGISTER_FILE|Mux4~16_combout\);

-- Location: LCCOMB_X49_Y11_N22
\U_REGISTER_FILE|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux4~16_combout\ & (\U_REGISTER_FILE|Mux4~18_combout\)) # (!\U_REGISTER_FILE|Mux4~16_combout\ & ((\U_REGISTER_FILE|Mux4~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux4~18_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux4~11_combout\,
	datad => \U_REGISTER_FILE|Mux4~16_combout\,
	combout => \U_REGISTER_FILE|Mux4~19_combout\);

-- Location: LCCOMB_X46_Y7_N12
\U_REGISTER_FILE|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux4~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux4~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux4~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux4~19_combout\,
	combout => \U_REGISTER_FILE|Mux4~20_combout\);

-- Location: FF_X46_Y7_N13
\U_REGA|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux4~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(27));

-- Location: LCCOMB_X54_Y8_N30
\U_MEMORY|U_MUX_3x1|output[26]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[26]~35_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(26),
	combout => \U_MEMORY|U_MUX_3x1|output[26]~35_combout\);

-- Location: FF_X54_Y8_N31
\U_MEMORY_DATA_REG|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[26]~35_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(26));

-- Location: LCCOMB_X50_Y12_N2
\U_MEMTOREG_MUX|output[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[26]~26_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(26))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(26),
	datac => \MemToReg~input_o\,
	datad => \U_ALU_OUT|output\(26),
	combout => \U_MEMTOREG_MUX|output[26]~26_combout\);

-- Location: LCCOMB_X54_Y17_N4
\U_REGISTER_FILE|registers[25][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[25][26]~feeder_combout\);

-- Location: FF_X54_Y17_N5
\U_REGISTER_FILE|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][26]~q\);

-- Location: FF_X54_Y17_N3
\U_REGISTER_FILE|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][26]~q\);

-- Location: LCCOMB_X54_Y17_N2
\U_REGISTER_FILE|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][26]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[17][26]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][26]~q\,
	datac => \U_REGISTER_FILE|registers[17][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux5~0_combout\);

-- Location: LCCOMB_X45_Y17_N10
\U_REGISTER_FILE|registers[27][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[27][26]~feeder_combout\);

-- Location: FF_X45_Y17_N11
\U_REGISTER_FILE|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][26]~q\);

-- Location: FF_X49_Y17_N25
\U_REGISTER_FILE|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][26]~q\);

-- Location: LCCOMB_X49_Y17_N24
\U_REGISTER_FILE|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~1_combout\ = (\U_REGISTER_FILE|Mux5~0_combout\ & ((\U_REGISTER_FILE|registers[27][26]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux5~0_combout\ & (((\U_REGISTER_FILE|registers[19][26]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux5~0_combout\,
	datab => \U_REGISTER_FILE|registers[27][26]~q\,
	datac => \U_REGISTER_FILE|registers[19][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux5~1_combout\);

-- Location: LCCOMB_X45_Y16_N8
\U_REGISTER_FILE|registers[24][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[24][26]~feeder_combout\);

-- Location: FF_X45_Y16_N9
\U_REGISTER_FILE|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][26]~q\);

-- Location: FF_X45_Y16_N3
\U_REGISTER_FILE|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][26]~q\);

-- Location: LCCOMB_X45_Y16_N2
\U_REGISTER_FILE|Mux5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[24][26]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[16][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[24][26]~q\,
	datac => \U_REGISTER_FILE|registers[16][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux5~4_combout\);

-- Location: FF_X49_Y16_N23
\U_REGISTER_FILE|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][26]~q\);

-- Location: LCCOMB_X49_Y16_N16
\U_REGISTER_FILE|registers[18][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[18][26]~feeder_combout\);

-- Location: FF_X49_Y16_N17
\U_REGISTER_FILE|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][26]~q\);

-- Location: LCCOMB_X49_Y16_N22
\U_REGISTER_FILE|Mux5~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~5_combout\ = (\U_REGISTER_FILE|Mux5~4_combout\ & (((\U_REGISTER_FILE|registers[26][26]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux5~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[18][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux5~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][26]~q\,
	datad => \U_REGISTER_FILE|registers[18][26]~q\,
	combout => \U_REGISTER_FILE|Mux5~5_combout\);

-- Location: LCCOMB_X51_Y15_N24
\U_REGISTER_FILE|registers[22][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[22][26]~feeder_combout\);

-- Location: FF_X51_Y15_N25
\U_REGISTER_FILE|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][26]~q\);

-- Location: FF_X51_Y15_N15
\U_REGISTER_FILE|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][26]~q\);

-- Location: FF_X52_Y15_N23
\U_REGISTER_FILE|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][26]~q\);

-- Location: LCCOMB_X52_Y15_N20
\U_REGISTER_FILE|registers[28][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[28][26]~feeder_combout\);

-- Location: FF_X52_Y15_N21
\U_REGISTER_FILE|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][26]~q\);

-- Location: LCCOMB_X52_Y15_N22
\U_REGISTER_FILE|Mux5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|registers[28][26]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- (\U_REGISTER_FILE|registers[20][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[20][26]~q\,
	datad => \U_REGISTER_FILE|registers[28][26]~q\,
	combout => \U_REGISTER_FILE|Mux5~2_combout\);

-- Location: LCCOMB_X51_Y15_N14
\U_REGISTER_FILE|Mux5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux5~2_combout\ & ((\U_REGISTER_FILE|registers[30][26]~q\))) # (!\U_REGISTER_FILE|Mux5~2_combout\ & (\U_REGISTER_FILE|registers[22][26]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[22][26]~q\,
	datac => \U_REGISTER_FILE|registers[30][26]~q\,
	datad => \U_REGISTER_FILE|Mux5~2_combout\,
	combout => \U_REGISTER_FILE|Mux5~3_combout\);

-- Location: LCCOMB_X50_Y15_N16
\U_REGISTER_FILE|Mux5~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux5~3_combout\) # (\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux5~5_combout\ & ((!\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux5~5_combout\,
	datac => \U_REGISTER_FILE|Mux5~3_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux5~6_combout\);

-- Location: FF_X56_Y14_N31
\U_REGISTER_FILE|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][26]~q\);

-- Location: LCCOMB_X56_Y14_N12
\U_REGISTER_FILE|registers[29][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[29][26]~feeder_combout\);

-- Location: FF_X56_Y14_N13
\U_REGISTER_FILE|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][26]~q\);

-- Location: LCCOMB_X56_Y14_N30
\U_REGISTER_FILE|Mux5~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][26]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[21][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[21][26]~q\,
	datad => \U_REGISTER_FILE|registers[29][26]~q\,
	combout => \U_REGISTER_FILE|Mux5~7_combout\);

-- Location: FF_X56_Y15_N27
\U_REGISTER_FILE|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][26]~q\);

-- Location: LCCOMB_X56_Y15_N12
\U_REGISTER_FILE|registers[23][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[23][26]~feeder_combout\);

-- Location: FF_X56_Y15_N13
\U_REGISTER_FILE|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][26]~q\);

-- Location: LCCOMB_X56_Y15_N26
\U_REGISTER_FILE|Mux5~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux5~7_combout\ & (\U_REGISTER_FILE|registers[31][26]~q\)) # (!\U_REGISTER_FILE|Mux5~7_combout\ & ((\U_REGISTER_FILE|registers[23][26]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux5~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux5~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][26]~q\,
	datad => \U_REGISTER_FILE|registers[23][26]~q\,
	combout => \U_REGISTER_FILE|Mux5~8_combout\);

-- Location: LCCOMB_X49_Y15_N26
\U_REGISTER_FILE|Mux5~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux5~6_combout\ & ((\U_REGISTER_FILE|Mux5~8_combout\))) # (!\U_REGISTER_FILE|Mux5~6_combout\ & (\U_REGISTER_FILE|Mux5~1_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & (((\U_REGISTER_FILE|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux5~1_combout\,
	datac => \U_REGISTER_FILE|Mux5~6_combout\,
	datad => \U_REGISTER_FILE|Mux5~8_combout\,
	combout => \U_REGISTER_FILE|Mux5~9_combout\);

-- Location: LCCOMB_X50_Y12_N12
\U_REGISTER_FILE|registers[15][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[15][26]~feeder_combout\);

-- Location: FF_X50_Y12_N13
\U_REGISTER_FILE|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][26]~q\);

-- Location: FF_X50_Y12_N23
\U_REGISTER_FILE|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][26]~q\);

-- Location: LCCOMB_X56_Y11_N4
\U_REGISTER_FILE|registers[11][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[11][26]~feeder_combout\);

-- Location: FF_X56_Y11_N5
\U_REGISTER_FILE|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][26]~q\);

-- Location: FF_X56_Y11_N23
\U_REGISTER_FILE|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][26]~q\);

-- Location: LCCOMB_X56_Y11_N22
\U_REGISTER_FILE|Mux5~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[11][26]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[10][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[11][26]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux5~17_combout\);

-- Location: LCCOMB_X50_Y12_N22
\U_REGISTER_FILE|Mux5~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux5~17_combout\ & (\U_REGISTER_FILE|registers[15][26]~q\)) # (!\U_REGISTER_FILE|Mux5~17_combout\ & ((\U_REGISTER_FILE|registers[14][26]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][26]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[14][26]~q\,
	datad => \U_REGISTER_FILE|Mux5~17_combout\,
	combout => \U_REGISTER_FILE|Mux5~18_combout\);

-- Location: LCCOMB_X56_Y12_N28
\U_REGISTER_FILE|registers[6][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[6][26]~feeder_combout\);

-- Location: FF_X56_Y12_N29
\U_REGISTER_FILE|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][26]~q\);

-- Location: FF_X56_Y12_N3
\U_REGISTER_FILE|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][26]~q\);

-- Location: LCCOMB_X56_Y12_N2
\U_REGISTER_FILE|Mux5~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[6][26]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[2][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[6][26]~q\,
	datac => \U_REGISTER_FILE|registers[2][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux5~10_combout\);

-- Location: LCCOMB_X55_Y12_N2
\U_REGISTER_FILE|registers[7][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[7][26]~feeder_combout\);

-- Location: FF_X55_Y12_N3
\U_REGISTER_FILE|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][26]~q\);

-- Location: FF_X55_Y12_N17
\U_REGISTER_FILE|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][26]~q\);

-- Location: LCCOMB_X55_Y12_N16
\U_REGISTER_FILE|Mux5~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~11_combout\ = (\U_REGISTER_FILE|Mux5~10_combout\ & ((\U_REGISTER_FILE|registers[7][26]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux5~10_combout\ & (((\U_REGISTER_FILE|registers[3][26]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux5~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][26]~q\,
	datac => \U_REGISTER_FILE|registers[3][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux5~11_combout\);

-- Location: LCCOMB_X49_Y12_N10
\U_REGISTER_FILE|registers[1][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[1][26]~feeder_combout\);

-- Location: FF_X49_Y12_N11
\U_REGISTER_FILE|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][26]~q\);

-- Location: FF_X49_Y12_N17
\U_REGISTER_FILE|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][26]~q\);

-- Location: LCCOMB_X49_Y15_N28
\U_REGISTER_FILE|registers[4][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[4][26]~feeder_combout\);

-- Location: FF_X49_Y15_N29
\U_REGISTER_FILE|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][26]~q\);

-- Location: FF_X49_Y15_N23
\U_REGISTER_FILE|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][26]~q\);

-- Location: LCCOMB_X49_Y15_N22
\U_REGISTER_FILE|Mux5~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[4][26]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[0][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[4][26]~q\,
	datac => \U_REGISTER_FILE|registers[0][26]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux5~14_combout\);

-- Location: LCCOMB_X49_Y12_N16
\U_REGISTER_FILE|Mux5~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux5~14_combout\ & ((\U_REGISTER_FILE|registers[5][26]~q\))) # (!\U_REGISTER_FILE|Mux5~14_combout\ & (\U_REGISTER_FILE|registers[1][26]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[1][26]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[5][26]~q\,
	datad => \U_REGISTER_FILE|Mux5~14_combout\,
	combout => \U_REGISTER_FILE|Mux5~15_combout\);

-- Location: LCCOMB_X47_Y17_N26
\U_REGISTER_FILE|registers[12][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[12][26]~feeder_combout\);

-- Location: FF_X47_Y17_N27
\U_REGISTER_FILE|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][26]~q\);

-- Location: FF_X49_Y17_N31
\U_REGISTER_FILE|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][26]~q\);

-- Location: FF_X47_Y17_N25
\U_REGISTER_FILE|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][26]~q\);

-- Location: LCCOMB_X47_Y16_N26
\U_REGISTER_FILE|registers[9][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][26]~feeder_combout\ = \U_MEMTOREG_MUX|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[26]~26_combout\,
	combout => \U_REGISTER_FILE|registers[9][26]~feeder_combout\);

-- Location: FF_X47_Y16_N27
\U_REGISTER_FILE|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][26]~q\);

-- Location: LCCOMB_X47_Y17_N24
\U_REGISTER_FILE|Mux5~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[9][26]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[8][26]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[8][26]~q\,
	datad => \U_REGISTER_FILE|registers[9][26]~q\,
	combout => \U_REGISTER_FILE|Mux5~12_combout\);

-- Location: LCCOMB_X49_Y17_N30
\U_REGISTER_FILE|Mux5~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux5~12_combout\ & ((\U_REGISTER_FILE|registers[13][26]~q\))) # (!\U_REGISTER_FILE|Mux5~12_combout\ & (\U_REGISTER_FILE|registers[12][26]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[12][26]~q\,
	datac => \U_REGISTER_FILE|registers[13][26]~q\,
	datad => \U_REGISTER_FILE|Mux5~12_combout\,
	combout => \U_REGISTER_FILE|Mux5~13_combout\);

-- Location: LCCOMB_X49_Y12_N14
\U_REGISTER_FILE|Mux5~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux5~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux5~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux5~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux5~16_combout\);

-- Location: LCCOMB_X50_Y12_N26
\U_REGISTER_FILE|Mux5~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux5~16_combout\ & (\U_REGISTER_FILE|Mux5~18_combout\)) # (!\U_REGISTER_FILE|Mux5~16_combout\ & ((\U_REGISTER_FILE|Mux5~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux5~18_combout\,
	datab => \U_REGISTER_FILE|Mux5~11_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux5~16_combout\,
	combout => \U_REGISTER_FILE|Mux5~19_combout\);

-- Location: LCCOMB_X49_Y5_N24
\U_REGISTER_FILE|Mux5~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux5~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux5~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux5~9_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux5~19_combout\,
	combout => \U_REGISTER_FILE|Mux5~20_combout\);

-- Location: FF_X49_Y5_N25
\U_REGA|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux5~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(26));

-- Location: LCCOMB_X55_Y8_N28
\U_MEMORY|U_MUX_3x1|output[24]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[24]~26_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(24),
	combout => \U_MEMORY|U_MUX_3x1|output[24]~26_combout\);

-- Location: FF_X55_Y8_N29
\U_MEMORY_DATA_REG|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[24]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(24));

-- Location: LCCOMB_X55_Y11_N16
\U_MEMTOREG_MUX|output[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[24]~24_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(24))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \U_MEMORY_DATA_REG|output\(24),
	datad => \U_ALU_OUT|output\(24),
	combout => \U_MEMTOREG_MUX|output[24]~24_combout\);

-- Location: LCCOMB_X47_Y17_N14
\U_REGISTER_FILE|registers[12][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[12][24]~feeder_combout\);

-- Location: FF_X47_Y17_N15
\U_REGISTER_FILE|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][24]~q\);

-- Location: FF_X47_Y16_N13
\U_REGISTER_FILE|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][24]~q\);

-- Location: LCCOMB_X47_Y16_N6
\U_REGISTER_FILE|registers[9][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[9][24]~feeder_combout\);

-- Location: FF_X47_Y16_N7
\U_REGISTER_FILE|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][24]~q\);

-- Location: FF_X47_Y17_N17
\U_REGISTER_FILE|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][24]~q\);

-- Location: LCCOMB_X47_Y17_N16
\U_REGISTER_FILE|Mux7~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[9][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[8][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[9][24]~q\,
	datac => \U_REGISTER_FILE|registers[8][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux7~12_combout\);

-- Location: LCCOMB_X47_Y16_N12
\U_REGISTER_FILE|Mux7~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux7~12_combout\ & ((\U_REGISTER_FILE|registers[13][24]~q\))) # (!\U_REGISTER_FILE|Mux7~12_combout\ & (\U_REGISTER_FILE|registers[12][24]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[12][24]~q\,
	datac => \U_REGISTER_FILE|registers[13][24]~q\,
	datad => \U_REGISTER_FILE|Mux7~12_combout\,
	combout => \U_REGISTER_FILE|Mux7~13_combout\);

-- Location: LCCOMB_X49_Y12_N30
\U_REGISTER_FILE|registers[1][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[1][24]~feeder_combout\);

-- Location: FF_X49_Y12_N31
\U_REGISTER_FILE|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][24]~q\);

-- Location: FF_X49_Y12_N13
\U_REGISTER_FILE|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][24]~q\);

-- Location: LCCOMB_X49_Y15_N18
\U_REGISTER_FILE|registers[4][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[4][24]~feeder_combout\);

-- Location: FF_X49_Y15_N19
\U_REGISTER_FILE|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][24]~q\);

-- Location: FF_X49_Y15_N17
\U_REGISTER_FILE|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][24]~q\);

-- Location: LCCOMB_X49_Y15_N16
\U_REGISTER_FILE|Mux7~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[4][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[0][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[4][24]~q\,
	datac => \U_REGISTER_FILE|registers[0][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux7~14_combout\);

-- Location: LCCOMB_X49_Y12_N12
\U_REGISTER_FILE|Mux7~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux7~14_combout\ & ((\U_REGISTER_FILE|registers[5][24]~q\))) # (!\U_REGISTER_FILE|Mux7~14_combout\ & (\U_REGISTER_FILE|registers[1][24]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[1][24]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[5][24]~q\,
	datad => \U_REGISTER_FILE|Mux7~14_combout\,
	combout => \U_REGISTER_FILE|Mux7~15_combout\);

-- Location: LCCOMB_X49_Y12_N6
\U_REGISTER_FILE|Mux7~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|Mux7~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux7~13_combout\,
	datad => \U_REGISTER_FILE|Mux7~15_combout\,
	combout => \U_REGISTER_FILE|Mux7~16_combout\);

-- Location: LCCOMB_X54_Y11_N0
\U_REGISTER_FILE|registers[6][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[6][24]~feeder_combout\);

-- Location: FF_X54_Y11_N1
\U_REGISTER_FILE|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][24]~q\);

-- Location: FF_X56_Y12_N23
\U_REGISTER_FILE|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][24]~q\);

-- Location: LCCOMB_X56_Y12_N22
\U_REGISTER_FILE|Mux7~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[6][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[2][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][24]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[2][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux7~10_combout\);

-- Location: LCCOMB_X52_Y12_N2
\U_REGISTER_FILE|registers[7][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[7][24]~feeder_combout\);

-- Location: FF_X52_Y12_N3
\U_REGISTER_FILE|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][24]~q\);

-- Location: FF_X52_Y12_N9
\U_REGISTER_FILE|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][24]~q\);

-- Location: LCCOMB_X52_Y12_N8
\U_REGISTER_FILE|Mux7~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~11_combout\ = (\U_REGISTER_FILE|Mux7~10_combout\ & ((\U_REGISTER_FILE|registers[7][24]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux7~10_combout\ & (((\U_REGISTER_FILE|registers[3][24]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux7~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][24]~q\,
	datac => \U_REGISTER_FILE|registers[3][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux7~11_combout\);

-- Location: FF_X55_Y11_N17
\U_REGISTER_FILE|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][24]~q\);

-- Location: FF_X55_Y11_N3
\U_REGISTER_FILE|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][24]~q\);

-- Location: LCCOMB_X56_Y11_N6
\U_REGISTER_FILE|registers[11][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[11][24]~feeder_combout\);

-- Location: FF_X56_Y11_N7
\U_REGISTER_FILE|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][24]~q\);

-- Location: FF_X56_Y11_N17
\U_REGISTER_FILE|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][24]~q\);

-- Location: LCCOMB_X56_Y11_N16
\U_REGISTER_FILE|Mux7~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[11][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[10][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[11][24]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux7~17_combout\);

-- Location: LCCOMB_X55_Y11_N2
\U_REGISTER_FILE|Mux7~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux7~17_combout\ & (\U_REGISTER_FILE|registers[15][24]~q\)) # (!\U_REGISTER_FILE|Mux7~17_combout\ & ((\U_REGISTER_FILE|registers[14][24]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[15][24]~q\,
	datac => \U_REGISTER_FILE|registers[14][24]~q\,
	datad => \U_REGISTER_FILE|Mux7~17_combout\,
	combout => \U_REGISTER_FILE|Mux7~18_combout\);

-- Location: LCCOMB_X49_Y12_N24
\U_REGISTER_FILE|Mux7~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~19_combout\ = (\U_REGISTER_FILE|Mux7~16_combout\ & (((\U_REGISTER_FILE|Mux7~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux7~16_combout\ & (\U_REGISTER_FILE|Mux7~11_combout\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux7~16_combout\,
	datab => \U_REGISTER_FILE|Mux7~11_combout\,
	datac => \U_REGISTER_FILE|Mux7~18_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux7~19_combout\);

-- Location: LCCOMB_X54_Y15_N22
\U_REGISTER_FILE|registers[27][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[27][24]~feeder_combout\);

-- Location: FF_X54_Y15_N23
\U_REGISTER_FILE|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][24]~q\);

-- Location: FF_X54_Y18_N17
\U_REGISTER_FILE|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][24]~q\);

-- Location: LCCOMB_X54_Y17_N20
\U_REGISTER_FILE|registers[25][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[25][24]~feeder_combout\);

-- Location: FF_X54_Y17_N21
\U_REGISTER_FILE|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][24]~q\);

-- Location: FF_X54_Y17_N19
\U_REGISTER_FILE|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][24]~q\);

-- Location: LCCOMB_X54_Y17_N18
\U_REGISTER_FILE|Mux7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][24]~q\,
	datac => \U_REGISTER_FILE|registers[17][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux7~0_combout\);

-- Location: LCCOMB_X54_Y18_N16
\U_REGISTER_FILE|Mux7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux7~0_combout\ & (\U_REGISTER_FILE|registers[27][24]~q\)) # (!\U_REGISTER_FILE|Mux7~0_combout\ & ((\U_REGISTER_FILE|registers[19][24]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[27][24]~q\,
	datac => \U_REGISTER_FILE|registers[19][24]~q\,
	datad => \U_REGISTER_FILE|Mux7~0_combout\,
	combout => \U_REGISTER_FILE|Mux7~1_combout\);

-- Location: LCCOMB_X49_Y16_N28
\U_REGISTER_FILE|registers[18][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[18][24]~feeder_combout\);

-- Location: FF_X49_Y16_N29
\U_REGISTER_FILE|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][24]~q\);

-- Location: FF_X49_Y16_N19
\U_REGISTER_FILE|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][24]~q\);

-- Location: FF_X50_Y18_N23
\U_REGISTER_FILE|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][24]~q\);

-- Location: LCCOMB_X50_Y18_N20
\U_REGISTER_FILE|registers[24][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[24][24]~feeder_combout\);

-- Location: FF_X50_Y18_N21
\U_REGISTER_FILE|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][24]~q\);

-- Location: LCCOMB_X50_Y18_N22
\U_REGISTER_FILE|Mux7~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][24]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][24]~q\,
	datad => \U_REGISTER_FILE|registers[24][24]~q\,
	combout => \U_REGISTER_FILE|Mux7~4_combout\);

-- Location: LCCOMB_X49_Y16_N18
\U_REGISTER_FILE|Mux7~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux7~4_combout\ & ((\U_REGISTER_FILE|registers[26][24]~q\))) # (!\U_REGISTER_FILE|Mux7~4_combout\ & (\U_REGISTER_FILE|registers[18][24]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[18][24]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][24]~q\,
	datad => \U_REGISTER_FILE|Mux7~4_combout\,
	combout => \U_REGISTER_FILE|Mux7~5_combout\);

-- Location: LCCOMB_X47_Y12_N28
\U_REGISTER_FILE|registers[22][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[22][24]~feeder_combout\);

-- Location: FF_X47_Y12_N29
\U_REGISTER_FILE|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][24]~q\);

-- Location: FF_X51_Y15_N7
\U_REGISTER_FILE|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][24]~q\);

-- Location: FF_X52_Y15_N3
\U_REGISTER_FILE|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][24]~q\);

-- Location: LCCOMB_X52_Y15_N16
\U_REGISTER_FILE|registers[28][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[28][24]~feeder_combout\);

-- Location: FF_X52_Y15_N17
\U_REGISTER_FILE|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][24]~q\);

-- Location: LCCOMB_X52_Y15_N2
\U_REGISTER_FILE|Mux7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|registers[28][24]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- (\U_REGISTER_FILE|registers[20][24]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[20][24]~q\,
	datad => \U_REGISTER_FILE|registers[28][24]~q\,
	combout => \U_REGISTER_FILE|Mux7~2_combout\);

-- Location: LCCOMB_X51_Y15_N6
\U_REGISTER_FILE|Mux7~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux7~2_combout\ & ((\U_REGISTER_FILE|registers[30][24]~q\))) # (!\U_REGISTER_FILE|Mux7~2_combout\ & (\U_REGISTER_FILE|registers[22][24]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[22][24]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[30][24]~q\,
	datad => \U_REGISTER_FILE|Mux7~2_combout\,
	combout => \U_REGISTER_FILE|Mux7~3_combout\);

-- Location: LCCOMB_X54_Y16_N24
\U_REGISTER_FILE|Mux7~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|Mux7~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux7~5_combout\,
	datad => \U_REGISTER_FILE|Mux7~3_combout\,
	combout => \U_REGISTER_FILE|Mux7~6_combout\);

-- Location: LCCOMB_X55_Y14_N12
\U_REGISTER_FILE|registers[29][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[29][24]~feeder_combout\);

-- Location: FF_X55_Y14_N13
\U_REGISTER_FILE|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][24]~q\);

-- Location: FF_X55_Y14_N23
\U_REGISTER_FILE|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][24]~q\);

-- Location: LCCOMB_X55_Y14_N22
\U_REGISTER_FILE|Mux7~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[29][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[21][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[29][24]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[21][24]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux7~7_combout\);

-- Location: FF_X55_Y16_N27
\U_REGISTER_FILE|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][24]~q\);

-- Location: LCCOMB_X55_Y16_N12
\U_REGISTER_FILE|registers[23][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][24]~feeder_combout\ = \U_MEMTOREG_MUX|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[24]~24_combout\,
	combout => \U_REGISTER_FILE|registers[23][24]~feeder_combout\);

-- Location: FF_X55_Y16_N13
\U_REGISTER_FILE|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][24]~q\);

-- Location: LCCOMB_X55_Y16_N26
\U_REGISTER_FILE|Mux7~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~8_combout\ = (\U_REGISTER_FILE|Mux7~7_combout\ & (((\U_REGISTER_FILE|registers[31][24]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux7~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[23][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux7~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][24]~q\,
	datad => \U_REGISTER_FILE|registers[23][24]~q\,
	combout => \U_REGISTER_FILE|Mux7~8_combout\);

-- Location: LCCOMB_X54_Y16_N10
\U_REGISTER_FILE|Mux7~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux7~6_combout\ & ((\U_REGISTER_FILE|Mux7~8_combout\))) # (!\U_REGISTER_FILE|Mux7~6_combout\ & (\U_REGISTER_FILE|Mux7~1_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & (((\U_REGISTER_FILE|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux7~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux7~6_combout\,
	datad => \U_REGISTER_FILE|Mux7~8_combout\,
	combout => \U_REGISTER_FILE|Mux7~9_combout\);

-- Location: LCCOMB_X51_Y5_N8
\U_REGISTER_FILE|Mux7~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux7~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux7~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux7~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux7~19_combout\,
	datad => \U_REGISTER_FILE|Mux7~9_combout\,
	combout => \U_REGISTER_FILE|Mux7~20_combout\);

-- Location: FF_X51_Y5_N9
\U_REGA|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux7~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(24));

-- Location: LCCOMB_X52_Y8_N2
\U_MEMORY|U_MUX_3x1|output[21]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[21]~33_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(21),
	combout => \U_MEMORY|U_MUX_3x1|output[21]~33_combout\);

-- Location: FF_X52_Y8_N15
\U_INSTRUCTION_REG|IR25to0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[21]~33_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(21));

-- Location: FF_X51_Y5_N25
\U_PC|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[23]~19_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(21),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(23));

-- Location: LCCOMB_X51_Y5_N14
\U_REGA_MUX|output[23]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[23]~10_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(23))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(23),
	datad => \U_PC|output\(23),
	combout => \U_REGA_MUX|output[23]~10_combout\);

-- Location: LCCOMB_X42_Y5_N20
\U_ALU|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~9_combout\ = (\U_ALU|Mux8~7_combout\ & ((\U_REGA_MUX|output[23]~10_combout\))) # (!\U_ALU|Mux8~7_combout\ & (!\U_ALU|Mux3~5_combout\ & !\U_REGA_MUX|output[23]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datac => \U_ALU|Mux8~7_combout\,
	datad => \U_REGA_MUX|output[23]~10_combout\,
	combout => \U_ALU|Mux8~9_combout\);

-- Location: LCCOMB_X42_Y5_N26
\U_ALU|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~10_combout\ = (\U_ALU|Mux3~5_combout\ & (\U_REGB_MUX|output[23]~42_combout\ & (\U_ALU|Mux8~7_combout\ & \U_REGA_MUX|output[23]~10_combout\))) # (!\U_ALU|Mux3~5_combout\ & (\U_REGB_MUX|output[23]~42_combout\ $ (\U_ALU|Mux8~7_combout\ $ 
-- (\U_REGA_MUX|output[23]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[23]~42_combout\,
	datac => \U_ALU|Mux8~7_combout\,
	datad => \U_REGA_MUX|output[23]~10_combout\,
	combout => \U_ALU|Mux8~10_combout\);

-- Location: LCCOMB_X42_Y5_N4
\U_ALU|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~15_combout\ = (\U_ALU|Mux3~3_combout\ & (\U_ALU|Mux3~4_combout\ & ((\U_REGA_MUX|output[23]~10_combout\) # (\U_REGB_MUX|output[23]~42_combout\)))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[23]~10_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_REGB_MUX|output[23]~42_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux8~15_combout\);

-- Location: LCCOMB_X42_Y5_N22
\U_ALU|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~16_combout\ = (\U_ALU|Mux8~15_combout\) # ((!\U_ALU|Mux3~4_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1)) # (!\U_ALU|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|Mux8~15_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux8~16_combout\);

-- Location: LCCOMB_X41_Y7_N14
\U_ALU|ShiftRight1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~41_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_REGA_MUX|output[31]~7_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~78_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|ShiftRight1~41_combout\);

-- Location: LCCOMB_X38_Y6_N28
\U_ALU|ShiftLeft0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~65_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[8]~20_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[9]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_REGA_MUX|output[8]~20_combout\,
	datac => \U_REGA_MUX|output[9]~19_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(6),
	combout => \U_ALU|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X38_Y6_N30
\U_ALU|ShiftLeft0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~64_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[10]~31_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[11]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[11]~30_combout\,
	datad => \U_REGA_MUX|output[10]~31_combout\,
	combout => \U_ALU|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X41_Y8_N26
\U_ALU|ShiftLeft0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~62_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (((\U_REGA_MUX|output[12]~29_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7)))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[13]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[12]~29_combout\,
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X41_Y8_N0
\U_ALU|ShiftLeft0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~63_combout\ = (\U_ALU|ShiftLeft0~62_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(7)) # ((\U_REGA_MUX|output[14]~26_combout\)))) # (!\U_ALU|ShiftLeft0~62_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[15]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~62_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[15]~25_combout\,
	datad => \U_REGA_MUX|output[14]~26_combout\,
	combout => \U_ALU|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X38_Y6_N26
\U_ALU|ShiftLeft0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~66_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~65_combout\) # ((\U_ALU|ShiftLeft0~64_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~65_combout\,
	datac => \U_ALU|ShiftLeft0~64_combout\,
	datad => \U_ALU|ShiftLeft0~63_combout\,
	combout => \U_ALU|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X49_Y4_N20
\U_PC|output[19]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[19]~15_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(19))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux12~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(19),
	datad => \U_ALU|Mux12~11_combout\,
	combout => \U_PC|output[19]~15_combout\);

-- Location: FF_X52_Y8_N29
\U_INSTRUCTION_REG|IR25to0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[17]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(17));

-- Location: FF_X49_Y4_N21
\U_PC|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[19]~15_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(17),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(19));

-- Location: LCCOMB_X46_Y8_N16
\U_ALU|ShiftLeft0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~42_combout\ = (\U_ALU|ShiftLeft0~39_combout\ & ((\ALUSrcA~input_o\ & (\U_REGA|output\(19))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(19),
	datab => \ALUSrcA~input_o\,
	datac => \U_ALU|ShiftLeft0~39_combout\,
	datad => \U_PC|output\(19),
	combout => \U_ALU|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X46_Y8_N2
\U_ALU|ShiftLeft0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~43_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[16]~27_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[17]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[17]~24_combout\,
	datad => \U_REGA_MUX|output[16]~27_combout\,
	combout => \U_ALU|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X42_Y8_N30
\U_ALU|ShiftLeft0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~45_combout\ = (\U_ALU|ShiftLeft0~42_combout\) # ((\U_ALU|ShiftLeft0~43_combout\) # ((\U_ALU|ShiftLeft0~44_combout\ & \U_REGA_MUX|output[18]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~44_combout\,
	datab => \U_REGA_MUX|output[18]~16_combout\,
	datac => \U_ALU|ShiftLeft0~42_combout\,
	datad => \U_ALU|ShiftLeft0~43_combout\,
	combout => \U_ALU|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X42_Y7_N22
\U_ALU|ShiftLeft0~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~143_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(6) & \U_REGA_MUX|output[23]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[23]~10_combout\,
	combout => \U_ALU|ShiftLeft0~143_combout\);

-- Location: LCCOMB_X42_Y7_N12
\U_ALU|ShiftLeft0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~46_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[20]~15_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[21]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[20]~15_combout\,
	datad => \U_REGA_MUX|output[21]~13_combout\,
	combout => \U_ALU|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X42_Y7_N18
\U_ALU|ShiftLeft0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~47_combout\ = (\U_ALU|ShiftLeft0~143_combout\) # ((\U_ALU|ShiftLeft0~46_combout\) # ((\U_REGA_MUX|output[22]~11_combout\ & \U_ALU|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[22]~11_combout\,
	datab => \U_ALU|ShiftLeft0~44_combout\,
	datac => \U_ALU|ShiftLeft0~143_combout\,
	datad => \U_ALU|ShiftLeft0~46_combout\,
	combout => \U_ALU|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X42_Y7_N14
\U_ALU|ShiftLeft0~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~137_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~45_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~45_combout\,
	datad => \U_ALU|ShiftLeft0~47_combout\,
	combout => \U_ALU|ShiftLeft0~137_combout\);

-- Location: LCCOMB_X41_Y7_N16
\U_ALU|ShiftRight0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~51_combout\ = (\U_REGA_MUX|output[31]~7_combout\ & (\U_ALU|ShiftLeft0~39_combout\ & (\U_INSTRUCTION_REG|IR15to0\(9) & !\U_INSTRUCTION_REG|IR15to0\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftRight0~51_combout\);

-- Location: LCCOMB_X41_Y7_N6
\U_ALU|ShiftRight0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~52_combout\ = (\U_ALU|ShiftRight0~51_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftRight0~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~78_combout\,
	datad => \U_ALU|ShiftRight0~51_combout\,
	combout => \U_ALU|ShiftRight0~52_combout\);

-- Location: LCCOMB_X41_Y9_N14
\U_ALU|ShiftLeft0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~59_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[4]~18_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[5]~17_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & 
-- (\U_INSTRUCTION_REG|IR15to0\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[4]~18_combout\,
	datad => \U_REGA_MUX|output[5]~17_combout\,
	combout => \U_ALU|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X41_Y9_N12
\U_ALU|ShiftLeft0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~60_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (((\U_ALU|ShiftLeft0~59_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftLeft0~59_combout\ & (\U_REGA_MUX|output[6]~22_combout\)) # (!\U_ALU|ShiftLeft0~59_combout\ & 
-- ((\U_REGA_MUX|output[7]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[6]~22_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftLeft0~59_combout\,
	datad => \U_REGA_MUX|output[7]~21_combout\,
	combout => \U_ALU|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X45_Y8_N26
\U_ALU|ShiftLeft0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~56_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[2]~0_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[3]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[2]~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[3]~23_combout\,
	combout => \U_ALU|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X38_Y6_N22
\U_ALU|ShiftLeft0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~58_combout\ = (\U_ALU|ShiftLeft0~56_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftLeft0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftLeft0~57_combout\,
	datad => \U_ALU|ShiftLeft0~56_combout\,
	combout => \U_ALU|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X38_Y6_N20
\U_ALU|ShiftLeft0~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~138_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~58_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~60_combout\,
	datac => \U_ALU|ShiftLeft0~58_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|ShiftLeft0~138_combout\);

-- Location: LCCOMB_X42_Y4_N28
\U_ALU|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~11_combout\ = (\U_ALU|Mux8~4_combout\ & (!\U_ALU|Mux8~3_combout\ & (\U_ALU|ShiftRight0~52_combout\))) # (!\U_ALU|Mux8~4_combout\ & ((\U_ALU|Mux8~3_combout\) # ((\U_ALU|ShiftLeft0~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~4_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|ShiftRight0~52_combout\,
	datad => \U_ALU|ShiftLeft0~138_combout\,
	combout => \U_ALU|Mux8~11_combout\);

-- Location: LCCOMB_X42_Y4_N18
\U_ALU|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~12_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux8~11_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux8~11_combout\ & ((\U_ALU|ShiftLeft0~137_combout\))) # (!\U_ALU|Mux8~11_combout\ & (\U_ALU|ShiftLeft0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~66_combout\,
	datab => \U_ALU|Mux8~2_combout\,
	datac => \U_ALU|ShiftLeft0~137_combout\,
	datad => \U_ALU|Mux8~11_combout\,
	combout => \U_ALU|Mux8~12_combout\);

-- Location: LCCOMB_X42_Y4_N0
\U_ALU|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~13_combout\ = (\U_ALU|Mux8~5_combout\ & (!\U_ALU|Mux8~6_combout\)) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & (\U_ALU|Add0~85_combout\)) # (!\U_ALU|Mux8~6_combout\ & ((\U_ALU|Mux8~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~5_combout\,
	datab => \U_ALU|Mux8~6_combout\,
	datac => \U_ALU|Add0~85_combout\,
	datad => \U_ALU|Mux8~12_combout\,
	combout => \U_ALU|Mux8~13_combout\);

-- Location: LCCOMB_X42_Y4_N6
\U_ALU|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~14_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux8~13_combout\ & ((\U_ALU|ShiftRight1~41_combout\))) # (!\U_ALU|Mux8~13_combout\ & (\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux8~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|ShiftRight1~41_combout\,
	datad => \U_ALU|Mux8~13_combout\,
	combout => \U_ALU|Mux8~14_combout\);

-- Location: LCCOMB_X42_Y5_N0
\U_ALU|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~17_combout\ = (\U_ALU|Mux8~14_combout\ & ((\U_ALU|Mux8~16_combout\))) # (!\U_ALU|Mux8~14_combout\ & (\U_ALU|Mux8~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux8~15_combout\,
	datac => \U_ALU|Mux8~16_combout\,
	datad => \U_ALU|Mux8~14_combout\,
	combout => \U_ALU|Mux8~17_combout\);

-- Location: LCCOMB_X42_Y5_N10
\U_ALU|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~18_combout\ = (\U_ALU|Mux8~10_combout\ & ((!\U_ALU|Mux8~17_combout\))) # (!\U_ALU|Mux8~10_combout\ & (!\U_ALU|Mux8~9_combout\ & \U_ALU|Mux8~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux8~9_combout\,
	datac => \U_ALU|Mux8~10_combout\,
	datad => \U_ALU|Mux8~17_combout\,
	combout => \U_ALU|Mux8~18_combout\);

-- Location: LCCOMB_X42_Y5_N8
\U_ALU|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~19_combout\ = (\U_ALU|Mux8~7_combout\ & (((!\U_ALU|Mux8~8_combout\)) # (!\U_ALU|Mux8~9_combout\))) # (!\U_ALU|Mux8~7_combout\ & (((\U_ALU|Mux8~8_combout\ & !\U_ALU|Mux8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~7_combout\,
	datab => \U_ALU|Mux8~9_combout\,
	datac => \U_ALU|Mux8~8_combout\,
	datad => \U_ALU|Mux8~18_combout\,
	combout => \U_ALU|Mux8~19_combout\);

-- Location: LCCOMB_X51_Y5_N18
\U_ALU|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~20_combout\ = (\U_ALU|Mux8~19_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mult1|auto_generated|op_1~10_combout\)))) # (!\U_ALU|Mux8~19_combout\ & (((\U_ALU|Mult0|auto_generated|op_1~10_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~19_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mult0|auto_generated|op_1~10_combout\,
	datad => \U_ALU|Mult1|auto_generated|op_1~10_combout\,
	combout => \U_ALU|Mux8~20_combout\);

-- Location: LCCOMB_X51_Y5_N6
\U_ALU|Mux8~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~21_combout\ = (\U_ALU|Mux8~20_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mux8~20_combout\,
	combout => \U_ALU|Mux8~21_combout\);

-- Location: FF_X51_Y5_N7
\U_ALU_OUT|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux8~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(23));

-- Location: LCCOMB_X52_Y8_N10
\U_MEMORY|U_MUX_3x1|output[23]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[23]~27_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(23),
	combout => \U_MEMORY|U_MUX_3x1|output[23]~27_combout\);

-- Location: FF_X52_Y8_N11
\U_MEMORY_DATA_REG|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[23]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(23));

-- Location: LCCOMB_X52_Y10_N14
\U_MEMTOREG_MUX|output[23]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[23]~23_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(23)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(23),
	datad => \U_MEMORY_DATA_REG|output\(23),
	combout => \U_MEMTOREG_MUX|output[23]~23_combout\);

-- Location: LCCOMB_X55_Y12_N20
\U_REGISTER_FILE|registers[3][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[3][23]~feeder_combout\);

-- Location: FF_X55_Y12_N21
\U_REGISTER_FILE|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][23]~q\);

-- Location: FF_X56_Y12_N13
\U_REGISTER_FILE|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][23]~q\);

-- Location: LCCOMB_X56_Y12_N12
\U_REGISTER_FILE|Mux8~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[3][23]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[2][23]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[3][23]~q\,
	datac => \U_REGISTER_FILE|registers[2][23]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux8~10_combout\);

-- Location: LCCOMB_X55_Y12_N30
\U_REGISTER_FILE|registers[7][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[7][23]~feeder_combout\);

-- Location: FF_X55_Y12_N31
\U_REGISTER_FILE|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][23]~q\);

-- Location: FF_X56_Y12_N15
\U_REGISTER_FILE|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][23]~q\);

-- Location: LCCOMB_X56_Y12_N14
\U_REGISTER_FILE|Mux8~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~11_combout\ = (\U_REGISTER_FILE|Mux8~10_combout\ & ((\U_REGISTER_FILE|registers[7][23]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux8~10_combout\ & (((\U_REGISTER_FILE|registers[6][23]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux8~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][23]~q\,
	datac => \U_REGISTER_FILE|registers[6][23]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux8~11_combout\);

-- Location: FF_X47_Y17_N13
\U_REGISTER_FILE|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][23]~q\);

-- Location: LCCOMB_X47_Y17_N10
\U_REGISTER_FILE|registers[12][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[12][23]~feeder_combout\);

-- Location: FF_X47_Y17_N11
\U_REGISTER_FILE|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][23]~q\);

-- Location: LCCOMB_X47_Y17_N12
\U_REGISTER_FILE|Mux8~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[12][23]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[8][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[8][23]~q\,
	datad => \U_REGISTER_FILE|registers[12][23]~q\,
	combout => \U_REGISTER_FILE|Mux8~12_combout\);

-- Location: FF_X46_Y10_N11
\U_REGISTER_FILE|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][23]~q\);

-- Location: LCCOMB_X45_Y10_N22
\U_REGISTER_FILE|registers[9][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[9][23]~feeder_combout\);

-- Location: FF_X45_Y10_N23
\U_REGISTER_FILE|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][23]~q\);

-- Location: LCCOMB_X46_Y10_N10
\U_REGISTER_FILE|Mux8~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux8~12_combout\ & (\U_REGISTER_FILE|registers[13][23]~q\)) # (!\U_REGISTER_FILE|Mux8~12_combout\ & ((\U_REGISTER_FILE|registers[9][23]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux8~12_combout\,
	datac => \U_REGISTER_FILE|registers[13][23]~q\,
	datad => \U_REGISTER_FILE|registers[9][23]~q\,
	combout => \U_REGISTER_FILE|Mux8~13_combout\);

-- Location: LCCOMB_X46_Y15_N12
\U_REGISTER_FILE|registers[4][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[4][23]~feeder_combout\);

-- Location: FF_X46_Y15_N13
\U_REGISTER_FILE|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][23]~q\);

-- Location: FF_X46_Y10_N17
\U_REGISTER_FILE|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][23]~q\);

-- Location: LCCOMB_X46_Y16_N18
\U_REGISTER_FILE|registers[1][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[1][23]~feeder_combout\);

-- Location: FF_X46_Y16_N19
\U_REGISTER_FILE|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][23]~q\);

-- Location: FF_X46_Y15_N27
\U_REGISTER_FILE|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][23]~q\);

-- Location: LCCOMB_X46_Y15_N26
\U_REGISTER_FILE|Mux8~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[1][23]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[0][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[1][23]~q\,
	datac => \U_REGISTER_FILE|registers[0][23]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux8~14_combout\);

-- Location: LCCOMB_X46_Y10_N16
\U_REGISTER_FILE|Mux8~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux8~14_combout\ & ((\U_REGISTER_FILE|registers[5][23]~q\))) # (!\U_REGISTER_FILE|Mux8~14_combout\ & (\U_REGISTER_FILE|registers[4][23]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[4][23]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[5][23]~q\,
	datad => \U_REGISTER_FILE|Mux8~14_combout\,
	combout => \U_REGISTER_FILE|Mux8~15_combout\);

-- Location: LCCOMB_X46_Y10_N30
\U_REGISTER_FILE|Mux8~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux8~13_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- \U_REGISTER_FILE|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux8~13_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux8~15_combout\,
	combout => \U_REGISTER_FILE|Mux8~16_combout\);

-- Location: LCCOMB_X54_Y10_N22
\U_REGISTER_FILE|registers[15][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[15][23]~feeder_combout\);

-- Location: FF_X54_Y10_N23
\U_REGISTER_FILE|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][23]~q\);

-- Location: FF_X54_Y10_N29
\U_REGISTER_FILE|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][23]~q\);

-- Location: LCCOMB_X55_Y11_N8
\U_REGISTER_FILE|registers[14][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[14][23]~feeder_combout\);

-- Location: FF_X55_Y11_N9
\U_REGISTER_FILE|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][23]~q\);

-- Location: FF_X56_Y11_N9
\U_REGISTER_FILE|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][23]~q\);

-- Location: LCCOMB_X56_Y11_N8
\U_REGISTER_FILE|Mux8~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][23]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[10][23]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[14][23]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][23]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux8~17_combout\);

-- Location: LCCOMB_X54_Y10_N28
\U_REGISTER_FILE|Mux8~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux8~17_combout\ & (\U_REGISTER_FILE|registers[15][23]~q\)) # (!\U_REGISTER_FILE|Mux8~17_combout\ & ((\U_REGISTER_FILE|registers[11][23]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][23]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[11][23]~q\,
	datad => \U_REGISTER_FILE|Mux8~17_combout\,
	combout => \U_REGISTER_FILE|Mux8~18_combout\);

-- Location: LCCOMB_X54_Y10_N20
\U_REGISTER_FILE|Mux8~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~19_combout\ = (\U_REGISTER_FILE|Mux8~16_combout\ & (((\U_REGISTER_FILE|Mux8~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux8~16_combout\ & (\U_REGISTER_FILE|Mux8~11_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux8~11_combout\,
	datab => \U_REGISTER_FILE|Mux8~16_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux8~18_combout\,
	combout => \U_REGISTER_FILE|Mux8~19_combout\);

-- Location: LCCOMB_X49_Y17_N16
\U_REGISTER_FILE|registers[19][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[19][23]~feeder_combout\);

-- Location: FF_X49_Y17_N17
\U_REGISTER_FILE|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][23]~q\);

-- Location: FF_X45_Y17_N29
\U_REGISTER_FILE|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][23]~q\);

-- Location: LCCOMB_X44_Y17_N28
\U_REGISTER_FILE|registers[25][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[25][23]~feeder_combout\);

-- Location: FF_X44_Y17_N29
\U_REGISTER_FILE|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][23]~q\);

-- Location: FF_X45_Y17_N7
\U_REGISTER_FILE|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][23]~q\);

-- Location: LCCOMB_X45_Y17_N6
\U_REGISTER_FILE|Mux8~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][23]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][23]~q\,
	datac => \U_REGISTER_FILE|registers[17][23]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux8~2_combout\);

-- Location: LCCOMB_X45_Y17_N28
\U_REGISTER_FILE|Mux8~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux8~2_combout\ & ((\U_REGISTER_FILE|registers[27][23]~q\))) # (!\U_REGISTER_FILE|Mux8~2_combout\ & (\U_REGISTER_FILE|registers[19][23]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[19][23]~q\,
	datac => \U_REGISTER_FILE|registers[27][23]~q\,
	datad => \U_REGISTER_FILE|Mux8~2_combout\,
	combout => \U_REGISTER_FILE|Mux8~3_combout\);

-- Location: LCCOMB_X49_Y16_N20
\U_REGISTER_FILE|registers[18][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[18][23]~feeder_combout\);

-- Location: FF_X49_Y16_N21
\U_REGISTER_FILE|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][23]~q\);

-- Location: FF_X49_Y16_N7
\U_REGISTER_FILE|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][23]~q\);

-- Location: FF_X50_Y18_N19
\U_REGISTER_FILE|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][23]~q\);

-- Location: LCCOMB_X50_Y18_N24
\U_REGISTER_FILE|registers[24][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[24][23]~feeder_combout\);

-- Location: FF_X50_Y18_N25
\U_REGISTER_FILE|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][23]~q\);

-- Location: LCCOMB_X50_Y18_N18
\U_REGISTER_FILE|Mux8~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][23]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][23]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][23]~q\,
	datad => \U_REGISTER_FILE|registers[24][23]~q\,
	combout => \U_REGISTER_FILE|Mux8~4_combout\);

-- Location: LCCOMB_X49_Y16_N6
\U_REGISTER_FILE|Mux8~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux8~4_combout\ & ((\U_REGISTER_FILE|registers[26][23]~q\))) # (!\U_REGISTER_FILE|Mux8~4_combout\ & (\U_REGISTER_FILE|registers[18][23]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[18][23]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][23]~q\,
	datad => \U_REGISTER_FILE|Mux8~4_combout\,
	combout => \U_REGISTER_FILE|Mux8~5_combout\);

-- Location: LCCOMB_X46_Y16_N24
\U_REGISTER_FILE|Mux8~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux8~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux8~3_combout\,
	datad => \U_REGISTER_FILE|Mux8~5_combout\,
	combout => \U_REGISTER_FILE|Mux8~6_combout\);

-- Location: LCCOMB_X51_Y15_N8
\U_REGISTER_FILE|registers[30][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[30][23]~feeder_combout\);

-- Location: FF_X51_Y15_N9
\U_REGISTER_FILE|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][23]~q\);

-- Location: FF_X51_Y15_N23
\U_REGISTER_FILE|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][23]~q\);

-- Location: FF_X52_Y15_N7
\U_REGISTER_FILE|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][23]~q\);

-- Location: LCCOMB_X52_Y15_N28
\U_REGISTER_FILE|registers[28][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[28][23]~feeder_combout\);

-- Location: FF_X52_Y15_N29
\U_REGISTER_FILE|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][23]~q\);

-- Location: LCCOMB_X52_Y15_N6
\U_REGISTER_FILE|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|registers[28][23]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- (\U_REGISTER_FILE|registers[20][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[20][23]~q\,
	datad => \U_REGISTER_FILE|registers[28][23]~q\,
	combout => \U_REGISTER_FILE|Mux8~0_combout\);

-- Location: LCCOMB_X51_Y15_N22
\U_REGISTER_FILE|Mux8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux8~0_combout\ & (\U_REGISTER_FILE|registers[30][23]~q\)) # (!\U_REGISTER_FILE|Mux8~0_combout\ & ((\U_REGISTER_FILE|registers[22][23]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[30][23]~q\,
	datac => \U_REGISTER_FILE|registers[22][23]~q\,
	datad => \U_REGISTER_FILE|Mux8~0_combout\,
	combout => \U_REGISTER_FILE|Mux8~1_combout\);

-- Location: LCCOMB_X56_Y15_N10
\U_REGISTER_FILE|registers[23][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[23][23]~feeder_combout\);

-- Location: FF_X56_Y15_N11
\U_REGISTER_FILE|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][23]~q\);

-- Location: FF_X55_Y15_N27
\U_REGISTER_FILE|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][23]~q\);

-- Location: LCCOMB_X56_Y14_N4
\U_REGISTER_FILE|registers[29][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][23]~feeder_combout\ = \U_MEMTOREG_MUX|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[23]~23_combout\,
	combout => \U_REGISTER_FILE|registers[29][23]~feeder_combout\);

-- Location: FF_X56_Y14_N5
\U_REGISTER_FILE|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][23]~q\);

-- Location: FF_X56_Y14_N19
\U_REGISTER_FILE|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][23]~q\);

-- Location: LCCOMB_X56_Y14_N18
\U_REGISTER_FILE|Mux8~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[29][23]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[21][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[29][23]~q\,
	datac => \U_REGISTER_FILE|registers[21][23]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux8~7_combout\);

-- Location: LCCOMB_X55_Y15_N26
\U_REGISTER_FILE|Mux8~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux8~7_combout\ & ((\U_REGISTER_FILE|registers[31][23]~q\))) # (!\U_REGISTER_FILE|Mux8~7_combout\ & (\U_REGISTER_FILE|registers[23][23]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][23]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][23]~q\,
	datad => \U_REGISTER_FILE|Mux8~7_combout\,
	combout => \U_REGISTER_FILE|Mux8~8_combout\);

-- Location: LCCOMB_X54_Y15_N20
\U_REGISTER_FILE|Mux8~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux8~6_combout\ & ((\U_REGISTER_FILE|Mux8~8_combout\))) # (!\U_REGISTER_FILE|Mux8~6_combout\ & (\U_REGISTER_FILE|Mux8~1_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|Mux8~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux8~6_combout\,
	datac => \U_REGISTER_FILE|Mux8~1_combout\,
	datad => \U_REGISTER_FILE|Mux8~8_combout\,
	combout => \U_REGISTER_FILE|Mux8~9_combout\);

-- Location: LCCOMB_X51_Y5_N22
\U_REGISTER_FILE|Mux8~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux8~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux8~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux8~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux8~19_combout\,
	datad => \U_REGISTER_FILE|Mux8~9_combout\,
	combout => \U_REGISTER_FILE|Mux8~20_combout\);

-- Location: FF_X51_Y5_N23
\U_REGA|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux8~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(23));

-- Location: LCCOMB_X55_Y8_N30
\U_MEMORY|U_MUX_3x1|output[20]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[20]~32_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(20),
	combout => \U_MEMORY|U_MUX_3x1|output[20]~32_combout\);

-- Location: LCCOMB_X54_Y7_N6
\U_INSTRUCTION_REG|IR25to0[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR25to0[20]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[20]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[20]~32_combout\,
	combout => \U_INSTRUCTION_REG|IR25to0[20]~feeder_combout\);

-- Location: FF_X54_Y7_N7
\U_INSTRUCTION_REG|IR25to0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR25to0[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(20));

-- Location: FF_X51_Y7_N5
\U_PC|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[22]~feeder_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(20),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(22));

-- Location: LCCOMB_X51_Y7_N22
\U_REGA_MUX|output[22]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[22]~11_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(22)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_PC|output\(22),
	datad => \U_REGA|output\(22),
	combout => \U_REGA_MUX|output[22]~11_combout\);

-- Location: LCCOMB_X51_Y7_N28
\U_ALU|Result~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~41_combout\ = (\U_REGB_MUX|output[22]~40_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(22))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_REGA|output\(22),
	datac => \U_PC|output\(22),
	datad => \U_REGB_MUX|output[22]~40_combout\,
	combout => \U_ALU|Result~41_combout\);

-- Location: LCCOMB_X42_Y7_N4
\U_ALU|ShiftRight1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[25]~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[23]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[25]~9_combout\,
	datad => \U_REGA_MUX|output[23]~10_combout\,
	combout => \U_ALU|ShiftRight1~6_combout\);

-- Location: LCCOMB_X42_Y7_N30
\U_ALU|ShiftRight1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~7_combout\ = (\U_ALU|ShiftRight1~6_combout\) # ((\U_ALU|ShiftLeft0~141_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[24]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_ALU|ShiftRight1~6_combout\,
	datac => \U_REGA_MUX|output[24]~12_combout\,
	datad => \U_ALU|ShiftLeft0~141_combout\,
	combout => \U_ALU|ShiftRight1~7_combout\);

-- Location: LCCOMB_X42_Y6_N6
\U_ALU|ShiftRight0~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~77_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~3_combout\) # ((\U_ALU|ShiftRight1~2_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~3_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight1~7_combout\,
	datad => \U_ALU|ShiftRight1~2_combout\,
	combout => \U_ALU|ShiftRight0~77_combout\);

-- Location: LCCOMB_X42_Y6_N22
\U_ALU|ShiftRight1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~40_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight1~21_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftRight1~21_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight0~77_combout\,
	combout => \U_ALU|ShiftRight1~40_combout\);

-- Location: LCCOMB_X43_Y6_N6
\U_ALU|ShiftLeft0~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~136_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~144_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~69_combout\,
	datad => \U_ALU|ShiftLeft0~144_combout\,
	combout => \U_ALU|ShiftLeft0~136_combout\);

-- Location: LCCOMB_X43_Y6_N28
\U_ALU|ShiftRight0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~50_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~20_combout\ & ((\U_ALU|ShiftRight1~5_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_ALU|ShiftRight0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~20_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~77_combout\,
	datad => \U_ALU|ShiftRight1~5_combout\,
	combout => \U_ALU|ShiftRight0~50_combout\);

-- Location: LCCOMB_X43_Y6_N20
\U_ALU|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~2_combout\ = (\U_ALU|Mux8~3_combout\ & (((!\U_ALU|Mux8~4_combout\)))) # (!\U_ALU|Mux8~3_combout\ & ((\U_ALU|Mux8~4_combout\ & ((\U_ALU|ShiftRight0~50_combout\))) # (!\U_ALU|Mux8~4_combout\ & (\U_ALU|ShiftLeft0~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~136_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|Mux8~4_combout\,
	datad => \U_ALU|ShiftRight0~50_combout\,
	combout => \U_ALU|Mux9~2_combout\);

-- Location: LCCOMB_X43_Y6_N26
\U_ALU|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~3_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux9~2_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux9~2_combout\ & ((\U_ALU|ShiftLeft0~87_combout\))) # (!\U_ALU|Mux9~2_combout\ & (\U_ALU|ShiftLeft0~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~145_combout\,
	datab => \U_ALU|Mux8~2_combout\,
	datac => \U_ALU|ShiftLeft0~87_combout\,
	datad => \U_ALU|Mux9~2_combout\,
	combout => \U_ALU|Mux9~3_combout\);

-- Location: LCCOMB_X43_Y3_N24
\U_ALU|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~4_combout\ = (\U_ALU|Mux8~5_combout\ & (!\U_ALU|Mux8~6_combout\)) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & (\U_ALU|Add0~83_combout\)) # (!\U_ALU|Mux8~6_combout\ & ((\U_ALU|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~5_combout\,
	datab => \U_ALU|Mux8~6_combout\,
	datac => \U_ALU|Add0~83_combout\,
	datad => \U_ALU|Mux9~3_combout\,
	combout => \U_ALU|Mux9~4_combout\);

-- Location: LCCOMB_X43_Y3_N18
\U_ALU|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~5_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux9~4_combout\ & (\U_ALU|ShiftRight1~40_combout\)) # (!\U_ALU|Mux9~4_combout\ & ((\U_REGA_MUX|output[31]~7_combout\))))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~1_combout\,
	datab => \U_ALU|ShiftRight1~40_combout\,
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|Mux9~4_combout\,
	combout => \U_ALU|Mux9~5_combout\);

-- Location: LCCOMB_X43_Y3_N12
\U_ALU|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~11_combout\ = (\U_ALU|Mux9~5_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(5)) # (\U_INSTRUCTION_REG|IR15to0\(1))) # (!\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mux9~5_combout\,
	combout => \U_ALU|Mux9~11_combout\);

-- Location: LCCOMB_X51_Y7_N10
\U_ALU|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~6_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~41_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux9~11_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Result~41_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux9~11_combout\,
	combout => \U_ALU|Mux9~6_combout\);

-- Location: LCCOMB_X51_Y7_N20
\U_ALU|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~7_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux9~6_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[22]~40_combout\ & (\U_REGA_MUX|output[22]~11_combout\ $ (!\U_ALU|Mux9~6_combout\))) # (!\U_REGB_MUX|output[22]~40_combout\ & 
-- (\U_REGA_MUX|output[22]~11_combout\ & !\U_ALU|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[22]~40_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_REGA_MUX|output[22]~11_combout\,
	datad => \U_ALU|Mux9~6_combout\,
	combout => \U_ALU|Mux9~7_combout\);

-- Location: LCCOMB_X51_Y7_N30
\U_ALU|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~8_combout\ = (\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[22]~11_combout\ & (\U_ALU|Mux8~8_combout\))) # (!\U_ALU|Mux8~7_combout\ & (((\U_ALU|Mux9~7_combout\) # (!\U_ALU|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[22]~11_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_ALU|Mux8~8_combout\,
	datad => \U_ALU|Mux9~7_combout\,
	combout => \U_ALU|Mux9~8_combout\);

-- Location: LCCOMB_X51_Y7_N12
\U_ALU|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~9_combout\ = (\U_ALU|Mux9~8_combout\ & (((\U_ALU|Mult0|auto_generated|op_1~8_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4)))) # (!\U_ALU|Mux9~8_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mult1|auto_generated|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux9~8_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mult0|auto_generated|op_1~8_combout\,
	datad => \U_ALU|Mult1|auto_generated|op_1~8_combout\,
	combout => \U_ALU|Mux9~9_combout\);

-- Location: LCCOMB_X51_Y7_N6
\U_ALU|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux9~10_combout\ = (\U_ALU|Mux9~9_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mux9~9_combout\,
	combout => \U_ALU|Mux9~10_combout\);

-- Location: FF_X51_Y7_N7
\U_ALU_OUT|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux9~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(22));

-- Location: FF_X52_Y8_N9
\U_MEMORY_DATA_REG|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[22]~34_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(22));

-- Location: LCCOMB_X51_Y11_N22
\U_MEMTOREG_MUX|output[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[22]~22_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(22)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(22),
	datad => \U_MEMORY_DATA_REG|output\(22),
	combout => \U_MEMTOREG_MUX|output[22]~22_combout\);

-- Location: LCCOMB_X56_Y15_N4
\U_REGISTER_FILE|registers[23][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[23][22]~feeder_combout\);

-- Location: FF_X56_Y15_N5
\U_REGISTER_FILE|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][22]~q\);

-- Location: FF_X55_Y15_N13
\U_REGISTER_FILE|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][22]~q\);

-- Location: LCCOMB_X55_Y14_N8
\U_REGISTER_FILE|registers[29][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[29][22]~feeder_combout\);

-- Location: FF_X55_Y14_N9
\U_REGISTER_FILE|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][22]~q\);

-- Location: FF_X55_Y14_N3
\U_REGISTER_FILE|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][22]~q\);

-- Location: LCCOMB_X55_Y14_N2
\U_REGISTER_FILE|Mux9~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][22]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][22]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][22]~q\,
	datac => \U_REGISTER_FILE|registers[21][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux9~7_combout\);

-- Location: LCCOMB_X55_Y15_N12
\U_REGISTER_FILE|Mux9~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux9~7_combout\ & ((\U_REGISTER_FILE|registers[31][22]~q\))) # (!\U_REGISTER_FILE|Mux9~7_combout\ & (\U_REGISTER_FILE|registers[23][22]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][22]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][22]~q\,
	datad => \U_REGISTER_FILE|Mux9~7_combout\,
	combout => \U_REGISTER_FILE|Mux9~8_combout\);

-- Location: LCCOMB_X51_Y18_N20
\U_REGISTER_FILE|registers[18][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[18][22]~feeder_combout\);

-- Location: FF_X51_Y18_N21
\U_REGISTER_FILE|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][22]~q\);

-- Location: FF_X51_Y18_N11
\U_REGISTER_FILE|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][22]~q\);

-- Location: FF_X50_Y18_N31
\U_REGISTER_FILE|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][22]~q\);

-- Location: LCCOMB_X50_Y18_N0
\U_REGISTER_FILE|registers[24][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[24][22]~feeder_combout\);

-- Location: FF_X50_Y18_N1
\U_REGISTER_FILE|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][22]~q\);

-- Location: LCCOMB_X50_Y18_N30
\U_REGISTER_FILE|Mux9~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][22]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][22]~q\,
	datad => \U_REGISTER_FILE|registers[24][22]~q\,
	combout => \U_REGISTER_FILE|Mux9~4_combout\);

-- Location: LCCOMB_X51_Y18_N10
\U_REGISTER_FILE|Mux9~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux9~4_combout\ & ((\U_REGISTER_FILE|registers[26][22]~q\))) # (!\U_REGISTER_FILE|Mux9~4_combout\ & (\U_REGISTER_FILE|registers[18][22]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[18][22]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][22]~q\,
	datad => \U_REGISTER_FILE|Mux9~4_combout\,
	combout => \U_REGISTER_FILE|Mux9~5_combout\);

-- Location: LCCOMB_X52_Y15_N8
\U_REGISTER_FILE|registers[28][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[28][22]~feeder_combout\);

-- Location: FF_X52_Y15_N9
\U_REGISTER_FILE|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][22]~q\);

-- Location: FF_X52_Y15_N11
\U_REGISTER_FILE|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][22]~q\);

-- Location: LCCOMB_X52_Y15_N10
\U_REGISTER_FILE|Mux9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][22]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][22]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[28][22]~q\,
	datac => \U_REGISTER_FILE|registers[20][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux9~2_combout\);

-- Location: FF_X51_Y15_N13
\U_REGISTER_FILE|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][22]~q\);

-- Location: LCCOMB_X51_Y15_N18
\U_REGISTER_FILE|registers[22][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[22][22]~feeder_combout\);

-- Location: FF_X51_Y15_N19
\U_REGISTER_FILE|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][22]~q\);

-- Location: LCCOMB_X51_Y15_N12
\U_REGISTER_FILE|Mux9~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux9~2_combout\ & (\U_REGISTER_FILE|registers[30][22]~q\)) # (!\U_REGISTER_FILE|Mux9~2_combout\ & ((\U_REGISTER_FILE|registers[22][22]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux9~2_combout\,
	datac => \U_REGISTER_FILE|registers[30][22]~q\,
	datad => \U_REGISTER_FILE|registers[22][22]~q\,
	combout => \U_REGISTER_FILE|Mux9~3_combout\);

-- Location: LCCOMB_X54_Y15_N8
\U_REGISTER_FILE|Mux9~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|Mux9~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux9~5_combout\,
	datad => \U_REGISTER_FILE|Mux9~3_combout\,
	combout => \U_REGISTER_FILE|Mux9~6_combout\);

-- Location: LCCOMB_X45_Y17_N12
\U_REGISTER_FILE|registers[27][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[27][22]~feeder_combout\);

-- Location: FF_X45_Y17_N13
\U_REGISTER_FILE|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][22]~q\);

-- Location: LCCOMB_X44_Y17_N6
\U_REGISTER_FILE|registers[25][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[25][22]~feeder_combout\);

-- Location: FF_X44_Y17_N7
\U_REGISTER_FILE|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][22]~q\);

-- Location: FF_X45_Y17_N27
\U_REGISTER_FILE|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][22]~q\);

-- Location: LCCOMB_X45_Y17_N26
\U_REGISTER_FILE|Mux9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][22]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][22]~q\,
	datac => \U_REGISTER_FILE|registers[17][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux9~0_combout\);

-- Location: FF_X49_Y17_N23
\U_REGISTER_FILE|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][22]~q\);

-- Location: LCCOMB_X49_Y17_N22
\U_REGISTER_FILE|Mux9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~1_combout\ = (\U_REGISTER_FILE|Mux9~0_combout\ & ((\U_REGISTER_FILE|registers[27][22]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux9~0_combout\ & (((\U_REGISTER_FILE|registers[19][22]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[27][22]~q\,
	datab => \U_REGISTER_FILE|Mux9~0_combout\,
	datac => \U_REGISTER_FILE|registers[19][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux9~1_combout\);

-- Location: LCCOMB_X54_Y15_N10
\U_REGISTER_FILE|Mux9~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux9~6_combout\ & (\U_REGISTER_FILE|Mux9~8_combout\)) # (!\U_REGISTER_FILE|Mux9~6_combout\ & ((\U_REGISTER_FILE|Mux9~1_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & (((\U_REGISTER_FILE|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux9~8_combout\,
	datac => \U_REGISTER_FILE|Mux9~6_combout\,
	datad => \U_REGISTER_FILE|Mux9~1_combout\,
	combout => \U_REGISTER_FILE|Mux9~9_combout\);

-- Location: LCCOMB_X54_Y12_N6
\U_REGISTER_FILE|registers[6][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[6][22]~feeder_combout\);

-- Location: FF_X54_Y12_N7
\U_REGISTER_FILE|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][22]~q\);

-- Location: FF_X54_Y12_N17
\U_REGISTER_FILE|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][22]~q\);

-- Location: LCCOMB_X54_Y12_N16
\U_REGISTER_FILE|Mux9~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][22]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[2][22]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][22]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux9~10_combout\);

-- Location: LCCOMB_X52_Y12_N18
\U_REGISTER_FILE|registers[7][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[7][22]~feeder_combout\);

-- Location: FF_X52_Y12_N19
\U_REGISTER_FILE|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][22]~q\);

-- Location: FF_X52_Y12_N1
\U_REGISTER_FILE|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][22]~q\);

-- Location: LCCOMB_X52_Y12_N0
\U_REGISTER_FILE|Mux9~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~11_combout\ = (\U_REGISTER_FILE|Mux9~10_combout\ & ((\U_REGISTER_FILE|registers[7][22]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux9~10_combout\ & (((\U_REGISTER_FILE|registers[3][22]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux9~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][22]~q\,
	datac => \U_REGISTER_FILE|registers[3][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux9~11_combout\);

-- Location: LCCOMB_X55_Y11_N10
\U_REGISTER_FILE|registers[15][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[15][22]~feeder_combout\);

-- Location: FF_X55_Y11_N11
\U_REGISTER_FILE|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][22]~q\);

-- Location: LCCOMB_X56_Y11_N28
\U_REGISTER_FILE|registers[11][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[11][22]~feeder_combout\);

-- Location: FF_X56_Y11_N29
\U_REGISTER_FILE|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][22]~q\);

-- Location: FF_X56_Y11_N27
\U_REGISTER_FILE|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][22]~q\);

-- Location: LCCOMB_X56_Y11_N26
\U_REGISTER_FILE|Mux9~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[11][22]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[10][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[11][22]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux9~17_combout\);

-- Location: FF_X55_Y11_N29
\U_REGISTER_FILE|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][22]~q\);

-- Location: LCCOMB_X55_Y11_N28
\U_REGISTER_FILE|Mux9~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~18_combout\ = (\U_REGISTER_FILE|Mux9~17_combout\ & ((\U_REGISTER_FILE|registers[15][22]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux9~17_combout\ & (((\U_REGISTER_FILE|registers[14][22]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][22]~q\,
	datab => \U_REGISTER_FILE|Mux9~17_combout\,
	datac => \U_REGISTER_FILE|registers[14][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux9~18_combout\);

-- Location: LCCOMB_X47_Y17_N30
\U_REGISTER_FILE|registers[12][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[12][22]~feeder_combout\);

-- Location: FF_X47_Y17_N31
\U_REGISTER_FILE|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][22]~q\);

-- Location: FF_X47_Y16_N9
\U_REGISTER_FILE|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][22]~q\);

-- Location: LCCOMB_X47_Y16_N22
\U_REGISTER_FILE|registers[9][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[9][22]~feeder_combout\);

-- Location: FF_X47_Y16_N23
\U_REGISTER_FILE|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][22]~q\);

-- Location: FF_X47_Y17_N1
\U_REGISTER_FILE|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][22]~q\);

-- Location: LCCOMB_X47_Y17_N0
\U_REGISTER_FILE|Mux9~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[9][22]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[8][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[9][22]~q\,
	datac => \U_REGISTER_FILE|registers[8][22]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux9~12_combout\);

-- Location: LCCOMB_X47_Y16_N8
\U_REGISTER_FILE|Mux9~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux9~12_combout\ & ((\U_REGISTER_FILE|registers[13][22]~q\))) # (!\U_REGISTER_FILE|Mux9~12_combout\ & (\U_REGISTER_FILE|registers[12][22]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[12][22]~q\,
	datac => \U_REGISTER_FILE|registers[13][22]~q\,
	datad => \U_REGISTER_FILE|Mux9~12_combout\,
	combout => \U_REGISTER_FILE|Mux9~13_combout\);

-- Location: LCCOMB_X47_Y11_N0
\U_REGISTER_FILE|registers[1][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[1][22]~feeder_combout\);

-- Location: FF_X47_Y11_N1
\U_REGISTER_FILE|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][22]~q\);

-- Location: FF_X47_Y11_N23
\U_REGISTER_FILE|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][22]~q\);

-- Location: FF_X47_Y15_N9
\U_REGISTER_FILE|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][22]~q\);

-- Location: LCCOMB_X47_Y15_N18
\U_REGISTER_FILE|registers[4][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][22]~feeder_combout\ = \U_MEMTOREG_MUX|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[22]~22_combout\,
	combout => \U_REGISTER_FILE|registers[4][22]~feeder_combout\);

-- Location: FF_X47_Y15_N19
\U_REGISTER_FILE|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][22]~q\);

-- Location: LCCOMB_X47_Y15_N8
\U_REGISTER_FILE|Mux9~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][22]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][22]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][22]~q\,
	datad => \U_REGISTER_FILE|registers[4][22]~q\,
	combout => \U_REGISTER_FILE|Mux9~14_combout\);

-- Location: LCCOMB_X47_Y11_N22
\U_REGISTER_FILE|Mux9~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux9~14_combout\ & ((\U_REGISTER_FILE|registers[5][22]~q\))) # (!\U_REGISTER_FILE|Mux9~14_combout\ & (\U_REGISTER_FILE|registers[1][22]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[1][22]~q\,
	datac => \U_REGISTER_FILE|registers[5][22]~q\,
	datad => \U_REGISTER_FILE|Mux9~14_combout\,
	combout => \U_REGISTER_FILE|Mux9~15_combout\);

-- Location: LCCOMB_X47_Y11_N20
\U_REGISTER_FILE|Mux9~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux9~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux9~13_combout\,
	datac => \U_REGISTER_FILE|Mux9~15_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux9~16_combout\);

-- Location: LCCOMB_X49_Y11_N12
\U_REGISTER_FILE|Mux9~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux9~16_combout\ & ((\U_REGISTER_FILE|Mux9~18_combout\))) # (!\U_REGISTER_FILE|Mux9~16_combout\ & (\U_REGISTER_FILE|Mux9~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux9~11_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux9~18_combout\,
	datad => \U_REGISTER_FILE|Mux9~16_combout\,
	combout => \U_REGISTER_FILE|Mux9~19_combout\);

-- Location: LCCOMB_X51_Y5_N20
\U_REGISTER_FILE|Mux9~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux9~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux9~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux9~9_combout\,
	datad => \U_REGISTER_FILE|Mux9~19_combout\,
	combout => \U_REGISTER_FILE|Mux9~20_combout\);

-- Location: FF_X51_Y5_N21
\U_REGA|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux9~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(22));

-- Location: LCCOMB_X54_Y8_N2
\U_MEMORY|U_MUX_3x1|output[19]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[19]~31_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(19) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(19),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[19]~31_combout\);

-- Location: FF_X51_Y8_N13
\U_INSTRUCTION_REG|IR25to0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[19]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(19));

-- Location: FF_X50_Y8_N27
\U_PC|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[21]~feeder_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(19),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(21));

-- Location: LCCOMB_X50_Y8_N30
\U_REGA_MUX|output[21]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[21]~13_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(21))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(21),
	datad => \U_PC|output\(21),
	combout => \U_REGA_MUX|output[21]~13_combout\);

-- Location: LCCOMB_X50_Y8_N14
\U_ALU|Result~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~40_combout\ = (\U_REGB_MUX|output[21]~39_combout\) # ((\ALUSrcA~input_o\ & ((\U_REGA|output\(21)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(21),
	datab => \U_REGA|output\(21),
	datac => \ALUSrcA~input_o\,
	datad => \U_REGB_MUX|output[21]~39_combout\,
	combout => \U_ALU|Result~40_combout\);

-- Location: LCCOMB_X42_Y7_N10
\U_ALU|ShiftRight0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~38_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[24]~12_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[22]~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[24]~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[22]~11_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight0~38_combout\);

-- Location: LCCOMB_X39_Y8_N12
\U_ALU|ShiftRight0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~39_combout\ = (\U_ALU|ShiftLeft0~147_combout\) # ((\U_ALU|ShiftRight0~38_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[23]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_REGA_MUX|output[23]~10_combout\,
	datac => \U_ALU|ShiftLeft0~147_combout\,
	datad => \U_ALU|ShiftRight0~38_combout\,
	combout => \U_ALU|ShiftRight0~39_combout\);

-- Location: LCCOMB_X39_Y8_N20
\U_ALU|ShiftRight0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~48_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~27_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight0~27_combout\,
	datad => \U_ALU|ShiftRight0~39_combout\,
	combout => \U_ALU|ShiftRight0~48_combout\);

-- Location: LCCOMB_X39_Y8_N16
\U_ALU|ShiftRight0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~49_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~75_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_ALU|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight0~75_combout\,
	datad => \U_ALU|ShiftRight0~48_combout\,
	combout => \U_ALU|ShiftRight0~49_combout\);

-- Location: LCCOMB_X40_Y8_N0
\U_ALU|ShiftLeft0~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~135_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~88_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~90_combout\,
	datad => \U_ALU|ShiftLeft0~88_combout\,
	combout => \U_ALU|ShiftLeft0~135_combout\);

-- Location: LCCOMB_X40_Y8_N18
\U_ALU|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~2_combout\ = (\U_ALU|Mux8~4_combout\ & (!\U_ALU|Mux8~3_combout\ & (\U_ALU|ShiftRight0~49_combout\))) # (!\U_ALU|Mux8~4_combout\ & ((\U_ALU|Mux8~3_combout\) # ((\U_ALU|ShiftLeft0~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~4_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|ShiftRight0~49_combout\,
	datad => \U_ALU|ShiftLeft0~135_combout\,
	combout => \U_ALU|Mux10~2_combout\);

-- Location: LCCOMB_X40_Y8_N20
\U_ALU|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~3_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux10~2_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux10~2_combout\ & ((\U_ALU|ShiftLeft0~105_combout\))) # (!\U_ALU|Mux10~2_combout\ & (\U_ALU|ShiftLeft0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~2_combout\,
	datab => \U_ALU|ShiftLeft0~96_combout\,
	datac => \U_ALU|ShiftLeft0~105_combout\,
	datad => \U_ALU|Mux10~2_combout\,
	combout => \U_ALU|Mux10~3_combout\);

-- Location: LCCOMB_X43_Y8_N4
\U_ALU|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~4_combout\ = (\U_ALU|Mux8~5_combout\ & (((!\U_ALU|Mux8~6_combout\)))) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & ((\U_ALU|Add0~81_combout\))) # (!\U_ALU|Mux8~6_combout\ & (\U_ALU|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux10~3_combout\,
	datab => \U_ALU|Mux8~5_combout\,
	datac => \U_ALU|Add0~81_combout\,
	datad => \U_ALU|Mux8~6_combout\,
	combout => \U_ALU|Mux10~4_combout\);

-- Location: LCCOMB_X39_Y8_N18
\U_ALU|ShiftRight1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~39_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight1~52_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight1~52_combout\,
	datad => \U_ALU|ShiftRight0~48_combout\,
	combout => \U_ALU|ShiftRight1~39_combout\);

-- Location: LCCOMB_X43_Y8_N10
\U_ALU|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~5_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux10~4_combout\ & ((\U_ALU|ShiftRight1~39_combout\))) # (!\U_ALU|Mux10~4_combout\ & (\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|Mux10~4_combout\,
	datad => \U_ALU|ShiftRight1~39_combout\,
	combout => \U_ALU|Mux10~5_combout\);

-- Location: LCCOMB_X43_Y8_N18
\U_ALU|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~11_combout\ = (\U_ALU|Mux10~5_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(5)) # ((\U_INSTRUCTION_REG|IR15to0\(1)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(5),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Mux10~5_combout\,
	combout => \U_ALU|Mux10~11_combout\);

-- Location: LCCOMB_X43_Y8_N8
\U_ALU|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~6_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~40_combout\ & (\U_ALU|Mux3~3_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux10~11_combout\) # (!\U_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Result~40_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux10~11_combout\,
	combout => \U_ALU|Mux10~6_combout\);

-- Location: LCCOMB_X50_Y8_N28
\U_ALU|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~7_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux10~6_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[21]~39_combout\ & (\U_REGA_MUX|output[21]~13_combout\ $ (!\U_ALU|Mux10~6_combout\))) # 
-- (!\U_REGB_MUX|output[21]~39_combout\ & (\U_REGA_MUX|output[21]~13_combout\ & !\U_ALU|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[21]~39_combout\,
	datac => \U_REGA_MUX|output[21]~13_combout\,
	datad => \U_ALU|Mux10~6_combout\,
	combout => \U_ALU|Mux10~7_combout\);

-- Location: LCCOMB_X50_Y8_N10
\U_ALU|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~8_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[21]~13_combout\)) # (!\U_ALU|Mux8~7_combout\ & ((\U_ALU|Mux10~7_combout\))))) # (!\U_ALU|Mux8~8_combout\ & (!\U_ALU|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~8_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_REGA_MUX|output[21]~13_combout\,
	datad => \U_ALU|Mux10~7_combout\,
	combout => \U_ALU|Mux10~8_combout\);

-- Location: LCCOMB_X50_Y8_N0
\U_ALU|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~9_combout\ = (\U_ALU|Mux10~8_combout\ & (((\U_ALU|Mult0|auto_generated|op_1~6_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4)))) # (!\U_ALU|Mux10~8_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mult1|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux10~8_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mult0|auto_generated|op_1~6_combout\,
	datad => \U_ALU|Mult1|auto_generated|op_1~6_combout\,
	combout => \U_ALU|Mux10~9_combout\);

-- Location: LCCOMB_X50_Y8_N12
\U_ALU|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux10~10_combout\ = (\U_ALU|Mux10~9_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux10~9_combout\,
	combout => \U_ALU|Mux10~10_combout\);

-- Location: FF_X50_Y8_N13
\U_ALU_OUT|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux10~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(21));

-- Location: FF_X52_Y8_N3
\U_MEMORY_DATA_REG|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[21]~33_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(21));

-- Location: LCCOMB_X51_Y8_N26
\U_MEMTOREG_MUX|output[21]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[21]~21_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(21)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(21),
	datab => \MemToReg~input_o\,
	datac => \U_MEMORY_DATA_REG|output\(21),
	combout => \U_MEMTOREG_MUX|output[21]~21_combout\);

-- Location: LCCOMB_X52_Y12_N14
\U_REGISTER_FILE|registers[7][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[7][21]~feeder_combout\);

-- Location: FF_X52_Y12_N15
\U_REGISTER_FILE|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][21]~q\);

-- Location: FF_X54_Y12_N27
\U_REGISTER_FILE|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][21]~q\);

-- Location: LCCOMB_X52_Y12_N28
\U_REGISTER_FILE|registers[3][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[3][21]~feeder_combout\);

-- Location: FF_X52_Y12_N29
\U_REGISTER_FILE|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][21]~q\);

-- Location: FF_X54_Y12_N13
\U_REGISTER_FILE|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][21]~q\);

-- Location: LCCOMB_X54_Y12_N12
\U_REGISTER_FILE|Mux10~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[3][21]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[2][21]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[3][21]~q\,
	datac => \U_REGISTER_FILE|registers[2][21]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux10~10_combout\);

-- Location: LCCOMB_X54_Y12_N26
\U_REGISTER_FILE|Mux10~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux10~10_combout\ & (\U_REGISTER_FILE|registers[7][21]~q\)) # (!\U_REGISTER_FILE|Mux10~10_combout\ & ((\U_REGISTER_FILE|registers[6][21]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][21]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[6][21]~q\,
	datad => \U_REGISTER_FILE|Mux10~10_combout\,
	combout => \U_REGISTER_FILE|Mux10~11_combout\);

-- Location: FF_X51_Y11_N13
\U_REGISTER_FILE|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][21]~q\);

-- Location: LCCOMB_X50_Y11_N24
\U_REGISTER_FILE|registers[14][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[14][21]~feeder_combout\);

-- Location: FF_X50_Y11_N25
\U_REGISTER_FILE|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][21]~q\);

-- Location: LCCOMB_X51_Y11_N12
\U_REGISTER_FILE|Mux10~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][21]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|registers[10][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][21]~q\,
	datad => \U_REGISTER_FILE|registers[14][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~17_combout\);

-- Location: FF_X51_Y8_N27
\U_REGISTER_FILE|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][21]~q\);

-- Location: FF_X51_Y11_N3
\U_REGISTER_FILE|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][21]~q\);

-- Location: LCCOMB_X51_Y11_N2
\U_REGISTER_FILE|Mux10~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~18_combout\ = (\U_REGISTER_FILE|Mux10~17_combout\ & ((\U_REGISTER_FILE|registers[15][21]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux10~17_combout\ & (((\U_REGISTER_FILE|registers[11][21]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux10~17_combout\,
	datab => \U_REGISTER_FILE|registers[15][21]~q\,
	datac => \U_REGISTER_FILE|registers[11][21]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux10~18_combout\);

-- Location: FF_X46_Y16_N15
\U_REGISTER_FILE|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][21]~q\);

-- Location: LCCOMB_X46_Y16_N20
\U_REGISTER_FILE|registers[1][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[1][21]~feeder_combout\);

-- Location: FF_X46_Y16_N21
\U_REGISTER_FILE|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][21]~q\);

-- Location: LCCOMB_X46_Y16_N14
\U_REGISTER_FILE|Mux10~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[1][21]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[0][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[0][21]~q\,
	datad => \U_REGISTER_FILE|registers[1][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~14_combout\);

-- Location: FF_X47_Y13_N31
\U_REGISTER_FILE|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][21]~q\);

-- Location: LCCOMB_X47_Y15_N20
\U_REGISTER_FILE|registers[4][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[4][21]~feeder_combout\);

-- Location: FF_X47_Y15_N21
\U_REGISTER_FILE|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][21]~q\);

-- Location: LCCOMB_X47_Y13_N30
\U_REGISTER_FILE|Mux10~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~15_combout\ = (\U_REGISTER_FILE|Mux10~14_combout\ & (((\U_REGISTER_FILE|registers[5][21]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux10~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[4][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux10~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[5][21]~q\,
	datad => \U_REGISTER_FILE|registers[4][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~15_combout\);

-- Location: LCCOMB_X47_Y14_N30
\U_REGISTER_FILE|registers[9][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[9][21]~feeder_combout\);

-- Location: FF_X47_Y14_N31
\U_REGISTER_FILE|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][21]~q\);

-- Location: FF_X47_Y13_N17
\U_REGISTER_FILE|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][21]~q\);

-- Location: LCCOMB_X47_Y17_N22
\U_REGISTER_FILE|registers[12][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[12][21]~feeder_combout\);

-- Location: FF_X47_Y17_N23
\U_REGISTER_FILE|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][21]~q\);

-- Location: FF_X47_Y17_N29
\U_REGISTER_FILE|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][21]~q\);

-- Location: LCCOMB_X47_Y17_N28
\U_REGISTER_FILE|Mux10~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][21]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][21]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[12][21]~q\,
	datac => \U_REGISTER_FILE|registers[8][21]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux10~12_combout\);

-- Location: LCCOMB_X47_Y13_N16
\U_REGISTER_FILE|Mux10~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux10~12_combout\ & ((\U_REGISTER_FILE|registers[13][21]~q\))) # (!\U_REGISTER_FILE|Mux10~12_combout\ & (\U_REGISTER_FILE|registers[9][21]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[9][21]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[13][21]~q\,
	datad => \U_REGISTER_FILE|Mux10~12_combout\,
	combout => \U_REGISTER_FILE|Mux10~13_combout\);

-- Location: LCCOMB_X47_Y13_N0
\U_REGISTER_FILE|Mux10~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux10~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux10~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGISTER_FILE|Mux10~13_combout\,
	combout => \U_REGISTER_FILE|Mux10~16_combout\);

-- Location: LCCOMB_X49_Y12_N8
\U_REGISTER_FILE|Mux10~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux10~16_combout\ & ((\U_REGISTER_FILE|Mux10~18_combout\))) # (!\U_REGISTER_FILE|Mux10~16_combout\ & (\U_REGISTER_FILE|Mux10~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux10~11_combout\,
	datac => \U_REGISTER_FILE|Mux10~18_combout\,
	datad => \U_REGISTER_FILE|Mux10~16_combout\,
	combout => \U_REGISTER_FILE|Mux10~19_combout\);

-- Location: LCCOMB_X51_Y15_N20
\U_REGISTER_FILE|registers[30][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[30][21]~feeder_combout\);

-- Location: FF_X51_Y15_N21
\U_REGISTER_FILE|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][21]~q\);

-- Location: FF_X51_Y15_N11
\U_REGISTER_FILE|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][21]~q\);

-- Location: FF_X52_Y15_N27
\U_REGISTER_FILE|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][21]~q\);

-- Location: LCCOMB_X52_Y15_N12
\U_REGISTER_FILE|registers[28][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[28][21]~feeder_combout\);

-- Location: FF_X52_Y15_N13
\U_REGISTER_FILE|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][21]~q\);

-- Location: LCCOMB_X52_Y15_N26
\U_REGISTER_FILE|Mux10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|registers[28][21]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- (\U_REGISTER_FILE|registers[20][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[20][21]~q\,
	datad => \U_REGISTER_FILE|registers[28][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~0_combout\);

-- Location: LCCOMB_X51_Y15_N10
\U_REGISTER_FILE|Mux10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux10~0_combout\ & (\U_REGISTER_FILE|registers[30][21]~q\)) # (!\U_REGISTER_FILE|Mux10~0_combout\ & ((\U_REGISTER_FILE|registers[22][21]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[30][21]~q\,
	datac => \U_REGISTER_FILE|registers[22][21]~q\,
	datad => \U_REGISTER_FILE|Mux10~0_combout\,
	combout => \U_REGISTER_FILE|Mux10~1_combout\);

-- Location: FF_X50_Y18_N3
\U_REGISTER_FILE|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][21]~q\);

-- Location: LCCOMB_X50_Y18_N16
\U_REGISTER_FILE|registers[24][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[24][21]~feeder_combout\);

-- Location: FF_X50_Y18_N17
\U_REGISTER_FILE|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][21]~q\);

-- Location: LCCOMB_X50_Y18_N2
\U_REGISTER_FILE|Mux10~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][21]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][21]~q\,
	datad => \U_REGISTER_FILE|registers[24][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~4_combout\);

-- Location: FF_X51_Y18_N31
\U_REGISTER_FILE|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][21]~q\);

-- Location: LCCOMB_X51_Y18_N0
\U_REGISTER_FILE|registers[18][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[18][21]~feeder_combout\);

-- Location: FF_X51_Y18_N1
\U_REGISTER_FILE|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][21]~q\);

-- Location: LCCOMB_X51_Y18_N30
\U_REGISTER_FILE|Mux10~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~5_combout\ = (\U_REGISTER_FILE|Mux10~4_combout\ & (((\U_REGISTER_FILE|registers[26][21]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux10~4_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[18][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux10~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][21]~q\,
	datad => \U_REGISTER_FILE|registers[18][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~5_combout\);

-- Location: LCCOMB_X49_Y17_N14
\U_REGISTER_FILE|registers[19][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[19][21]~feeder_combout\);

-- Location: FF_X49_Y17_N15
\U_REGISTER_FILE|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][21]~q\);

-- Location: FF_X45_Y17_N17
\U_REGISTER_FILE|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][21]~q\);

-- Location: LCCOMB_X44_Y17_N4
\U_REGISTER_FILE|registers[25][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[25][21]~feeder_combout\);

-- Location: FF_X44_Y17_N5
\U_REGISTER_FILE|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][21]~q\);

-- Location: FF_X45_Y17_N23
\U_REGISTER_FILE|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][21]~q\);

-- Location: LCCOMB_X45_Y17_N22
\U_REGISTER_FILE|Mux10~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][21]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][21]~q\,
	datac => \U_REGISTER_FILE|registers[17][21]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux10~2_combout\);

-- Location: LCCOMB_X45_Y17_N16
\U_REGISTER_FILE|Mux10~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux10~2_combout\ & ((\U_REGISTER_FILE|registers[27][21]~q\))) # (!\U_REGISTER_FILE|Mux10~2_combout\ & (\U_REGISTER_FILE|registers[19][21]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[19][21]~q\,
	datac => \U_REGISTER_FILE|registers[27][21]~q\,
	datad => \U_REGISTER_FILE|Mux10~2_combout\,
	combout => \U_REGISTER_FILE|Mux10~3_combout\);

-- Location: LCCOMB_X49_Y17_N0
\U_REGISTER_FILE|Mux10~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux10~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux10~5_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux10~3_combout\,
	combout => \U_REGISTER_FILE|Mux10~6_combout\);

-- Location: LCCOMB_X55_Y14_N0
\U_REGISTER_FILE|registers[29][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[29][21]~feeder_combout\);

-- Location: FF_X55_Y14_N1
\U_REGISTER_FILE|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][21]~q\);

-- Location: FF_X55_Y14_N11
\U_REGISTER_FILE|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][21]~q\);

-- Location: LCCOMB_X55_Y14_N10
\U_REGISTER_FILE|Mux10~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][21]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][21]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][21]~q\,
	datac => \U_REGISTER_FILE|registers[21][21]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux10~7_combout\);

-- Location: FF_X55_Y16_N29
\U_REGISTER_FILE|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][21]~q\);

-- Location: LCCOMB_X55_Y16_N18
\U_REGISTER_FILE|registers[23][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][21]~feeder_combout\ = \U_MEMTOREG_MUX|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[21]~21_combout\,
	combout => \U_REGISTER_FILE|registers[23][21]~feeder_combout\);

-- Location: FF_X55_Y16_N19
\U_REGISTER_FILE|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][21]~q\);

-- Location: LCCOMB_X55_Y16_N28
\U_REGISTER_FILE|Mux10~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~8_combout\ = (\U_REGISTER_FILE|Mux10~7_combout\ & (((\U_REGISTER_FILE|registers[31][21]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux10~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[23][21]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux10~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][21]~q\,
	datad => \U_REGISTER_FILE|registers[23][21]~q\,
	combout => \U_REGISTER_FILE|Mux10~8_combout\);

-- Location: LCCOMB_X55_Y16_N22
\U_REGISTER_FILE|Mux10~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux10~6_combout\ & ((\U_REGISTER_FILE|Mux10~8_combout\))) # (!\U_REGISTER_FILE|Mux10~6_combout\ & (\U_REGISTER_FILE|Mux10~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux10~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|Mux10~6_combout\,
	datad => \U_REGISTER_FILE|Mux10~8_combout\,
	combout => \U_REGISTER_FILE|Mux10~9_combout\);

-- Location: LCCOMB_X50_Y8_N8
\U_REGISTER_FILE|Mux10~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux10~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux10~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux10~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux10~19_combout\,
	datad => \U_REGISTER_FILE|Mux10~9_combout\,
	combout => \U_REGISTER_FILE|Mux10~20_combout\);

-- Location: FF_X50_Y8_N9
\U_REGA|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux10~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(21));

-- Location: LCCOMB_X52_Y10_N18
\U_MEMORY|U_MUX_3x1|output[30]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[30]~39_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(30),
	combout => \U_MEMORY|U_MUX_3x1|output[30]~39_combout\);

-- Location: FF_X52_Y10_N19
\U_MEMORY_DATA_REG|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[30]~39_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(30));

-- Location: LCCOMB_X52_Y10_N6
\U_MEMTOREG_MUX|output[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[30]~30_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(30))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \U_MEMORY_DATA_REG|output\(30),
	datad => \U_ALU_OUT|output\(30),
	combout => \U_MEMTOREG_MUX|output[30]~30_combout\);

-- Location: LCCOMB_X54_Y14_N18
\U_REGISTER_FILE|registers[23][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[23][30]~feeder_combout\);

-- Location: FF_X54_Y14_N19
\U_REGISTER_FILE|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][30]~q\);

-- Location: FF_X54_Y14_N13
\U_REGISTER_FILE|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][30]~q\);

-- Location: LCCOMB_X56_Y14_N16
\U_REGISTER_FILE|registers[29][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[29][30]~feeder_combout\);

-- Location: FF_X56_Y14_N17
\U_REGISTER_FILE|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][30]~q\);

-- Location: FF_X55_Y14_N7
\U_REGISTER_FILE|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][30]~q\);

-- Location: LCCOMB_X55_Y14_N6
\U_REGISTER_FILE|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][30]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][30]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][30]~q\,
	datac => \U_REGISTER_FILE|registers[21][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux1~7_combout\);

-- Location: LCCOMB_X54_Y14_N12
\U_REGISTER_FILE|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux1~7_combout\ & ((\U_REGISTER_FILE|registers[31][30]~q\))) # (!\U_REGISTER_FILE|Mux1~7_combout\ & (\U_REGISTER_FILE|registers[23][30]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[23][30]~q\,
	datac => \U_REGISTER_FILE|registers[31][30]~q\,
	datad => \U_REGISTER_FILE|Mux1~7_combout\,
	combout => \U_REGISTER_FILE|Mux1~8_combout\);

-- Location: LCCOMB_X49_Y16_N12
\U_REGISTER_FILE|registers[18][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[18][30]~feeder_combout\);

-- Location: FF_X49_Y16_N13
\U_REGISTER_FILE|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][30]~q\);

-- Location: FF_X49_Y16_N3
\U_REGISTER_FILE|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][30]~q\);

-- Location: LCCOMB_X45_Y16_N0
\U_REGISTER_FILE|registers[24][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[24][30]~feeder_combout\);

-- Location: FF_X45_Y16_N1
\U_REGISTER_FILE|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][30]~q\);

-- Location: FF_X45_Y16_N31
\U_REGISTER_FILE|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][30]~q\);

-- Location: LCCOMB_X45_Y16_N30
\U_REGISTER_FILE|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[24][30]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[16][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[24][30]~q\,
	datac => \U_REGISTER_FILE|registers[16][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux1~4_combout\);

-- Location: LCCOMB_X49_Y16_N2
\U_REGISTER_FILE|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux1~4_combout\ & ((\U_REGISTER_FILE|registers[26][30]~q\))) # (!\U_REGISTER_FILE|Mux1~4_combout\ & (\U_REGISTER_FILE|registers[18][30]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[18][30]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][30]~q\,
	datad => \U_REGISTER_FILE|Mux1~4_combout\,
	combout => \U_REGISTER_FILE|Mux1~5_combout\);

-- Location: LCCOMB_X50_Y14_N6
\U_REGISTER_FILE|registers[28][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[28][30]~feeder_combout\);

-- Location: FF_X50_Y14_N7
\U_REGISTER_FILE|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][30]~q\);

-- Location: FF_X50_Y14_N17
\U_REGISTER_FILE|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][30]~q\);

-- Location: LCCOMB_X50_Y14_N16
\U_REGISTER_FILE|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][30]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][30]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[28][30]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[20][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux1~2_combout\);

-- Location: FF_X51_Y15_N3
\U_REGISTER_FILE|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][30]~q\);

-- Location: LCCOMB_X50_Y15_N14
\U_REGISTER_FILE|registers[22][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[22][30]~feeder_combout\);

-- Location: FF_X50_Y15_N15
\U_REGISTER_FILE|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][30]~q\);

-- Location: LCCOMB_X51_Y15_N2
\U_REGISTER_FILE|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux1~2_combout\ & (\U_REGISTER_FILE|registers[30][30]~q\)) # (!\U_REGISTER_FILE|Mux1~2_combout\ & ((\U_REGISTER_FILE|registers[22][30]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux1~2_combout\,
	datac => \U_REGISTER_FILE|registers[30][30]~q\,
	datad => \U_REGISTER_FILE|registers[22][30]~q\,
	combout => \U_REGISTER_FILE|Mux1~3_combout\);

-- Location: LCCOMB_X54_Y15_N24
\U_REGISTER_FILE|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux1~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux1~5_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGISTER_FILE|Mux1~3_combout\,
	combout => \U_REGISTER_FILE|Mux1~6_combout\);

-- Location: LCCOMB_X52_Y17_N18
\U_REGISTER_FILE|registers[27][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[27][30]~feeder_combout\);

-- Location: FF_X52_Y17_N19
\U_REGISTER_FILE|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][30]~q\);

-- Location: FF_X51_Y17_N1
\U_REGISTER_FILE|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][30]~q\);

-- Location: LCCOMB_X54_Y17_N24
\U_REGISTER_FILE|registers[25][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[25][30]~feeder_combout\);

-- Location: FF_X54_Y17_N25
\U_REGISTER_FILE|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][30]~q\);

-- Location: FF_X54_Y17_N27
\U_REGISTER_FILE|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][30]~q\);

-- Location: LCCOMB_X54_Y17_N26
\U_REGISTER_FILE|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][30]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[17][30]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[25][30]~q\,
	datac => \U_REGISTER_FILE|registers[17][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux1~0_combout\);

-- Location: LCCOMB_X51_Y17_N0
\U_REGISTER_FILE|Mux1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux1~0_combout\ & (\U_REGISTER_FILE|registers[27][30]~q\)) # (!\U_REGISTER_FILE|Mux1~0_combout\ & ((\U_REGISTER_FILE|registers[19][30]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[27][30]~q\,
	datac => \U_REGISTER_FILE|registers[19][30]~q\,
	datad => \U_REGISTER_FILE|Mux1~0_combout\,
	combout => \U_REGISTER_FILE|Mux1~1_combout\);

-- Location: LCCOMB_X54_Y14_N6
\U_REGISTER_FILE|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~9_combout\ = (\U_REGISTER_FILE|Mux1~6_combout\ & ((\U_REGISTER_FILE|Mux1~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux1~6_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(0) & 
-- \U_REGISTER_FILE|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux1~8_combout\,
	datab => \U_REGISTER_FILE|Mux1~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux1~1_combout\,
	combout => \U_REGISTER_FILE|Mux1~9_combout\);

-- Location: LCCOMB_X46_Y12_N18
\U_REGISTER_FILE|registers[12][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[12][30]~feeder_combout\);

-- Location: FF_X46_Y12_N19
\U_REGISTER_FILE|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][30]~q\);

-- Location: FF_X46_Y13_N15
\U_REGISTER_FILE|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][30]~q\);

-- Location: LCCOMB_X47_Y16_N2
\U_REGISTER_FILE|registers[9][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[9][30]~feeder_combout\);

-- Location: FF_X47_Y16_N3
\U_REGISTER_FILE|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][30]~q\);

-- Location: FF_X46_Y17_N19
\U_REGISTER_FILE|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][30]~q\);

-- Location: LCCOMB_X46_Y17_N18
\U_REGISTER_FILE|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[9][30]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[8][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[9][30]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[8][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux1~12_combout\);

-- Location: LCCOMB_X46_Y13_N14
\U_REGISTER_FILE|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux1~12_combout\ & ((\U_REGISTER_FILE|registers[13][30]~q\))) # (!\U_REGISTER_FILE|Mux1~12_combout\ & (\U_REGISTER_FILE|registers[12][30]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][30]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[13][30]~q\,
	datad => \U_REGISTER_FILE|Mux1~12_combout\,
	combout => \U_REGISTER_FILE|Mux1~13_combout\);

-- Location: FF_X46_Y15_N25
\U_REGISTER_FILE|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][30]~q\);

-- Location: LCCOMB_X46_Y15_N10
\U_REGISTER_FILE|registers[4][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[4][30]~feeder_combout\);

-- Location: FF_X46_Y15_N11
\U_REGISTER_FILE|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][30]~q\);

-- Location: LCCOMB_X46_Y15_N24
\U_REGISTER_FILE|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[4][30]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[0][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[0][30]~q\,
	datad => \U_REGISTER_FILE|registers[4][30]~q\,
	combout => \U_REGISTER_FILE|Mux1~14_combout\);

-- Location: FF_X50_Y15_N9
\U_REGISTER_FILE|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][30]~q\);

-- Location: LCCOMB_X46_Y16_N22
\U_REGISTER_FILE|registers[1][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[1][30]~feeder_combout\);

-- Location: FF_X46_Y16_N23
\U_REGISTER_FILE|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][30]~q\);

-- Location: LCCOMB_X50_Y15_N8
\U_REGISTER_FILE|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~15_combout\ = (\U_REGISTER_FILE|Mux1~14_combout\ & (((\U_REGISTER_FILE|registers[5][30]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux1~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[1][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux1~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[5][30]~q\,
	datad => \U_REGISTER_FILE|registers[1][30]~q\,
	combout => \U_REGISTER_FILE|Mux1~15_combout\);

-- Location: LCCOMB_X51_Y13_N26
\U_REGISTER_FILE|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux1~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|Mux1~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux1~13_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGISTER_FILE|Mux1~15_combout\,
	combout => \U_REGISTER_FILE|Mux1~16_combout\);

-- Location: LCCOMB_X55_Y12_N26
\U_REGISTER_FILE|registers[7][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[7][30]~feeder_combout\);

-- Location: FF_X55_Y12_N27
\U_REGISTER_FILE|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][30]~q\);

-- Location: LCCOMB_X56_Y12_N0
\U_REGISTER_FILE|registers[6][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[6][30]~feeder_combout\);

-- Location: FF_X56_Y12_N1
\U_REGISTER_FILE|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][30]~q\);

-- Location: FF_X56_Y12_N19
\U_REGISTER_FILE|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][30]~q\);

-- Location: LCCOMB_X56_Y12_N18
\U_REGISTER_FILE|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[6][30]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[2][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[6][30]~q\,
	datac => \U_REGISTER_FILE|registers[2][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux1~10_combout\);

-- Location: FF_X55_Y12_N1
\U_REGISTER_FILE|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][30]~q\);

-- Location: LCCOMB_X55_Y12_N0
\U_REGISTER_FILE|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~11_combout\ = (\U_REGISTER_FILE|Mux1~10_combout\ & ((\U_REGISTER_FILE|registers[7][30]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux1~10_combout\ & (((\U_REGISTER_FILE|registers[3][30]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][30]~q\,
	datab => \U_REGISTER_FILE|Mux1~10_combout\,
	datac => \U_REGISTER_FILE|registers[3][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux1~11_combout\);

-- Location: LCCOMB_X55_Y11_N4
\U_REGISTER_FILE|registers[15][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[15][30]~feeder_combout\);

-- Location: FF_X55_Y11_N5
\U_REGISTER_FILE|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][30]~q\);

-- Location: FF_X55_Y11_N15
\U_REGISTER_FILE|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][30]~q\);

-- Location: LCCOMB_X56_Y11_N12
\U_REGISTER_FILE|registers[11][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][30]~feeder_combout\ = \U_MEMTOREG_MUX|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[30]~30_combout\,
	combout => \U_REGISTER_FILE|registers[11][30]~feeder_combout\);

-- Location: FF_X56_Y11_N13
\U_REGISTER_FILE|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][30]~q\);

-- Location: FF_X56_Y11_N19
\U_REGISTER_FILE|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][30]~q\);

-- Location: LCCOMB_X56_Y11_N18
\U_REGISTER_FILE|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|registers[11][30]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & ((\U_REGISTER_FILE|registers[10][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[11][30]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][30]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux1~17_combout\);

-- Location: LCCOMB_X55_Y11_N14
\U_REGISTER_FILE|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux1~17_combout\ & (\U_REGISTER_FILE|registers[15][30]~q\)) # (!\U_REGISTER_FILE|Mux1~17_combout\ & ((\U_REGISTER_FILE|registers[14][30]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[15][30]~q\,
	datac => \U_REGISTER_FILE|registers[14][30]~q\,
	datad => \U_REGISTER_FILE|Mux1~17_combout\,
	combout => \U_REGISTER_FILE|Mux1~18_combout\);

-- Location: LCCOMB_X54_Y11_N8
\U_REGISTER_FILE|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux1~16_combout\ & ((\U_REGISTER_FILE|Mux1~18_combout\))) # (!\U_REGISTER_FILE|Mux1~16_combout\ & (\U_REGISTER_FILE|Mux1~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux1~16_combout\,
	datac => \U_REGISTER_FILE|Mux1~11_combout\,
	datad => \U_REGISTER_FILE|Mux1~18_combout\,
	combout => \U_REGISTER_FILE|Mux1~19_combout\);

-- Location: LCCOMB_X54_Y10_N14
\U_REGISTER_FILE|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux1~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux1~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux1~9_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux1~19_combout\,
	combout => \U_REGISTER_FILE|Mux1~20_combout\);

-- Location: FF_X46_Y6_N9
\U_REGA|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_REGISTER_FILE|Mux1~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(30));

-- Location: LCCOMB_X47_Y5_N24
\U_REGB_MUX|output[30]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[30]~48_combout\ = (\U_REGB_MUX|output[30]~3_combout\) # ((!\ALUSrcB[0]~input_o\ & (\U_REGA|output\(30) & !\ALUSrcB[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcB[0]~input_o\,
	datab => \U_REGA|output\(30),
	datac => \ALUSrcB[1]~input_o\,
	datad => \U_REGB_MUX|output[30]~3_combout\,
	combout => \U_REGB_MUX|output[30]~48_combout\);

-- Location: LCCOMB_X45_Y6_N20
\U_ALU|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~16_combout\ = \U_REGB_MUX|output[30]~48_combout\ $ (\U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGB_MUX|output[30]~48_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Add0~16_combout\);

-- Location: LCCOMB_X44_Y6_N16
\U_ALU|Add0~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~101_combout\ = \U_ALU|Add0~15_combout\ $ (\U_ALU|Add0~100\ $ (!\U_REGA_MUX|output[31]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~15_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	cin => \U_ALU|Add0~100\,
	combout => \U_ALU|Add0~101_combout\);

-- Location: LCCOMB_X38_Y6_N0
\U_ALU|ShiftLeft0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~61_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~58_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~58_combout\,
	datab => \U_ALU|ShiftLeft0~60_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X38_Y6_N4
\U_ALU|ShiftLeft0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~67_combout\ = (\U_ALU|ShiftLeft0~61_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftLeft0~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~66_combout\,
	datad => \U_ALU|ShiftLeft0~61_combout\,
	combout => \U_ALU|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X38_Y6_N8
\U_ALU|ShiftLeft0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~48_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~45_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_ALU|ShiftLeft0~45_combout\,
	datac => \U_ALU|ShiftLeft0~47_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X41_Y6_N6
\U_ALU|ShiftRight0~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~73_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(8) & (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\ & \U_ALU|ShiftLeft0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftLeft0~39_combout\,
	combout => \U_ALU|ShiftRight0~73_combout\);

-- Location: LCCOMB_X38_Y7_N18
\U_ALU|ShiftLeft0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~52_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[24]~12_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[25]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[25]~9_combout\,
	datad => \U_REGA_MUX|output[24]~12_combout\,
	combout => \U_ALU|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X38_Y7_N30
\U_ALU|ShiftLeft0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~54_combout\ = (\U_ALU|ShiftLeft0~52_combout\) # ((\U_ALU|ShiftLeft0~53_combout\ & !\U_INSTRUCTION_REG|IR15to0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftLeft0~53_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_ALU|ShiftLeft0~52_combout\,
	combout => \U_ALU|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X38_Y7_N8
\U_ALU|ShiftLeft0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~49_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[30]~8_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[31]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[30]~8_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X38_Y7_N20
\U_ALU|ShiftLeft0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~51_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~49_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftLeft0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftLeft0~49_combout\,
	datad => \U_ALU|ShiftLeft0~50_combout\,
	combout => \U_ALU|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X38_Y6_N18
\U_ALU|ShiftLeft0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~55_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftLeft0~51_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(8) & \U_ALU|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~54_combout\,
	datad => \U_ALU|ShiftLeft0~51_combout\,
	combout => \U_ALU|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X38_Y6_N16
\U_ALU|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_ALU|ShiftRight0~73_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|ShiftLeft0~48_combout\) # ((\U_ALU|ShiftLeft0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_ALU|ShiftLeft0~48_combout\,
	datac => \U_ALU|ShiftRight0~73_combout\,
	datad => \U_ALU|ShiftLeft0~55_combout\,
	combout => \U_ALU|Mux0~10_combout\);

-- Location: LCCOMB_X38_Y6_N6
\U_ALU|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|ShiftLeft0~67_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(10) & (((\U_ALU|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_ALU|ShiftLeft0~67_combout\,
	datad => \U_ALU|Mux0~10_combout\,
	combout => \U_ALU|Mux0~11_combout\);

-- Location: LCCOMB_X46_Y6_N20
\U_ALU|Add0~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Add0~103_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\ALUSrcA~input_o\ & (\U_REGA|output\(31))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(31),
	datab => \ALUSrcA~input_o\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_PC|output\(31),
	combout => \U_ALU|Add0~103_combout\);

-- Location: LCCOMB_X46_Y6_N10
\U_ALU|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~12_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(5) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_ALU|Add0~103_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~11_combout\,
	datab => \U_ALU|Add0~103_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux0~12_combout\);

-- Location: LCCOMB_X46_Y6_N16
\U_ALU|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~13_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_ALU|Mux0~12_combout\) # ((\U_ALU|Mux0~6_combout\ & \U_ALU|Add0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_ALU|Mux0~6_combout\,
	datac => \U_ALU|Add0~101_combout\,
	datad => \U_ALU|Mux0~12_combout\,
	combout => \U_ALU|Mux0~13_combout\);

-- Location: LCCOMB_X46_Y6_N14
\U_ALU|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~14_combout\ = (\U_ALU|Mux0~17_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_ALU|Mux0~16_combout\) # (\U_ALU|Mux0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_ALU|Mux0~17_combout\,
	datad => \U_ALU|Mux0~13_combout\,
	combout => \U_ALU|Mux0~14_combout\);

-- Location: LCCOMB_X49_Y7_N28
\U_ALU|Mult0|auto_generated|op_2~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_2~26_combout\ = \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\ $ (\U_ALU|Mult0|auto_generated|op_2~25\ $ (\U_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => \U_ALU|Mult0|auto_generated|mac_out6~DATAOUT13\,
	cin => \U_ALU|Mult0|auto_generated|op_2~25\,
	combout => \U_ALU|Mult0|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X50_Y7_N30
\U_ALU|Mult0|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult0|auto_generated|op_1~26_combout\ = \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\U_ALU|Mult0|auto_generated|op_1~25\ $ (\U_ALU|Mult0|auto_generated|op_2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \U_ALU|Mult0|auto_generated|op_2~26_combout\,
	cin => \U_ALU|Mult0|auto_generated|op_1~25\,
	combout => \U_ALU|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X49_Y6_N26
\U_ALU|Mult1|auto_generated|op_2~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_2~26_combout\ = \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT13\ $ (\U_ALU|Mult1|auto_generated|op_2~25\ $ (\U_ALU|Mult1|auto_generated|mac_out4~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mult1|auto_generated|mac_out6~DATAOUT13\,
	datad => \U_ALU|Mult1|auto_generated|mac_out4~DATAOUT13\,
	cin => \U_ALU|Mult1|auto_generated|op_2~25\,
	combout => \U_ALU|Mult1|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X50_Y6_N30
\U_ALU|Mult1|auto_generated|op_1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mult1|auto_generated|op_1~26_combout\ = \U_ALU|Mult1|auto_generated|op_2~26_combout\ $ (\U_ALU|Mult1|auto_generated|op_1~25\ $ (\U_ALU|Mult1|auto_generated|mac_out2~DATAOUT31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|op_2~26_combout\,
	datad => \U_ALU|Mult1|auto_generated|mac_out2~DATAOUT31\,
	cin => \U_ALU|Mult1|auto_generated|op_1~25\,
	combout => \U_ALU|Mult1|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X51_Y6_N12
\U_ALU|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~15_combout\ = (\U_ALU|Mux0~7_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|op_1~26_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult0|auto_generated|op_1~26_combout\,
	datad => \U_ALU|Mult1|auto_generated|op_1~26_combout\,
	combout => \U_ALU|Mux0~15_combout\);

-- Location: LCCOMB_X51_Y6_N16
\U_PC|output[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[31]~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux0~15_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux0~14_combout\,
	datad => \U_ALU|Mux0~15_combout\,
	combout => \U_PC|output[31]~0_combout\);

-- Location: FF_X51_Y6_N17
\U_ALU_OUT|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[31]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(31));

-- Location: LCCOMB_X54_Y8_N26
\U_MEMORY|U_MUX_3x1|output[31]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[31]~40_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(31) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(31),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[31]~40_combout\);

-- Location: FF_X54_Y8_N27
\U_MEMORY_DATA_REG|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[31]~40_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(31));

-- Location: LCCOMB_X54_Y10_N30
\U_MEMTOREG_MUX|output[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[31]~31_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(31)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(31),
	datac => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(31),
	combout => \U_MEMTOREG_MUX|output[31]~31_combout\);

-- Location: FF_X46_Y17_N23
\U_REGISTER_FILE|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][31]~q\);

-- Location: LCCOMB_X46_Y17_N0
\U_REGISTER_FILE|registers[12][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[12][31]~feeder_combout\);

-- Location: FF_X46_Y17_N1
\U_REGISTER_FILE|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][31]~q\);

-- Location: LCCOMB_X46_Y17_N22
\U_REGISTER_FILE|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][31]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[8][31]~q\,
	datad => \U_REGISTER_FILE|registers[12][31]~q\,
	combout => \U_REGISTER_FILE|Mux0~12_combout\);

-- Location: FF_X47_Y16_N11
\U_REGISTER_FILE|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][31]~q\);

-- Location: LCCOMB_X47_Y16_N28
\U_REGISTER_FILE|registers[9][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[9][31]~feeder_combout\);

-- Location: FF_X47_Y16_N29
\U_REGISTER_FILE|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][31]~q\);

-- Location: LCCOMB_X47_Y16_N10
\U_REGISTER_FILE|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux0~12_combout\ & (\U_REGISTER_FILE|registers[13][31]~q\)) # (!\U_REGISTER_FILE|Mux0~12_combout\ & ((\U_REGISTER_FILE|registers[9][31]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux0~12_combout\,
	datac => \U_REGISTER_FILE|registers[13][31]~q\,
	datad => \U_REGISTER_FILE|registers[9][31]~q\,
	combout => \U_REGISTER_FILE|Mux0~13_combout\);

-- Location: FF_X46_Y15_N23
\U_REGISTER_FILE|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][31]~q\);

-- Location: LCCOMB_X46_Y16_N28
\U_REGISTER_FILE|registers[1][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[1][31]~feeder_combout\);

-- Location: FF_X46_Y16_N29
\U_REGISTER_FILE|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][31]~q\);

-- Location: LCCOMB_X46_Y15_N22
\U_REGISTER_FILE|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[1][31]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[0][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[0][31]~q\,
	datad => \U_REGISTER_FILE|registers[1][31]~q\,
	combout => \U_REGISTER_FILE|Mux0~14_combout\);

-- Location: FF_X50_Y15_N1
\U_REGISTER_FILE|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][31]~q\);

-- Location: LCCOMB_X49_Y15_N14
\U_REGISTER_FILE|registers[4][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[4][31]~feeder_combout\);

-- Location: FF_X49_Y15_N15
\U_REGISTER_FILE|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][31]~q\);

-- Location: LCCOMB_X50_Y15_N0
\U_REGISTER_FILE|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux0~14_combout\ & (\U_REGISTER_FILE|registers[5][31]~q\)) # (!\U_REGISTER_FILE|Mux0~14_combout\ & ((\U_REGISTER_FILE|registers[4][31]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux0~14_combout\,
	datac => \U_REGISTER_FILE|registers[5][31]~q\,
	datad => \U_REGISTER_FILE|registers[4][31]~q\,
	combout => \U_REGISTER_FILE|Mux0~15_combout\);

-- Location: LCCOMB_X50_Y15_N22
\U_REGISTER_FILE|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux0~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux0~13_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_REGISTER_FILE|Mux0~15_combout\,
	combout => \U_REGISTER_FILE|Mux0~16_combout\);

-- Location: LCCOMB_X52_Y12_N12
\U_REGISTER_FILE|registers[3][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[3][31]~feeder_combout\);

-- Location: FF_X52_Y12_N13
\U_REGISTER_FILE|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][31]~q\);

-- Location: FF_X56_Y12_N11
\U_REGISTER_FILE|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][31]~q\);

-- Location: LCCOMB_X56_Y12_N10
\U_REGISTER_FILE|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[3][31]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[2][31]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[3][31]~q\,
	datac => \U_REGISTER_FILE|registers[2][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux0~10_combout\);

-- Location: LCCOMB_X52_Y12_N10
\U_REGISTER_FILE|registers[7][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[7][31]~feeder_combout\);

-- Location: FF_X52_Y12_N11
\U_REGISTER_FILE|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][31]~q\);

-- Location: FF_X56_Y12_N5
\U_REGISTER_FILE|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][31]~q\);

-- Location: LCCOMB_X56_Y12_N4
\U_REGISTER_FILE|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~11_combout\ = (\U_REGISTER_FILE|Mux0~10_combout\ & ((\U_REGISTER_FILE|registers[7][31]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux0~10_combout\ & (((\U_REGISTER_FILE|registers[6][31]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux0~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][31]~q\,
	datac => \U_REGISTER_FILE|registers[6][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux0~11_combout\);

-- Location: LCCOMB_X54_Y10_N12
\U_REGISTER_FILE|registers[15][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[15][31]~feeder_combout\);

-- Location: FF_X54_Y10_N13
\U_REGISTER_FILE|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][31]~q\);

-- Location: LCCOMB_X55_Y11_N30
\U_REGISTER_FILE|registers[14][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[14][31]~feeder_combout\);

-- Location: FF_X55_Y11_N31
\U_REGISTER_FILE|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][31]~q\);

-- Location: FF_X55_Y13_N17
\U_REGISTER_FILE|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][31]~q\);

-- Location: LCCOMB_X55_Y13_N16
\U_REGISTER_FILE|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][31]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[10][31]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[14][31]~q\,
	datac => \U_REGISTER_FILE|registers[10][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux0~17_combout\);

-- Location: FF_X54_Y10_N11
\U_REGISTER_FILE|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][31]~q\);

-- Location: LCCOMB_X54_Y10_N10
\U_REGISTER_FILE|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~18_combout\ = (\U_REGISTER_FILE|Mux0~17_combout\ & ((\U_REGISTER_FILE|registers[15][31]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux0~17_combout\ & (((\U_REGISTER_FILE|registers[11][31]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][31]~q\,
	datab => \U_REGISTER_FILE|Mux0~17_combout\,
	datac => \U_REGISTER_FILE|registers[11][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux0~18_combout\);

-- Location: LCCOMB_X54_Y10_N18
\U_REGISTER_FILE|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux0~16_combout\ & ((\U_REGISTER_FILE|Mux0~18_combout\))) # (!\U_REGISTER_FILE|Mux0~16_combout\ & (\U_REGISTER_FILE|Mux0~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux0~16_combout\,
	datac => \U_REGISTER_FILE|Mux0~11_combout\,
	datad => \U_REGISTER_FILE|Mux0~18_combout\,
	combout => \U_REGISTER_FILE|Mux0~19_combout\);

-- Location: LCCOMB_X54_Y14_N28
\U_REGISTER_FILE|registers[23][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[23][31]~feeder_combout\);

-- Location: FF_X54_Y14_N29
\U_REGISTER_FILE|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][31]~q\);

-- Location: FF_X54_Y14_N3
\U_REGISTER_FILE|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][31]~q\);

-- Location: LCCOMB_X56_Y14_N22
\U_REGISTER_FILE|registers[29][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[29][31]~feeder_combout\);

-- Location: FF_X56_Y14_N23
\U_REGISTER_FILE|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][31]~q\);

-- Location: FF_X55_Y14_N29
\U_REGISTER_FILE|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][31]~q\);

-- Location: LCCOMB_X55_Y14_N28
\U_REGISTER_FILE|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][31]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][31]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][31]~q\,
	datac => \U_REGISTER_FILE|registers[21][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux0~7_combout\);

-- Location: LCCOMB_X54_Y14_N2
\U_REGISTER_FILE|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux0~7_combout\ & ((\U_REGISTER_FILE|registers[31][31]~q\))) # (!\U_REGISTER_FILE|Mux0~7_combout\ & (\U_REGISTER_FILE|registers[23][31]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[23][31]~q\,
	datac => \U_REGISTER_FILE|registers[31][31]~q\,
	datad => \U_REGISTER_FILE|Mux0~7_combout\,
	combout => \U_REGISTER_FILE|Mux0~8_combout\);

-- Location: LCCOMB_X54_Y16_N12
\U_REGISTER_FILE|registers[18][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[18][31]~feeder_combout\);

-- Location: FF_X54_Y16_N13
\U_REGISTER_FILE|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][31]~q\);

-- Location: FF_X54_Y16_N31
\U_REGISTER_FILE|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][31]~q\);

-- Location: FF_X45_Y16_N23
\U_REGISTER_FILE|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][31]~q\);

-- Location: LCCOMB_X45_Y16_N24
\U_REGISTER_FILE|registers[24][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[24][31]~feeder_combout\);

-- Location: FF_X45_Y16_N25
\U_REGISTER_FILE|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][31]~q\);

-- Location: LCCOMB_X45_Y16_N22
\U_REGISTER_FILE|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][31]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][31]~q\,
	datad => \U_REGISTER_FILE|registers[24][31]~q\,
	combout => \U_REGISTER_FILE|Mux0~4_combout\);

-- Location: LCCOMB_X54_Y16_N30
\U_REGISTER_FILE|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux0~4_combout\ & ((\U_REGISTER_FILE|registers[26][31]~q\))) # (!\U_REGISTER_FILE|Mux0~4_combout\ & (\U_REGISTER_FILE|registers[18][31]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[18][31]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][31]~q\,
	datad => \U_REGISTER_FILE|Mux0~4_combout\,
	combout => \U_REGISTER_FILE|Mux0~5_combout\);

-- Location: LCCOMB_X51_Y17_N18
\U_REGISTER_FILE|registers[19][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[19][31]~feeder_combout\);

-- Location: FF_X51_Y17_N19
\U_REGISTER_FILE|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][31]~q\);

-- Location: FF_X54_Y15_N5
\U_REGISTER_FILE|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][31]~q\);

-- Location: LCCOMB_X54_Y17_N0
\U_REGISTER_FILE|registers[25][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[25][31]~feeder_combout\);

-- Location: FF_X54_Y17_N1
\U_REGISTER_FILE|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][31]~q\);

-- Location: FF_X54_Y17_N23
\U_REGISTER_FILE|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][31]~q\);

-- Location: LCCOMB_X54_Y17_N22
\U_REGISTER_FILE|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][31]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][31]~q\,
	datac => \U_REGISTER_FILE|registers[17][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux0~2_combout\);

-- Location: LCCOMB_X54_Y15_N4
\U_REGISTER_FILE|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux0~2_combout\ & ((\U_REGISTER_FILE|registers[27][31]~q\))) # (!\U_REGISTER_FILE|Mux0~2_combout\ & (\U_REGISTER_FILE|registers[19][31]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[19][31]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[27][31]~q\,
	datad => \U_REGISTER_FILE|Mux0~2_combout\,
	combout => \U_REGISTER_FILE|Mux0~3_combout\);

-- Location: LCCOMB_X54_Y15_N30
\U_REGISTER_FILE|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2)) # (\U_REGISTER_FILE|Mux0~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux0~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux0~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGISTER_FILE|Mux0~3_combout\,
	combout => \U_REGISTER_FILE|Mux0~6_combout\);

-- Location: LCCOMB_X50_Y14_N14
\U_REGISTER_FILE|registers[28][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[28][31]~feeder_combout\);

-- Location: FF_X50_Y14_N15
\U_REGISTER_FILE|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][31]~q\);

-- Location: FF_X50_Y14_N5
\U_REGISTER_FILE|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][31]~q\);

-- Location: LCCOMB_X50_Y14_N4
\U_REGISTER_FILE|Mux0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][31]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][31]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[28][31]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[20][31]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux0~0_combout\);

-- Location: FF_X50_Y15_N27
\U_REGISTER_FILE|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][31]~q\);

-- Location: LCCOMB_X54_Y15_N26
\U_REGISTER_FILE|registers[30][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][31]~feeder_combout\ = \U_MEMTOREG_MUX|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[31]~31_combout\,
	combout => \U_REGISTER_FILE|registers[30][31]~feeder_combout\);

-- Location: FF_X54_Y15_N27
\U_REGISTER_FILE|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][31]~q\);

-- Location: LCCOMB_X50_Y15_N26
\U_REGISTER_FILE|Mux0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux0~0_combout\ & ((\U_REGISTER_FILE|registers[30][31]~q\))) # (!\U_REGISTER_FILE|Mux0~0_combout\ & (\U_REGISTER_FILE|registers[22][31]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux0~0_combout\,
	datac => \U_REGISTER_FILE|registers[22][31]~q\,
	datad => \U_REGISTER_FILE|registers[30][31]~q\,
	combout => \U_REGISTER_FILE|Mux0~1_combout\);

-- Location: LCCOMB_X54_Y15_N12
\U_REGISTER_FILE|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux0~6_combout\ & (\U_REGISTER_FILE|Mux0~8_combout\)) # (!\U_REGISTER_FILE|Mux0~6_combout\ & ((\U_REGISTER_FILE|Mux0~1_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (((\U_REGISTER_FILE|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux0~8_combout\,
	datac => \U_REGISTER_FILE|Mux0~6_combout\,
	datad => \U_REGISTER_FILE|Mux0~1_combout\,
	combout => \U_REGISTER_FILE|Mux0~9_combout\);

-- Location: LCCOMB_X46_Y6_N30
\U_REGISTER_FILE|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux0~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux0~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux0~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux0~19_combout\,
	datad => \U_REGISTER_FILE|Mux0~9_combout\,
	combout => \U_REGISTER_FILE|Mux0~20_combout\);

-- Location: FF_X46_Y6_N31
\U_REGA|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux0~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(31));

-- Location: LCCOMB_X46_Y6_N0
\U_REGA_MUX|output[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[31]~7_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(31))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(31),
	datad => \U_PC|output\(31),
	combout => \U_REGA_MUX|output[31]~7_combout\);

-- Location: LCCOMB_X45_Y7_N24
\U_ALU|ShiftRight0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~32_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[23]~10_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[21]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[21]~13_combout\,
	datad => \U_REGA_MUX|output[23]~10_combout\,
	combout => \U_ALU|ShiftRight0~32_combout\);

-- Location: LCCOMB_X45_Y7_N2
\U_ALU|ShiftRight0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~33_combout\ = (\U_ALU|ShiftLeft0~120_combout\) # ((\U_ALU|ShiftRight0~32_combout\) # ((\U_REGA_MUX|output[22]~11_combout\ & \U_ALU|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[22]~11_combout\,
	datab => \U_ALU|ShiftLeft0~120_combout\,
	datac => \U_ALU|ShiftLeft0~41_combout\,
	datad => \U_ALU|ShiftRight0~32_combout\,
	combout => \U_ALU|ShiftRight0~33_combout\);

-- Location: LCCOMB_X41_Y7_N8
\U_ALU|ShiftRight0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~47_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~30_combout\) # ((\U_ALU|ShiftRight0~29_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~30_combout\,
	datab => \U_ALU|ShiftRight0~29_combout\,
	datac => \U_ALU|ShiftRight0~33_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftRight0~47_combout\);

-- Location: LCCOMB_X41_Y7_N2
\U_ALU|ShiftRight1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~37_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8)) # ((!\U_ALU|ShiftRight0~22_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((!\U_ALU|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~47_combout\,
	datad => \U_ALU|ShiftRight0~22_combout\,
	combout => \U_ALU|ShiftRight1~37_combout\);

-- Location: LCCOMB_X41_Y7_N28
\U_ALU|ShiftRight1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~38_combout\ = ((\U_REGA_MUX|output[31]~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(8) & \U_INSTRUCTION_REG|IR15to0\(9)))) # (!\U_ALU|ShiftRight1~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight1~37_combout\,
	combout => \U_ALU|ShiftRight1~38_combout\);

-- Location: LCCOMB_X42_Y8_N14
\U_ALU|ShiftLeft0~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~134_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~148_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~132_combout\,
	datad => \U_ALU|ShiftLeft0~148_combout\,
	combout => \U_ALU|ShiftLeft0~134_combout\);

-- Location: LCCOMB_X42_Y4_N20
\U_ALU|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~2_combout\ = (\U_ALU|Mux8~4_combout\ & (!\U_ALU|Mux8~3_combout\ & ((!\U_ALU|ShiftRight1~37_combout\)))) # (!\U_ALU|Mux8~4_combout\ & ((\U_ALU|Mux8~3_combout\) # ((\U_ALU|ShiftLeft0~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~4_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|ShiftLeft0~134_combout\,
	datad => \U_ALU|ShiftRight1~37_combout\,
	combout => \U_ALU|Mux11~2_combout\);

-- Location: LCCOMB_X42_Y4_N2
\U_ALU|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~3_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux11~2_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux11~2_combout\ & (\U_ALU|ShiftLeft0~123_combout\)) # (!\U_ALU|Mux11~2_combout\ & ((\U_ALU|ShiftLeft0~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~123_combout\,
	datab => \U_ALU|Mux8~2_combout\,
	datac => \U_ALU|ShiftLeft0~114_combout\,
	datad => \U_ALU|Mux11~2_combout\,
	combout => \U_ALU|Mux11~3_combout\);

-- Location: LCCOMB_X42_Y4_N24
\U_ALU|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~4_combout\ = (\U_ALU|Mux8~5_combout\ & (((!\U_ALU|Mux8~6_combout\)))) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & ((\U_ALU|Add0~79_combout\))) # (!\U_ALU|Mux8~6_combout\ & (\U_ALU|Mux11~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~5_combout\,
	datab => \U_ALU|Mux11~3_combout\,
	datac => \U_ALU|Add0~79_combout\,
	datad => \U_ALU|Mux8~6_combout\,
	combout => \U_ALU|Mux11~4_combout\);

-- Location: LCCOMB_X42_Y4_N22
\U_ALU|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~5_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux11~4_combout\ & ((\U_ALU|ShiftRight1~38_combout\))) # (!\U_ALU|Mux11~4_combout\ & (\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|ShiftRight1~38_combout\,
	datad => \U_ALU|Mux11~4_combout\,
	combout => \U_ALU|Mux11~5_combout\);

-- Location: LCCOMB_X42_Y4_N26
\U_ALU|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~11_combout\ = (\U_ALU|Mux11~5_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_INSTRUCTION_REG|IR15to0\(5))) # (!\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mux11~5_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux11~11_combout\);

-- Location: LCCOMB_X49_Y8_N18
\U_ALU|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~6_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~39_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux11~11_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Result~39_combout\,
	datac => \U_ALU|Mux11~11_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux11~6_combout\);

-- Location: LCCOMB_X49_Y8_N28
\U_ALU|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~7_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux11~6_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[20]~15_combout\ & (\U_REGB_MUX|output[20]~37_combout\ $ (!\U_ALU|Mux11~6_combout\))) # 
-- (!\U_REGA_MUX|output[20]~15_combout\ & (\U_REGB_MUX|output[20]~37_combout\ & !\U_ALU|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_REGB_MUX|output[20]~37_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux11~6_combout\,
	combout => \U_ALU|Mux11~7_combout\);

-- Location: LCCOMB_X49_Y8_N6
\U_ALU|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~8_combout\ = (\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[20]~15_combout\ & (\U_ALU|Mux8~8_combout\))) # (!\U_ALU|Mux8~7_combout\ & (((\U_ALU|Mux11~7_combout\) # (!\U_ALU|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_ALU|Mux8~8_combout\,
	datad => \U_ALU|Mux11~7_combout\,
	combout => \U_ALU|Mux11~8_combout\);

-- Location: LCCOMB_X49_Y8_N24
\U_ALU|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~9_combout\ = (\U_ALU|Mux11~8_combout\ & (((\U_ALU|Mult0|auto_generated|op_1~4_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4)))) # (!\U_ALU|Mux11~8_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mult1|auto_generated|op_1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux11~8_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mult0|auto_generated|op_1~4_combout\,
	datad => \U_ALU|Mult1|auto_generated|op_1~4_combout\,
	combout => \U_ALU|Mux11~9_combout\);

-- Location: LCCOMB_X49_Y8_N12
\U_ALU|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux11~10_combout\ = (\U_ALU|Mux11~9_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux11~9_combout\,
	combout => \U_ALU|Mux11~10_combout\);

-- Location: FF_X49_Y8_N13
\U_ALU_OUT|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux11~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(20));

-- Location: FF_X55_Y8_N31
\U_MEMORY_DATA_REG|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[20]~32_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(20));

-- Location: LCCOMB_X55_Y11_N22
\U_MEMTOREG_MUX|output[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[20]~20_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(20)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(20),
	datad => \U_MEMORY_DATA_REG|output\(20),
	combout => \U_MEMTOREG_MUX|output[20]~20_combout\);

-- Location: LCCOMB_X55_Y12_N22
\U_REGISTER_FILE|registers[7][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[7][20]~feeder_combout\);

-- Location: FF_X55_Y12_N23
\U_REGISTER_FILE|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][20]~q\);

-- Location: LCCOMB_X54_Y11_N6
\U_REGISTER_FILE|registers[6][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[6][20]~feeder_combout\);

-- Location: FF_X54_Y11_N7
\U_REGISTER_FILE|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][20]~q\);

-- Location: FF_X54_Y12_N25
\U_REGISTER_FILE|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][20]~q\);

-- Location: LCCOMB_X54_Y12_N24
\U_REGISTER_FILE|Mux11~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][20]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[2][20]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][20]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux11~10_combout\);

-- Location: FF_X55_Y12_N9
\U_REGISTER_FILE|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][20]~q\);

-- Location: LCCOMB_X55_Y12_N8
\U_REGISTER_FILE|Mux11~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~11_combout\ = (\U_REGISTER_FILE|Mux11~10_combout\ & ((\U_REGISTER_FILE|registers[7][20]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux11~10_combout\ & (((\U_REGISTER_FILE|registers[3][20]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][20]~q\,
	datab => \U_REGISTER_FILE|Mux11~10_combout\,
	datac => \U_REGISTER_FILE|registers[3][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux11~11_combout\);

-- Location: LCCOMB_X51_Y11_N24
\U_REGISTER_FILE|registers[11][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[11][20]~feeder_combout\);

-- Location: FF_X51_Y11_N25
\U_REGISTER_FILE|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][20]~q\);

-- Location: FF_X52_Y11_N31
\U_REGISTER_FILE|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][20]~q\);

-- Location: LCCOMB_X52_Y11_N30
\U_REGISTER_FILE|Mux11~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[11][20]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[10][20]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[11][20]~q\,
	datac => \U_REGISTER_FILE|registers[10][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux11~17_combout\);

-- Location: FF_X52_Y11_N1
\U_REGISTER_FILE|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][20]~q\);

-- Location: FF_X55_Y11_N23
\U_REGISTER_FILE|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][20]~q\);

-- Location: LCCOMB_X52_Y11_N0
\U_REGISTER_FILE|Mux11~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~18_combout\ = (\U_REGISTER_FILE|Mux11~17_combout\ & (((\U_REGISTER_FILE|registers[15][20]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux11~17_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[14][20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~17_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[14][20]~q\,
	datad => \U_REGISTER_FILE|registers[15][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~18_combout\);

-- Location: FF_X47_Y15_N7
\U_REGISTER_FILE|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][20]~q\);

-- Location: LCCOMB_X47_Y15_N28
\U_REGISTER_FILE|registers[4][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[4][20]~feeder_combout\);

-- Location: FF_X47_Y15_N29
\U_REGISTER_FILE|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][20]~q\);

-- Location: LCCOMB_X47_Y15_N6
\U_REGISTER_FILE|Mux11~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][20]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][20]~q\,
	datad => \U_REGISTER_FILE|registers[4][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~14_combout\);

-- Location: FF_X49_Y12_N3
\U_REGISTER_FILE|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][20]~q\);

-- Location: LCCOMB_X49_Y12_N28
\U_REGISTER_FILE|registers[1][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[1][20]~feeder_combout\);

-- Location: FF_X49_Y12_N29
\U_REGISTER_FILE|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][20]~q\);

-- Location: LCCOMB_X49_Y12_N2
\U_REGISTER_FILE|Mux11~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~15_combout\ = (\U_REGISTER_FILE|Mux11~14_combout\ & (((\U_REGISTER_FILE|registers[5][20]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux11~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[1][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[5][20]~q\,
	datad => \U_REGISTER_FILE|registers[1][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~15_combout\);

-- Location: FF_X46_Y14_N11
\U_REGISTER_FILE|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][20]~q\);

-- Location: LCCOMB_X47_Y14_N4
\U_REGISTER_FILE|registers[9][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[9][20]~feeder_combout\);

-- Location: FF_X47_Y14_N5
\U_REGISTER_FILE|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][20]~q\);

-- Location: LCCOMB_X46_Y14_N10
\U_REGISTER_FILE|Mux11~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[9][20]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[8][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[8][20]~q\,
	datad => \U_REGISTER_FILE|registers[9][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~12_combout\);

-- Location: LCCOMB_X47_Y12_N10
\U_REGISTER_FILE|registers[12][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[12][20]~feeder_combout\);

-- Location: FF_X47_Y12_N11
\U_REGISTER_FILE|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][20]~q\);

-- Location: FF_X46_Y14_N1
\U_REGISTER_FILE|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][20]~q\);

-- Location: LCCOMB_X46_Y14_N0
\U_REGISTER_FILE|Mux11~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~13_combout\ = (\U_REGISTER_FILE|Mux11~12_combout\ & (((\U_REGISTER_FILE|registers[13][20]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux11~12_combout\ & (\U_REGISTER_FILE|registers[12][20]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~12_combout\,
	datab => \U_REGISTER_FILE|registers[12][20]~q\,
	datac => \U_REGISTER_FILE|registers[13][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux11~13_combout\);

-- Location: LCCOMB_X49_Y12_N4
\U_REGISTER_FILE|Mux11~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux11~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux11~15_combout\,
	datac => \U_REGISTER_FILE|Mux11~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux11~16_combout\);

-- Location: LCCOMB_X49_Y12_N22
\U_REGISTER_FILE|Mux11~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~19_combout\ = (\U_REGISTER_FILE|Mux11~16_combout\ & (((\U_REGISTER_FILE|Mux11~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux11~16_combout\ & (\U_REGISTER_FILE|Mux11~11_combout\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~11_combout\,
	datab => \U_REGISTER_FILE|Mux11~18_combout\,
	datac => \U_REGISTER_FILE|Mux11~16_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux11~19_combout\);

-- Location: LCCOMB_X56_Y14_N14
\U_REGISTER_FILE|registers[29][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[29][20]~feeder_combout\);

-- Location: FF_X56_Y14_N15
\U_REGISTER_FILE|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][20]~q\);

-- Location: FF_X55_Y14_N27
\U_REGISTER_FILE|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][20]~q\);

-- Location: LCCOMB_X55_Y14_N26
\U_REGISTER_FILE|Mux11~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][20]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][20]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][20]~q\,
	datac => \U_REGISTER_FILE|registers[21][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux11~7_combout\);

-- Location: FF_X55_Y15_N23
\U_REGISTER_FILE|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][20]~q\);

-- Location: LCCOMB_X55_Y16_N8
\U_REGISTER_FILE|registers[23][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[23][20]~feeder_combout\);

-- Location: FF_X55_Y16_N9
\U_REGISTER_FILE|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][20]~q\);

-- Location: LCCOMB_X55_Y15_N22
\U_REGISTER_FILE|Mux11~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~8_combout\ = (\U_REGISTER_FILE|Mux11~7_combout\ & (((\U_REGISTER_FILE|registers[31][20]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux11~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[23][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][20]~q\,
	datad => \U_REGISTER_FILE|registers[23][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~8_combout\);

-- Location: LCCOMB_X44_Y17_N18
\U_REGISTER_FILE|registers[25][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[25][20]~feeder_combout\);

-- Location: FF_X44_Y17_N19
\U_REGISTER_FILE|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][20]~q\);

-- Location: FF_X45_Y17_N15
\U_REGISTER_FILE|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][20]~q\);

-- Location: LCCOMB_X45_Y17_N14
\U_REGISTER_FILE|Mux11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][20]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][20]~q\,
	datac => \U_REGISTER_FILE|registers[17][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux11~0_combout\);

-- Location: LCCOMB_X45_Y17_N20
\U_REGISTER_FILE|registers[27][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[27][20]~feeder_combout\);

-- Location: FF_X45_Y17_N21
\U_REGISTER_FILE|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][20]~q\);

-- Location: FF_X49_Y17_N29
\U_REGISTER_FILE|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][20]~q\);

-- Location: LCCOMB_X49_Y17_N28
\U_REGISTER_FILE|Mux11~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~1_combout\ = (\U_REGISTER_FILE|Mux11~0_combout\ & ((\U_REGISTER_FILE|registers[27][20]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux11~0_combout\ & (((\U_REGISTER_FILE|registers[19][20]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~0_combout\,
	datab => \U_REGISTER_FILE|registers[27][20]~q\,
	datac => \U_REGISTER_FILE|registers[19][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux11~1_combout\);

-- Location: FF_X50_Y14_N3
\U_REGISTER_FILE|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][20]~q\);

-- Location: LCCOMB_X50_Y14_N24
\U_REGISTER_FILE|registers[28][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[28][20]~feeder_combout\);

-- Location: FF_X50_Y14_N25
\U_REGISTER_FILE|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][20]~q\);

-- Location: LCCOMB_X50_Y14_N2
\U_REGISTER_FILE|Mux11~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][20]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[20][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[20][20]~q\,
	datad => \U_REGISTER_FILE|registers[28][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~2_combout\);

-- Location: FF_X50_Y16_N31
\U_REGISTER_FILE|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][20]~q\);

-- Location: LCCOMB_X50_Y16_N12
\U_REGISTER_FILE|registers[22][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[22][20]~feeder_combout\);

-- Location: FF_X50_Y16_N13
\U_REGISTER_FILE|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][20]~q\);

-- Location: LCCOMB_X50_Y16_N30
\U_REGISTER_FILE|Mux11~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux11~2_combout\ & (\U_REGISTER_FILE|registers[30][20]~q\)) # (!\U_REGISTER_FILE|Mux11~2_combout\ & ((\U_REGISTER_FILE|registers[22][20]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux11~2_combout\,
	datac => \U_REGISTER_FILE|registers[30][20]~q\,
	datad => \U_REGISTER_FILE|registers[22][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~3_combout\);

-- Location: FF_X50_Y18_N7
\U_REGISTER_FILE|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][20]~q\);

-- Location: LCCOMB_X50_Y18_N4
\U_REGISTER_FILE|registers[24][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[24][20]~feeder_combout\);

-- Location: FF_X50_Y18_N5
\U_REGISTER_FILE|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][20]~q\);

-- Location: LCCOMB_X50_Y18_N6
\U_REGISTER_FILE|Mux11~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][20]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][20]~q\,
	datad => \U_REGISTER_FILE|registers[24][20]~q\,
	combout => \U_REGISTER_FILE|Mux11~4_combout\);

-- Location: LCCOMB_X51_Y18_N28
\U_REGISTER_FILE|registers[18][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][20]~feeder_combout\ = \U_MEMTOREG_MUX|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[20]~20_combout\,
	combout => \U_REGISTER_FILE|registers[18][20]~feeder_combout\);

-- Location: FF_X51_Y18_N29
\U_REGISTER_FILE|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][20]~q\);

-- Location: FF_X51_Y18_N23
\U_REGISTER_FILE|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][20]~q\);

-- Location: LCCOMB_X51_Y18_N22
\U_REGISTER_FILE|Mux11~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~5_combout\ = (\U_REGISTER_FILE|Mux11~4_combout\ & (((\U_REGISTER_FILE|registers[26][20]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux11~4_combout\ & (\U_REGISTER_FILE|registers[18][20]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~4_combout\,
	datab => \U_REGISTER_FILE|registers[18][20]~q\,
	datac => \U_REGISTER_FILE|registers[26][20]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux11~5_combout\);

-- Location: LCCOMB_X47_Y15_N12
\U_REGISTER_FILE|Mux11~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux11~3_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|Mux11~3_combout\,
	datad => \U_REGISTER_FILE|Mux11~5_combout\,
	combout => \U_REGISTER_FILE|Mux11~6_combout\);

-- Location: LCCOMB_X47_Y15_N10
\U_REGISTER_FILE|Mux11~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux11~6_combout\ & (\U_REGISTER_FILE|Mux11~8_combout\)) # (!\U_REGISTER_FILE|Mux11~6_combout\ & ((\U_REGISTER_FILE|Mux11~1_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~8_combout\,
	datab => \U_REGISTER_FILE|Mux11~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux11~6_combout\,
	combout => \U_REGISTER_FILE|Mux11~9_combout\);

-- Location: LCCOMB_X46_Y8_N6
\U_REGISTER_FILE|Mux11~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux11~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux11~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux11~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux11~19_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux11~9_combout\,
	combout => \U_REGISTER_FILE|Mux11~20_combout\);

-- Location: FF_X46_Y8_N7
\U_REGA|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux11~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(20));

-- Location: LCCOMB_X52_Y8_N22
\U_MEMORY|U_MUX_3x1|output[17]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[17]~29_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(17),
	combout => \U_MEMORY|U_MUX_3x1|output[17]~29_combout\);

-- Location: FF_X52_Y8_N23
\U_MEMORY_DATA_REG|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[17]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(17));

-- Location: LCCOMB_X52_Y10_N16
\U_MEMTOREG_MUX|output[17]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[17]~17_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(17))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(17),
	datab => \MemToReg~input_o\,
	datad => \U_ALU_OUT|output\(17),
	combout => \U_MEMTOREG_MUX|output[17]~17_combout\);

-- Location: FF_X45_Y12_N3
\U_REGISTER_FILE|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][17]~q\);

-- Location: LCCOMB_X45_Y12_N0
\U_REGISTER_FILE|registers[4][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[4][17]~feeder_combout\);

-- Location: FF_X45_Y12_N1
\U_REGISTER_FILE|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][17]~q\);

-- Location: LCCOMB_X45_Y12_N2
\U_REGISTER_FILE|Mux14~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][17]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[0][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[0][17]~q\,
	datad => \U_REGISTER_FILE|registers[4][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~14_combout\);

-- Location: LCCOMB_X44_Y12_N4
\U_REGISTER_FILE|registers[8][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[8][17]~feeder_combout\);

-- Location: FF_X44_Y12_N5
\U_REGISTER_FILE|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][17]~q\);

-- Location: FF_X44_Y12_N31
\U_REGISTER_FILE|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][17]~q\);

-- Location: LCCOMB_X44_Y12_N30
\U_REGISTER_FILE|Mux14~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~15_combout\ = (\U_REGISTER_FILE|Mux14~14_combout\ & (((\U_REGISTER_FILE|registers[12][17]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux14~14_combout\ & (\U_REGISTER_FILE|registers[8][17]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~14_combout\,
	datab => \U_REGISTER_FILE|registers[8][17]~q\,
	datac => \U_REGISTER_FILE|registers[12][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux14~15_combout\);

-- Location: LCCOMB_X49_Y14_N30
\U_REGISTER_FILE|registers[5][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[5][17]~feeder_combout\);

-- Location: FF_X49_Y14_N31
\U_REGISTER_FILE|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][17]~q\);

-- Location: LCCOMB_X47_Y14_N12
\U_REGISTER_FILE|registers[9][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[9][17]~feeder_combout\);

-- Location: FF_X47_Y14_N13
\U_REGISTER_FILE|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][17]~q\);

-- Location: FF_X49_Y14_N13
\U_REGISTER_FILE|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][17]~q\);

-- Location: LCCOMB_X49_Y14_N12
\U_REGISTER_FILE|Mux14~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[9][17]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[1][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[9][17]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux14~12_combout\);

-- Location: FF_X46_Y14_N21
\U_REGISTER_FILE|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][17]~q\);

-- Location: LCCOMB_X46_Y14_N20
\U_REGISTER_FILE|Mux14~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~13_combout\ = (\U_REGISTER_FILE|Mux14~12_combout\ & (((\U_REGISTER_FILE|registers[13][17]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux14~12_combout\ & (\U_REGISTER_FILE|registers[5][17]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[5][17]~q\,
	datab => \U_REGISTER_FILE|Mux14~12_combout\,
	datac => \U_REGISTER_FILE|registers[13][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux14~13_combout\);

-- Location: LCCOMB_X45_Y11_N8
\U_REGISTER_FILE|Mux14~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux14~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) 
-- & (\U_REGISTER_FILE|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux14~15_combout\,
	datac => \U_REGISTER_FILE|Mux14~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux14~16_combout\);

-- Location: FF_X52_Y10_N17
\U_REGISTER_FILE|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][17]~q\);

-- Location: FF_X51_Y10_N29
\U_REGISTER_FILE|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][17]~q\);

-- Location: FF_X54_Y10_N15
\U_REGISTER_FILE|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][17]~q\);

-- Location: FF_X51_Y10_N7
\U_REGISTER_FILE|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][17]~q\);

-- Location: LCCOMB_X51_Y10_N6
\U_REGISTER_FILE|Mux14~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[11][17]~q\)) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[3][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[11][17]~q\,
	datac => \U_REGISTER_FILE|registers[3][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux14~17_combout\);

-- Location: LCCOMB_X51_Y10_N28
\U_REGISTER_FILE|Mux14~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux14~17_combout\ & (\U_REGISTER_FILE|registers[15][17]~q\)) # (!\U_REGISTER_FILE|Mux14~17_combout\ & ((\U_REGISTER_FILE|registers[7][17]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[15][17]~q\,
	datac => \U_REGISTER_FILE|registers[7][17]~q\,
	datad => \U_REGISTER_FILE|Mux14~17_combout\,
	combout => \U_REGISTER_FILE|Mux14~18_combout\);

-- Location: FF_X54_Y12_N31
\U_REGISTER_FILE|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][17]~q\);

-- Location: LCCOMB_X54_Y12_N0
\U_REGISTER_FILE|registers[6][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[6][17]~feeder_combout\);

-- Location: FF_X54_Y12_N1
\U_REGISTER_FILE|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][17]~q\);

-- Location: LCCOMB_X54_Y12_N30
\U_REGISTER_FILE|Mux14~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][17]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][17]~q\,
	datad => \U_REGISTER_FILE|registers[6][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~10_combout\);

-- Location: FF_X52_Y11_N15
\U_REGISTER_FILE|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][17]~q\);

-- Location: LCCOMB_X55_Y11_N0
\U_REGISTER_FILE|registers[14][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[14][17]~feeder_combout\);

-- Location: FF_X55_Y11_N1
\U_REGISTER_FILE|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][17]~q\);

-- Location: LCCOMB_X52_Y11_N14
\U_REGISTER_FILE|Mux14~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux14~10_combout\ & ((\U_REGISTER_FILE|registers[14][17]~q\))) # (!\U_REGISTER_FILE|Mux14~10_combout\ & (\U_REGISTER_FILE|registers[10][17]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux14~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux14~10_combout\,
	datac => \U_REGISTER_FILE|registers[10][17]~q\,
	datad => \U_REGISTER_FILE|registers[14][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~11_combout\);

-- Location: LCCOMB_X49_Y11_N0
\U_REGISTER_FILE|Mux14~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~19_combout\ = (\U_REGISTER_FILE|Mux14~16_combout\ & (((\U_REGISTER_FILE|Mux14~18_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux14~16_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux14~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux14~18_combout\,
	datad => \U_REGISTER_FILE|Mux14~11_combout\,
	combout => \U_REGISTER_FILE|Mux14~19_combout\);

-- Location: FF_X50_Y16_N3
\U_REGISTER_FILE|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][17]~q\);

-- Location: LCCOMB_X50_Y16_N28
\U_REGISTER_FILE|registers[30][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[30][17]~feeder_combout\);

-- Location: FF_X50_Y16_N29
\U_REGISTER_FILE|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][17]~q\);

-- Location: LCCOMB_X50_Y16_N2
\U_REGISTER_FILE|Mux14~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[30][17]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[22][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[22][17]~q\,
	datad => \U_REGISTER_FILE|registers[30][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~7_combout\);

-- Location: LCCOMB_X51_Y14_N24
\U_REGISTER_FILE|registers[23][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[23][17]~feeder_combout\);

-- Location: FF_X51_Y14_N25
\U_REGISTER_FILE|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][17]~q\);

-- Location: FF_X51_Y14_N3
\U_REGISTER_FILE|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][17]~q\);

-- Location: LCCOMB_X51_Y14_N2
\U_REGISTER_FILE|Mux14~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~8_combout\ = (\U_REGISTER_FILE|Mux14~7_combout\ & (((\U_REGISTER_FILE|registers[31][17]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux14~7_combout\ & (\U_REGISTER_FILE|registers[23][17]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~7_combout\,
	datab => \U_REGISTER_FILE|registers[23][17]~q\,
	datac => \U_REGISTER_FILE|registers[31][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux14~8_combout\);

-- Location: LCCOMB_X54_Y15_N28
\U_REGISTER_FILE|registers[27][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[27][17]~feeder_combout\);

-- Location: FF_X54_Y15_N29
\U_REGISTER_FILE|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][17]~q\);

-- Location: FF_X50_Y13_N5
\U_REGISTER_FILE|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][17]~q\);

-- Location: LCCOMB_X50_Y13_N6
\U_REGISTER_FILE|registers[26][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[26][17]~feeder_combout\);

-- Location: FF_X50_Y13_N7
\U_REGISTER_FILE|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][17]~q\);

-- Location: LCCOMB_X50_Y13_N4
\U_REGISTER_FILE|Mux14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[26][17]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][17]~q\,
	datad => \U_REGISTER_FILE|registers[26][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~0_combout\);

-- Location: FF_X51_Y13_N29
\U_REGISTER_FILE|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][17]~q\);

-- Location: LCCOMB_X51_Y13_N28
\U_REGISTER_FILE|Mux14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~1_combout\ = (\U_REGISTER_FILE|Mux14~0_combout\ & ((\U_REGISTER_FILE|registers[27][17]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux14~0_combout\ & (((\U_REGISTER_FILE|registers[19][17]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[27][17]~q\,
	datab => \U_REGISTER_FILE|Mux14~0_combout\,
	datac => \U_REGISTER_FILE|registers[19][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux14~1_combout\);

-- Location: FF_X44_Y13_N7
\U_REGISTER_FILE|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][17]~q\);

-- Location: LCCOMB_X44_Y13_N28
\U_REGISTER_FILE|registers[28][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[28][17]~feeder_combout\);

-- Location: FF_X44_Y13_N29
\U_REGISTER_FILE|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][17]~q\);

-- Location: LCCOMB_X44_Y13_N6
\U_REGISTER_FILE|Mux14~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[28][17]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[20][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[20][17]~q\,
	datad => \U_REGISTER_FILE|registers[28][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~2_combout\);

-- Location: LCCOMB_X56_Y14_N26
\U_REGISTER_FILE|registers[21][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[21][17]~feeder_combout\);

-- Location: FF_X56_Y14_N27
\U_REGISTER_FILE|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][17]~q\);

-- Location: FF_X52_Y14_N31
\U_REGISTER_FILE|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][17]~q\);

-- Location: LCCOMB_X52_Y14_N30
\U_REGISTER_FILE|Mux14~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~3_combout\ = (\U_REGISTER_FILE|Mux14~2_combout\ & (((\U_REGISTER_FILE|registers[29][17]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux14~2_combout\ & (\U_REGISTER_FILE|registers[21][17]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~2_combout\,
	datab => \U_REGISTER_FILE|registers[21][17]~q\,
	datac => \U_REGISTER_FILE|registers[29][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux14~3_combout\);

-- Location: FF_X44_Y11_N13
\U_REGISTER_FILE|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][17]~q\);

-- Location: LCCOMB_X44_Y11_N14
\U_REGISTER_FILE|registers[24][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[24][17]~feeder_combout\);

-- Location: FF_X44_Y11_N15
\U_REGISTER_FILE|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][17]~q\);

-- Location: LCCOMB_X44_Y11_N12
\U_REGISTER_FILE|Mux14~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[24][17]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[16][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[16][17]~q\,
	datad => \U_REGISTER_FILE|registers[24][17]~q\,
	combout => \U_REGISTER_FILE|Mux14~4_combout\);

-- Location: LCCOMB_X45_Y11_N4
\U_REGISTER_FILE|registers[17][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][17]~feeder_combout\ = \U_MEMTOREG_MUX|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[17]~17_combout\,
	combout => \U_REGISTER_FILE|registers[17][17]~feeder_combout\);

-- Location: FF_X45_Y11_N5
\U_REGISTER_FILE|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][17]~q\);

-- Location: FF_X45_Y11_N23
\U_REGISTER_FILE|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][17]~q\);

-- Location: LCCOMB_X45_Y11_N22
\U_REGISTER_FILE|Mux14~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~5_combout\ = (\U_REGISTER_FILE|Mux14~4_combout\ & (((\U_REGISTER_FILE|registers[25][17]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux14~4_combout\ & (\U_REGISTER_FILE|registers[17][17]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~4_combout\,
	datab => \U_REGISTER_FILE|registers[17][17]~q\,
	datac => \U_REGISTER_FILE|registers[25][17]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux14~5_combout\);

-- Location: LCCOMB_X44_Y12_N18
\U_REGISTER_FILE|Mux14~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux14~3_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- \U_REGISTER_FILE|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux14~3_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux14~5_combout\,
	combout => \U_REGISTER_FILE|Mux14~6_combout\);

-- Location: LCCOMB_X47_Y12_N8
\U_REGISTER_FILE|Mux14~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~9_combout\ = (\U_REGISTER_FILE|Mux14~6_combout\ & ((\U_REGISTER_FILE|Mux14~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux14~6_combout\ & (((\U_REGISTER_FILE|Mux14~1_combout\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~8_combout\,
	datab => \U_REGISTER_FILE|Mux14~1_combout\,
	datac => \U_REGISTER_FILE|Mux14~6_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux14~9_combout\);

-- Location: LCCOMB_X46_Y8_N8
\U_REGISTER_FILE|Mux14~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux14~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux14~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux14~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux14~19_combout\,
	datab => \U_REGISTER_FILE|Mux14~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|Mux14~20_combout\);

-- Location: FF_X46_Y8_N9
\U_REGA|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux14~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(17));

-- Location: LCCOMB_X54_Y8_N22
\U_MEMORY|U_MUX_3x1|output[14]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[14]~24_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(14) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(14),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[14]~24_combout\);

-- Location: FF_X47_Y5_N17
\U_INSTRUCTION_REG|IR15to0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[14]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(14));

-- Location: FF_X47_Y4_N17
\U_PC|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[16]~11_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(14),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(16));

-- Location: LCCOMB_X47_Y4_N22
\U_REGA_MUX|output[16]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[16]~27_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(16)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_PC|output\(16),
	datac => \ALUSrcA~input_o\,
	datad => \U_REGA|output\(16),
	combout => \U_REGA_MUX|output[16]~27_combout\);

-- Location: LCCOMB_X47_Y3_N30
\U_ALU|Result~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~33_combout\ = (\U_REGB_MUX|output[27]~46_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(27))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(27),
	datab => \U_PC|output\(27),
	datac => \ALUSrcA~input_o\,
	datad => \U_REGB_MUX|output[27]~46_combout\,
	combout => \U_ALU|Result~33_combout\);

-- Location: LCCOMB_X41_Y7_N18
\U_ALU|ShiftRight1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~25_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[30]~8_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[28]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[28]~5_combout\,
	datad => \U_REGA_MUX|output[30]~8_combout\,
	combout => \U_ALU|ShiftRight1~25_combout\);

-- Location: LCCOMB_X41_Y7_N10
\U_ALU|ShiftRight1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~27_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~26_combout\) # (\U_ALU|ShiftRight1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|ShiftRight1~26_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight1~25_combout\,
	combout => \U_ALU|ShiftRight1~27_combout\);

-- Location: LCCOMB_X38_Y6_N24
\U_ALU|Mux4~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~12_combout\ = (\U_ALU|Mux4~11_combout\ & ((\U_ALU|ShiftLeft0~47_combout\) # ((\U_ALU|Mux4~10_combout\)))) # (!\U_ALU|Mux4~11_combout\ & (((\U_ALU|ShiftLeft0~54_combout\ & !\U_ALU|Mux4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~11_combout\,
	datab => \U_ALU|ShiftLeft0~47_combout\,
	datac => \U_ALU|ShiftLeft0~54_combout\,
	datad => \U_ALU|Mux4~10_combout\,
	combout => \U_ALU|Mux4~12_combout\);

-- Location: LCCOMB_X41_Y8_N22
\U_ALU|ShiftLeft0~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~124_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~63_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftLeft0~45_combout\,
	datad => \U_ALU|ShiftLeft0~63_combout\,
	combout => \U_ALU|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X38_Y6_N2
\U_ALU|ShiftLeft0~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~125_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftLeft0~60_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~64_combout\) # (\U_ALU|ShiftLeft0~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~60_combout\,
	datac => \U_ALU|ShiftLeft0~64_combout\,
	datad => \U_ALU|ShiftLeft0~65_combout\,
	combout => \U_ALU|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X38_Y6_N12
\U_ALU|ShiftLeft0~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~126_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~58_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_ALU|ShiftLeft0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~125_combout\,
	datac => \U_ALU|ShiftLeft0~58_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X38_Y6_N10
\U_ALU|Mux4~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~13_combout\ = (\U_ALU|Mux4~10_combout\ & ((\U_ALU|Mux4~12_combout\ & ((\U_ALU|ShiftLeft0~126_combout\))) # (!\U_ALU|Mux4~12_combout\ & (\U_ALU|ShiftLeft0~124_combout\)))) # (!\U_ALU|Mux4~10_combout\ & (\U_ALU|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~10_combout\,
	datab => \U_ALU|Mux4~12_combout\,
	datac => \U_ALU|ShiftLeft0~124_combout\,
	datad => \U_ALU|ShiftLeft0~126_combout\,
	combout => \U_ALU|Mux4~13_combout\);

-- Location: LCCOMB_X41_Y7_N20
\U_ALU|ShiftRight1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~28_combout\ = (\U_ALU|ShiftRight1~26_combout\) # (\U_ALU|ShiftRight1~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftRight1~26_combout\,
	datad => \U_ALU|ShiftRight1~25_combout\,
	combout => \U_ALU|ShiftRight1~28_combout\);

-- Location: LCCOMB_X41_Y7_N30
\U_ALU|ShiftRight0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~23_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_REGA_MUX|output[31]~7_combout\ & (\U_ALU|ShiftLeft0~39_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight1~28_combout\,
	combout => \U_ALU|ShiftRight0~23_combout\);

-- Location: LCCOMB_X41_Y6_N18
\U_ALU|ShiftRight0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~24_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftRight0~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~23_combout\,
	combout => \U_ALU|ShiftRight0~24_combout\);

-- Location: LCCOMB_X42_Y3_N18
\U_ALU|Mux4~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~16_combout\ = (\U_ALU|Mux4~15_combout\ & (((\U_ALU|Mux4~14_combout\ & \U_ALU|ShiftRight0~24_combout\)))) # (!\U_ALU|Mux4~15_combout\ & ((\U_ALU|Mux4~13_combout\) # ((!\U_ALU|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~13_combout\,
	datab => \U_ALU|Mux4~15_combout\,
	datac => \U_ALU|Mux4~14_combout\,
	datad => \U_ALU|ShiftRight0~24_combout\,
	combout => \U_ALU|Mux4~16_combout\);

-- Location: LCCOMB_X42_Y3_N8
\U_ALU|Mux4~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~25_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|Mux4~16_combout\ & (\U_ALU|ShiftRight1~27_combout\)) # (!\U_ALU|Mux4~16_combout\ & 
-- ((\U_REGA_MUX|output[31]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~27_combout\,
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|Mux4~16_combout\,
	combout => \U_ALU|Mux4~25_combout\);

-- Location: LCCOMB_X42_Y3_N6
\U_ALU|Mux4~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~26_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mux4~25_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_ALU|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mux4~25_combout\,
	datad => \U_ALU|Mux4~16_combout\,
	combout => \U_ALU|Mux4~26_combout\);

-- Location: LCCOMB_X42_Y3_N20
\U_ALU|Mux4~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~17_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~33_combout\ & (\U_ALU|Mux3~3_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux4~26_combout\) # (!\U_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Result~33_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux4~26_combout\,
	combout => \U_ALU|Mux4~17_combout\);

-- Location: LCCOMB_X42_Y3_N30
\U_ALU|Mux4~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~18_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux4~17_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[27]~4_combout\ & (\U_REGB_MUX|output[27]~46_combout\ $ (!\U_ALU|Mux4~17_combout\))) # (!\U_REGA_MUX|output[27]~4_combout\ 
-- & (\U_REGB_MUX|output[27]~46_combout\ & !\U_ALU|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGA_MUX|output[27]~4_combout\,
	datac => \U_REGB_MUX|output[27]~46_combout\,
	datad => \U_ALU|Mux4~17_combout\,
	combout => \U_ALU|Mux4~18_combout\);

-- Location: LCCOMB_X45_Y9_N20
\U_ALU|Mux4~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~23_combout\ = (\U_ALU|Mux30~0_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGA_MUX|output[27]~4_combout\ & !\U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGA_MUX|output[27]~4_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux4~23_combout\);

-- Location: LCCOMB_X46_Y7_N10
\U_ALU|Mux4~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~19_combout\ = (\U_ALU|Mux4~8_combout\ & (((\U_ALU|Mux4~24_combout\ & \U_ALU|Mult0|auto_generated|op_1~18_combout\)))) # (!\U_ALU|Mux4~8_combout\ & ((\U_ALU|Mux4~23_combout\) # ((\U_ALU|Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~23_combout\,
	datab => \U_ALU|Mux4~8_combout\,
	datac => \U_ALU|Mux4~24_combout\,
	datad => \U_ALU|Mult0|auto_generated|op_1~18_combout\,
	combout => \U_ALU|Mux4~19_combout\);

-- Location: LCCOMB_X46_Y7_N28
\U_ALU|Mux4~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~20_combout\ = (\U_ALU|Mux4~22_combout\ & ((\U_ALU|Mux4~19_combout\ & (\U_ALU|Mux4~18_combout\)) # (!\U_ALU|Mux4~19_combout\ & ((\U_ALU|Add0~93_combout\))))) # (!\U_ALU|Mux4~22_combout\ & (((\U_ALU|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~18_combout\,
	datab => \U_ALU|Mux4~22_combout\,
	datac => \U_ALU|Add0~93_combout\,
	datad => \U_ALU|Mux4~19_combout\,
	combout => \U_ALU|Mux4~20_combout\);

-- Location: LCCOMB_X46_Y7_N6
\U_ALU|Mux4~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~21_combout\ = (\U_ALU|Mux4~9_combout\ & (\U_ALU|Mult1|auto_generated|op_1~18_combout\)) # (!\U_ALU|Mux4~9_combout\ & ((\U_ALU|Mux4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~9_combout\,
	datac => \U_ALU|Mult1|auto_generated|op_1~18_combout\,
	datad => \U_ALU|Mux4~20_combout\,
	combout => \U_ALU|Mux4~21_combout\);

-- Location: FF_X46_Y7_N7
\U_ALU_OUT|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux4~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(27));

-- Location: LCCOMB_X46_Y7_N4
\U_PC|output[27]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[27]~37_combout\ = (\PCSource[1]~input_o\ & (((\U_ALU_OUT|output\(27))))) # (!\PCSource[1]~input_o\ & ((\PCSource[0]~input_o\ & ((\U_ALU_OUT|output\(27)))) # (!\PCSource[0]~input_o\ & (!\U_ALU|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~9_combout\,
	datab => \PCSource[1]~input_o\,
	datac => \PCSource[0]~input_o\,
	datad => \U_ALU_OUT|output\(27),
	combout => \U_PC|output[27]~37_combout\);

-- Location: LCCOMB_X46_Y7_N16
\U_PC|output[27]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[27]~4_combout\ = (\U_PC|output[27]~37_combout\ & ((\U_PC_MUX|Equal0~0_combout\) # ((\U_ALU|Mux4~20_combout\)))) # (!\U_PC|output[27]~37_combout\ & (!\U_PC_MUX|Equal0~0_combout\ & (\U_ALU|Mult1|auto_generated|op_1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output[27]~37_combout\,
	datab => \U_PC_MUX|Equal0~0_combout\,
	datac => \U_ALU|Mult1|auto_generated|op_1~18_combout\,
	datad => \U_ALU|Mux4~20_combout\,
	combout => \U_PC|output[27]~4_combout\);

-- Location: LCCOMB_X46_Y7_N24
\U_PC|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[27]~feeder_combout\ = \U_PC|output[27]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_PC|output[27]~4_combout\,
	combout => \U_PC|output[27]~feeder_combout\);

-- Location: LCCOMB_X54_Y7_N28
\U_INSTRUCTION_REG|IR25to0[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR25to0[25]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[25]~25_combout\,
	combout => \U_INSTRUCTION_REG|IR25to0[25]~feeder_combout\);

-- Location: FF_X54_Y7_N29
\U_INSTRUCTION_REG|IR25to0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR25to0[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(25));

-- Location: FF_X46_Y7_N25
\U_PC|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[27]~feeder_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(25),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(27));

-- Location: LCCOMB_X46_Y7_N14
\U_REGA_MUX|output[27]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[27]~4_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(27)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_PC|output\(27),
	datac => \ALUSrcA~input_o\,
	datad => \U_REGA|output\(27),
	combout => \U_REGA_MUX|output[27]~4_combout\);

-- Location: LCCOMB_X41_Y7_N0
\U_ALU|ShiftRight1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~26_combout\ = (\U_REGA_MUX|output[27]~4_combout\ & ((\U_ALU|ShiftLeft0~39_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[29]~3_combout\)))) # (!\U_REGA_MUX|output[27]~4_combout\ & (((\U_ALU|ShiftLeft0~41_combout\ & 
-- \U_REGA_MUX|output[29]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[27]~4_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_ALU|ShiftLeft0~41_combout\,
	datad => \U_REGA_MUX|output[29]~3_combout\,
	combout => \U_ALU|ShiftRight1~26_combout\);

-- Location: LCCOMB_X41_Y7_N22
\U_ALU|ShiftRight0~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~78_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~26_combout\) # ((\U_ALU|ShiftRight1~25_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight1~26_combout\,
	datac => \U_ALU|ShiftRight1~34_combout\,
	datad => \U_ALU|ShiftRight1~25_combout\,
	combout => \U_ALU|ShiftRight0~78_combout\);

-- Location: LCCOMB_X45_Y6_N30
\U_ALU|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~3_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(10) & \U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux22~3_combout\);

-- Location: LCCOMB_X45_Y6_N4
\U_ALU|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3)) # ((!\U_ALU|Mux3~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|Mux22~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|Mux22~3_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_ALU|Mux22~4_combout\);

-- Location: LCCOMB_X45_Y6_N26
\U_ALU|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~5_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux30~0_combout\ & \U_ALU|Mux31~6_combout\)) # (!\U_ALU|Mux22~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_ALU|Mux22~4_combout\,
	datac => \U_ALU|Mux30~0_combout\,
	datad => \U_ALU|Mux31~6_combout\,
	combout => \U_ALU|Mux22~5_combout\);

-- Location: LCCOMB_X43_Y7_N4
\U_ALU|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~3_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_REGA_MUX|output[15]~25_combout\) # ((\U_REGB_MUX|output[15]~32_combout\) # (!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[15]~25_combout\,
	datab => \U_REGB_MUX|output[15]~32_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux3~3_combout\,
	combout => \U_ALU|Mux16~3_combout\);

-- Location: LCCOMB_X43_Y7_N26
\U_ALU|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~4_combout\ = (\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux16~3_combout\)))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Add0~69_combout\ & \U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_ALU|Mux16~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Add0~69_combout\,
	datac => \U_ALU|Mux16~3_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux16~4_combout\);

-- Location: LCCOMB_X43_Y7_N12
\U_ALU|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~5_combout\ = (\U_ALU|Mux16~4_combout\ & ((\U_ALU|Mux3~5_combout\) # ((\U_REGA_MUX|output[15]~25_combout\ & \U_REGB_MUX|output[15]~32_combout\)))) # (!\U_ALU|Mux16~4_combout\ & (!\U_ALU|Mux3~5_combout\ & (\U_REGA_MUX|output[15]~25_combout\ $ 
-- (\U_REGB_MUX|output[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux16~4_combout\,
	datab => \U_REGA_MUX|output[15]~25_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_REGB_MUX|output[15]~32_combout\,
	combout => \U_ALU|Mux16~5_combout\);

-- Location: LCCOMB_X43_Y7_N6
\U_ALU|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~6_combout\ = (\U_ALU|Mux22~5_combout\ & ((\U_ALU|Mux22~4_combout\ & (\U_REGA_MUX|output[15]~25_combout\)) # (!\U_ALU|Mux22~4_combout\ & ((\U_ALU|Mux16~5_combout\))))) # (!\U_ALU|Mux22~5_combout\ & (((!\U_ALU|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~5_combout\,
	datab => \U_REGA_MUX|output[15]~25_combout\,
	datac => \U_ALU|Mux22~4_combout\,
	datad => \U_ALU|Mux16~5_combout\,
	combout => \U_ALU|Mux16~6_combout\);

-- Location: LCCOMB_X40_Y5_N24
\U_ALU|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((!\U_INSTRUCTION_REG|IR15to0\(10)) # (!\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_ALU|Mux22~2_combout\);

-- Location: LCCOMB_X40_Y5_N30
\U_ALU|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_INSTRUCTION_REG|IR15to0\(1) & !\U_INSTRUCTION_REG|IR15to0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_ALU|Mux22~1_combout\);

-- Location: LCCOMB_X46_Y8_N30
\U_ALU|ShiftRight1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~35_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[22]~11_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[20]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[22]~11_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight1~35_combout\);

-- Location: LCCOMB_X46_Y8_N0
\U_ALU|ShiftRight1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~46_combout\ = (\U_ALU|ShiftRight1~35_combout\) # ((\U_ALU|ShiftLeft0~42_combout\) # ((\U_REGA_MUX|output[21]~13_combout\ & \U_ALU|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[21]~13_combout\,
	datab => \U_ALU|ShiftLeft0~41_combout\,
	datac => \U_ALU|ShiftRight1~35_combout\,
	datad => \U_ALU|ShiftLeft0~42_combout\,
	combout => \U_ALU|ShiftRight1~46_combout\);

-- Location: LCCOMB_X40_Y6_N28
\U_ALU|ShiftRight1~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~47_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[18]~16_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[16]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[18]~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[16]~27_combout\,
	combout => \U_ALU|ShiftRight1~47_combout\);

-- Location: LCCOMB_X39_Y7_N18
\U_ALU|ShiftRight1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~48_combout\ = (\U_ALU|ShiftLeft0~41_combout\ & ((\U_REGA_MUX|output[17]~24_combout\) # ((\U_ALU|ShiftLeft0~39_combout\ & \U_REGA_MUX|output[15]~25_combout\)))) # (!\U_ALU|ShiftLeft0~41_combout\ & (\U_ALU|ShiftLeft0~39_combout\ & 
-- ((\U_REGA_MUX|output[15]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[17]~24_combout\,
	datad => \U_REGA_MUX|output[15]~25_combout\,
	combout => \U_ALU|ShiftRight1~48_combout\);

-- Location: LCCOMB_X40_Y6_N6
\U_ALU|ShiftRight0~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~71_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight1~46_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~47_combout\) # (\U_ALU|ShiftRight1~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~46_combout\,
	datab => \U_ALU|ShiftRight1~47_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight1~48_combout\,
	combout => \U_ALU|ShiftRight0~71_combout\);

-- Location: LCCOMB_X41_Y6_N20
\U_ALU|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~1_combout\ = (\U_ALU|Mux22~2_combout\ & (((\U_ALU|ShiftRight0~71_combout\)) # (!\U_ALU|Mux22~1_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux22~1_combout\ & ((\U_ALU|Add0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~2_combout\,
	datab => \U_ALU|Mux22~1_combout\,
	datac => \U_ALU|ShiftRight0~71_combout\,
	datad => \U_ALU|Add0~103_combout\,
	combout => \U_ALU|Mux16~1_combout\);

-- Location: LCCOMB_X38_Y6_N14
\U_ALU|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~2_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux16~1_combout\ & (\U_ALU|ShiftRight0~73_combout\)) # (!\U_ALU|Mux16~1_combout\ & ((\U_ALU|ShiftLeft0~67_combout\))))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~0_combout\,
	datab => \U_ALU|ShiftRight0~73_combout\,
	datac => \U_ALU|ShiftLeft0~67_combout\,
	datad => \U_ALU|Mux16~1_combout\,
	combout => \U_ALU|Mux16~2_combout\);

-- Location: LCCOMB_X42_Y6_N4
\U_ALU|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~7_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux16~6_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux16~6_combout\ & ((\U_ALU|Mux16~2_combout\))) # (!\U_ALU|Mux16~6_combout\ & (\U_ALU|ShiftRight0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_ALU|ShiftRight0~78_combout\,
	datac => \U_ALU|Mux16~6_combout\,
	datad => \U_ALU|Mux16~2_combout\,
	combout => \U_ALU|Mux16~7_combout\);

-- Location: LCCOMB_X47_Y6_N18
\U_ALU|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|w513w\(15))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|w569w\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult1|auto_generated|w513w\(15),
	datad => \U_ALU|Mult0|auto_generated|w569w\(15),
	combout => \U_ALU|Mux16~0_combout\);

-- Location: LCCOMB_X47_Y6_N4
\U_ALU|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux16~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & ((\U_ALU|Mux16~0_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_ALU|Mux16~7_combout\,
	datad => \U_ALU|Mux16~0_combout\,
	combout => \U_ALU|Mux16~8_combout\);

-- Location: FF_X47_Y6_N5
\U_ALU_OUT|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux16~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(15));

-- Location: LCCOMB_X52_Y10_N26
\U_MEMTOREG_MUX|output[15]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[15]~15_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(15))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(15),
	datac => \U_ALU_OUT|output\(15),
	datad => \MemToReg~input_o\,
	combout => \U_MEMTOREG_MUX|output[15]~15_combout\);

-- Location: LCCOMB_X52_Y13_N30
\U_REGISTER_FILE|registers[6][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[6][15]~feeder_combout\);

-- Location: FF_X52_Y13_N31
\U_REGISTER_FILE|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][15]~q\);

-- Location: FF_X52_Y14_N3
\U_REGISTER_FILE|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][15]~q\);

-- Location: LCCOMB_X52_Y14_N2
\U_REGISTER_FILE|Mux16~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][15]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[2][15]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][15]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux16~10_combout\);

-- Location: LCCOMB_X51_Y13_N14
\U_REGISTER_FILE|registers[7][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[7][15]~feeder_combout\);

-- Location: FF_X51_Y13_N15
\U_REGISTER_FILE|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][15]~q\);

-- Location: FF_X49_Y10_N13
\U_REGISTER_FILE|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][15]~q\);

-- Location: LCCOMB_X49_Y10_N12
\U_REGISTER_FILE|Mux16~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~11_combout\ = (\U_REGISTER_FILE|Mux16~10_combout\ & ((\U_REGISTER_FILE|registers[7][15]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux16~10_combout\ & (((\U_REGISTER_FILE|registers[3][15]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][15]~q\,
	datac => \U_REGISTER_FILE|registers[3][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux16~11_combout\);

-- Location: LCCOMB_X46_Y11_N24
\U_REGISTER_FILE|registers[4][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[4][15]~feeder_combout\);

-- Location: FF_X46_Y11_N25
\U_REGISTER_FILE|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][15]~q\);

-- Location: FF_X46_Y11_N11
\U_REGISTER_FILE|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][15]~q\);

-- Location: LCCOMB_X46_Y11_N10
\U_REGISTER_FILE|Mux16~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][15]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[0][15]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[4][15]~q\,
	datac => \U_REGISTER_FILE|registers[0][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux16~14_combout\);

-- Location: FF_X49_Y12_N19
\U_REGISTER_FILE|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][15]~q\);

-- Location: LCCOMB_X49_Y12_N0
\U_REGISTER_FILE|registers[1][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[1][15]~feeder_combout\);

-- Location: FF_X49_Y12_N1
\U_REGISTER_FILE|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][15]~q\);

-- Location: LCCOMB_X49_Y12_N18
\U_REGISTER_FILE|Mux16~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~15_combout\ = (\U_REGISTER_FILE|Mux16~14_combout\ & (((\U_REGISTER_FILE|registers[5][15]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux16~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[1][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[5][15]~q\,
	datad => \U_REGISTER_FILE|registers[1][15]~q\,
	combout => \U_REGISTER_FILE|Mux16~15_combout\);

-- Location: FF_X46_Y14_N27
\U_REGISTER_FILE|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][15]~q\);

-- Location: LCCOMB_X46_Y17_N28
\U_REGISTER_FILE|registers[12][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[12][15]~feeder_combout\);

-- Location: FF_X46_Y17_N29
\U_REGISTER_FILE|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][15]~q\);

-- Location: LCCOMB_X46_Y14_N26
\U_REGISTER_FILE|Mux16~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[12][15]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[8][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[8][15]~q\,
	datad => \U_REGISTER_FILE|registers[12][15]~q\,
	combout => \U_REGISTER_FILE|Mux16~12_combout\);

-- Location: LCCOMB_X47_Y14_N14
\U_REGISTER_FILE|registers[9][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[9][15]~feeder_combout\);

-- Location: FF_X47_Y14_N15
\U_REGISTER_FILE|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][15]~q\);

-- Location: FF_X46_Y14_N9
\U_REGISTER_FILE|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][15]~q\);

-- Location: LCCOMB_X46_Y14_N8
\U_REGISTER_FILE|Mux16~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~13_combout\ = (\U_REGISTER_FILE|Mux16~12_combout\ & (((\U_REGISTER_FILE|registers[13][15]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux16~12_combout\ & (\U_REGISTER_FILE|registers[9][15]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~12_combout\,
	datab => \U_REGISTER_FILE|registers[9][15]~q\,
	datac => \U_REGISTER_FILE|registers[13][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux16~13_combout\);

-- Location: LCCOMB_X49_Y10_N18
\U_REGISTER_FILE|Mux16~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux16~13_combout\) # (\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux16~15_combout\ & 
-- ((!\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|Mux16~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux16~16_combout\);

-- Location: FF_X52_Y10_N27
\U_REGISTER_FILE|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][15]~q\);

-- Location: FF_X52_Y11_N5
\U_REGISTER_FILE|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][15]~q\);

-- Location: LCCOMB_X52_Y11_N10
\U_REGISTER_FILE|registers[14][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[14][15]~feeder_combout\);

-- Location: FF_X52_Y11_N11
\U_REGISTER_FILE|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][15]~q\);

-- Location: LCCOMB_X52_Y11_N4
\U_REGISTER_FILE|Mux16~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][15]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|registers[10][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][15]~q\,
	datad => \U_REGISTER_FILE|registers[14][15]~q\,
	combout => \U_REGISTER_FILE|Mux16~17_combout\);

-- Location: FF_X49_Y10_N5
\U_REGISTER_FILE|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][15]~q\);

-- Location: LCCOMB_X49_Y10_N4
\U_REGISTER_FILE|Mux16~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~18_combout\ = (\U_REGISTER_FILE|Mux16~17_combout\ & ((\U_REGISTER_FILE|registers[15][15]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux16~17_combout\ & (((\U_REGISTER_FILE|registers[11][15]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][15]~q\,
	datab => \U_REGISTER_FILE|Mux16~17_combout\,
	datac => \U_REGISTER_FILE|registers[11][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux16~18_combout\);

-- Location: LCCOMB_X49_Y10_N10
\U_REGISTER_FILE|Mux16~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~19_combout\ = (\U_REGISTER_FILE|Mux16~16_combout\ & (((\U_REGISTER_FILE|Mux16~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux16~16_combout\ & (\U_REGISTER_FILE|Mux16~11_combout\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~11_combout\,
	datab => \U_REGISTER_FILE|Mux16~16_combout\,
	datac => \U_REGISTER_FILE|Mux16~18_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux16~19_combout\);

-- Location: LCCOMB_X52_Y16_N12
\U_REGISTER_FILE|registers[30][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[30][15]~feeder_combout\);

-- Location: FF_X52_Y16_N13
\U_REGISTER_FILE|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][15]~q\);

-- Location: LCCOMB_X52_Y16_N22
\U_REGISTER_FILE|registers[22][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[22][15]~feeder_combout\);

-- Location: FF_X52_Y16_N23
\U_REGISTER_FILE|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][15]~q\);

-- Location: FF_X51_Y16_N19
\U_REGISTER_FILE|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][15]~q\);

-- Location: LCCOMB_X51_Y16_N18
\U_REGISTER_FILE|Mux16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[22][15]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[18][15]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[22][15]~q\,
	datac => \U_REGISTER_FILE|registers[18][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux16~0_combout\);

-- Location: FF_X51_Y16_N5
\U_REGISTER_FILE|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][15]~q\);

-- Location: LCCOMB_X51_Y16_N4
\U_REGISTER_FILE|Mux16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~1_combout\ = (\U_REGISTER_FILE|Mux16~0_combout\ & ((\U_REGISTER_FILE|registers[30][15]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux16~0_combout\ & (((\U_REGISTER_FILE|registers[26][15]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[30][15]~q\,
	datab => \U_REGISTER_FILE|Mux16~0_combout\,
	datac => \U_REGISTER_FILE|registers[26][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux16~1_combout\);

-- Location: LCCOMB_X51_Y14_N0
\U_REGISTER_FILE|registers[23][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[23][15]~feeder_combout\);

-- Location: FF_X51_Y14_N1
\U_REGISTER_FILE|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][15]~q\);

-- Location: FF_X51_Y14_N19
\U_REGISTER_FILE|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][15]~q\);

-- Location: FF_X51_Y17_N25
\U_REGISTER_FILE|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][15]~q\);

-- Location: LCCOMB_X52_Y17_N26
\U_REGISTER_FILE|registers[27][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[27][15]~feeder_combout\);

-- Location: FF_X52_Y17_N27
\U_REGISTER_FILE|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][15]~q\);

-- Location: LCCOMB_X51_Y17_N24
\U_REGISTER_FILE|Mux16~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[27][15]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][15]~q\,
	datad => \U_REGISTER_FILE|registers[27][15]~q\,
	combout => \U_REGISTER_FILE|Mux16~7_combout\);

-- Location: LCCOMB_X51_Y14_N18
\U_REGISTER_FILE|Mux16~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux16~7_combout\ & ((\U_REGISTER_FILE|registers[31][15]~q\))) # (!\U_REGISTER_FILE|Mux16~7_combout\ & (\U_REGISTER_FILE|registers[23][15]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[23][15]~q\,
	datac => \U_REGISTER_FILE|registers[31][15]~q\,
	datad => \U_REGISTER_FILE|Mux16~7_combout\,
	combout => \U_REGISTER_FILE|Mux16~8_combout\);

-- Location: LCCOMB_X44_Y13_N14
\U_REGISTER_FILE|registers[20][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[20][15]~feeder_combout\);

-- Location: FF_X44_Y13_N15
\U_REGISTER_FILE|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][15]~q\);

-- Location: FF_X45_Y16_N11
\U_REGISTER_FILE|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][15]~q\);

-- Location: LCCOMB_X45_Y16_N10
\U_REGISTER_FILE|Mux16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[20][15]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[16][15]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[20][15]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[16][15]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux16~4_combout\);

-- Location: FF_X44_Y16_N19
\U_REGISTER_FILE|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][15]~q\);

-- Location: LCCOMB_X45_Y16_N4
\U_REGISTER_FILE|registers[24][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[24][15]~feeder_combout\);

-- Location: FF_X45_Y16_N5
\U_REGISTER_FILE|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][15]~q\);

-- Location: LCCOMB_X44_Y16_N18
\U_REGISTER_FILE|Mux16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux16~4_combout\ & (\U_REGISTER_FILE|registers[28][15]~q\)) # (!\U_REGISTER_FILE|Mux16~4_combout\ & ((\U_REGISTER_FILE|registers[24][15]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux16~4_combout\,
	datac => \U_REGISTER_FILE|registers[28][15]~q\,
	datad => \U_REGISTER_FILE|registers[24][15]~q\,
	combout => \U_REGISTER_FILE|Mux16~5_combout\);

-- Location: LCCOMB_X56_Y14_N20
\U_REGISTER_FILE|registers[21][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[21][15]~feeder_combout\);

-- Location: FF_X56_Y14_N21
\U_REGISTER_FILE|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][15]~q\);

-- Location: FF_X52_Y14_N21
\U_REGISTER_FILE|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][15]~q\);

-- Location: FF_X45_Y11_N19
\U_REGISTER_FILE|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][15]~q\);

-- Location: LCCOMB_X45_Y11_N12
\U_REGISTER_FILE|registers[25][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][15]~feeder_combout\ = \U_MEMTOREG_MUX|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[15]~15_combout\,
	combout => \U_REGISTER_FILE|registers[25][15]~feeder_combout\);

-- Location: FF_X45_Y11_N13
\U_REGISTER_FILE|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][15]~q\);

-- Location: LCCOMB_X45_Y11_N18
\U_REGISTER_FILE|Mux16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][15]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[17][15]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[17][15]~q\,
	datad => \U_REGISTER_FILE|registers[25][15]~q\,
	combout => \U_REGISTER_FILE|Mux16~2_combout\);

-- Location: LCCOMB_X52_Y14_N20
\U_REGISTER_FILE|Mux16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux16~2_combout\ & ((\U_REGISTER_FILE|registers[29][15]~q\))) # (!\U_REGISTER_FILE|Mux16~2_combout\ & (\U_REGISTER_FILE|registers[21][15]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[21][15]~q\,
	datac => \U_REGISTER_FILE|registers[29][15]~q\,
	datad => \U_REGISTER_FILE|Mux16~2_combout\,
	combout => \U_REGISTER_FILE|Mux16~3_combout\);

-- Location: LCCOMB_X52_Y14_N10
\U_REGISTER_FILE|Mux16~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux16~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux16~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux16~3_combout\,
	combout => \U_REGISTER_FILE|Mux16~6_combout\);

-- Location: LCCOMB_X52_Y14_N4
\U_REGISTER_FILE|Mux16~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux16~6_combout\ & ((\U_REGISTER_FILE|Mux16~8_combout\))) # (!\U_REGISTER_FILE|Mux16~6_combout\ & (\U_REGISTER_FILE|Mux16~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux16~1_combout\,
	datab => \U_REGISTER_FILE|Mux16~8_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux16~6_combout\,
	combout => \U_REGISTER_FILE|Mux16~9_combout\);

-- Location: LCCOMB_X47_Y6_N30
\U_REGISTER_FILE|Mux16~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux16~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux16~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux16~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux16~19_combout\,
	datad => \U_REGISTER_FILE|Mux16~9_combout\,
	combout => \U_REGISTER_FILE|Mux16~20_combout\);

-- Location: FF_X47_Y6_N31
\U_REGA|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux16~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(15));

-- Location: LCCOMB_X52_Y8_N16
\U_MEMORY|U_MUX_3x1|output[12]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[12]~22_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(12),
	combout => \U_MEMORY|U_MUX_3x1|output[12]~22_combout\);

-- Location: FF_X52_Y8_N17
\U_MEMORY_DATA_REG|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[12]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(12));

-- Location: LCCOMB_X41_Y6_N24
\U_ALU|ShiftRight0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~54_combout\ = (\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftRight0~21_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftRight1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_ALU|ShiftRight1~5_combout\,
	datac => \U_ALU|ShiftRight0~14_combout\,
	datad => \U_ALU|ShiftRight0~21_combout\,
	combout => \U_ALU|ShiftRight0~54_combout\);

-- Location: LCCOMB_X40_Y5_N8
\U_ALU|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & \U_ALU|ShiftRight1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|ShiftRight1~24_combout\,
	combout => \U_ALU|Mux19~1_combout\);

-- Location: LCCOMB_X39_Y7_N26
\U_ALU|ShiftRight0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~56_combout\ = (\U_ALU|ShiftLeft0~41_combout\ & ((\U_REGA_MUX|output[14]~26_combout\) # ((\U_REGA_MUX|output[12]~29_combout\ & \U_ALU|ShiftLeft0~39_combout\)))) # (!\U_ALU|ShiftLeft0~41_combout\ & (\U_REGA_MUX|output[12]~29_combout\ & 
-- ((\U_ALU|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_REGA_MUX|output[12]~29_combout\,
	datac => \U_REGA_MUX|output[14]~26_combout\,
	datad => \U_ALU|ShiftLeft0~39_combout\,
	combout => \U_ALU|ShiftRight0~56_combout\);

-- Location: LCCOMB_X39_Y7_N20
\U_ALU|ShiftRight0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~55_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[15]~25_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[13]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[15]~25_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|ShiftRight0~55_combout\);

-- Location: LCCOMB_X39_Y7_N16
\U_ALU|ShiftRight0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~57_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~35_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~56_combout\) # (\U_ALU|ShiftRight0~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~35_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight0~56_combout\,
	datad => \U_ALU|ShiftRight0~55_combout\,
	combout => \U_ALU|ShiftRight0~57_combout\);

-- Location: LCCOMB_X40_Y5_N14
\U_ALU|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~2_combout\ = (\U_ALU|Mux22~1_combout\ & ((\U_ALU|Mux22~2_combout\ & ((\U_ALU|ShiftRight0~57_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux19~1_combout\)))) # (!\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~1_combout\,
	datab => \U_ALU|Mux22~2_combout\,
	datac => \U_ALU|Mux19~1_combout\,
	datad => \U_ALU|ShiftRight0~57_combout\,
	combout => \U_ALU|Mux19~2_combout\);

-- Location: LCCOMB_X40_Y5_N20
\U_ALU|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~3_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux19~2_combout\ & (\U_ALU|ShiftRight0~54_combout\)) # (!\U_ALU|Mux19~2_combout\ & ((\U_ALU|ShiftLeft0~115_combout\))))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~54_combout\,
	datab => \U_ALU|Mux22~0_combout\,
	datac => \U_ALU|Mux19~2_combout\,
	datad => \U_ALU|ShiftLeft0~115_combout\,
	combout => \U_ALU|Mux19~3_combout\);

-- Location: LCCOMB_X41_Y4_N30
\U_ALU|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~4_combout\ = (\U_ALU|Mux3~3_combout\ & (((\U_REGA_MUX|output[12]~29_combout\) # (\U_REGB_MUX|output[12]~24_combout\)) # (!\U_ALU|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_REGA_MUX|output[12]~29_combout\,
	datad => \U_REGB_MUX|output[12]~24_combout\,
	combout => \U_ALU|Mux19~4_combout\);

-- Location: LCCOMB_X41_Y4_N12
\U_ALU|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~5_combout\ = (\U_ALU|Mux19~4_combout\ & ((\U_ALU|Mux3~4_combout\) # ((\U_ALU|Add0~63_combout\ & \U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_ALU|Mux19~4_combout\ & (!\U_ALU|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux19~4_combout\,
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Add0~63_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux19~5_combout\);

-- Location: LCCOMB_X41_Y4_N2
\U_ALU|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux19~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[12]~29_combout\ & (\U_ALU|Mux19~5_combout\ $ (!\U_REGB_MUX|output[12]~24_combout\))) # 
-- (!\U_REGA_MUX|output[12]~29_combout\ & (!\U_ALU|Mux19~5_combout\ & \U_REGB_MUX|output[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGA_MUX|output[12]~29_combout\,
	datac => \U_ALU|Mux19~5_combout\,
	datad => \U_REGB_MUX|output[12]~24_combout\,
	combout => \U_ALU|Mux19~6_combout\);

-- Location: LCCOMB_X41_Y4_N16
\U_ALU|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~7_combout\ = (\U_ALU|Mux22~4_combout\ & (\U_ALU|Mux22~5_combout\ & (\U_REGA_MUX|output[12]~29_combout\))) # (!\U_ALU|Mux22~4_combout\ & (((\U_ALU|Mux19~6_combout\)) # (!\U_ALU|Mux22~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~4_combout\,
	datab => \U_ALU|Mux22~5_combout\,
	datac => \U_REGA_MUX|output[12]~29_combout\,
	datad => \U_ALU|Mux19~6_combout\,
	combout => \U_ALU|Mux19~7_combout\);

-- Location: LCCOMB_X42_Y5_N30
\U_ALU|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~8_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux19~7_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux19~7_combout\ & ((\U_ALU|Mux19~3_combout\))) # (!\U_ALU|Mux19~7_combout\ & (\U_ALU|ShiftRight0~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_ALU|ShiftRight0~47_combout\,
	datac => \U_ALU|Mux19~3_combout\,
	datad => \U_ALU|Mux19~7_combout\,
	combout => \U_ALU|Mux19~8_combout\);

-- Location: LCCOMB_X46_Y5_N24
\U_ALU|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|w513w\(12)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|w569w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult0|auto_generated|w569w\(12),
	datad => \U_ALU|Mult1|auto_generated|w513w\(12),
	combout => \U_ALU|Mux19~0_combout\);

-- Location: LCCOMB_X46_Y5_N28
\U_ALU|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux19~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & ((\U_ALU|Mux19~0_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_ALU|Mux19~8_combout\,
	datad => \U_ALU|Mux19~0_combout\,
	combout => \U_ALU|Mux19~9_combout\);

-- Location: FF_X46_Y5_N29
\U_ALU_OUT|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux19~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(12));

-- Location: LCCOMB_X51_Y8_N14
\U_MEMTOREG_MUX|output[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[12]~12_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(12))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(12),
	datab => \U_ALU_OUT|output\(12),
	datad => \MemToReg~input_o\,
	combout => \U_MEMTOREG_MUX|output[12]~12_combout\);

-- Location: FF_X46_Y11_N7
\U_REGISTER_FILE|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][12]~q\);

-- Location: LCCOMB_X46_Y11_N12
\U_REGISTER_FILE|registers[4][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[4][12]~feeder_combout\);

-- Location: FF_X46_Y11_N13
\U_REGISTER_FILE|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][12]~q\);

-- Location: LCCOMB_X46_Y11_N6
\U_REGISTER_FILE|Mux19~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[4][12]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[0][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[0][12]~q\,
	datad => \U_REGISTER_FILE|registers[4][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~14_combout\);

-- Location: FF_X47_Y11_N25
\U_REGISTER_FILE|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][12]~q\);

-- Location: LCCOMB_X47_Y11_N26
\U_REGISTER_FILE|registers[1][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[1][12]~feeder_combout\);

-- Location: FF_X47_Y11_N27
\U_REGISTER_FILE|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][12]~q\);

-- Location: LCCOMB_X47_Y11_N24
\U_REGISTER_FILE|Mux19~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux19~14_combout\ & (\U_REGISTER_FILE|registers[5][12]~q\)) # (!\U_REGISTER_FILE|Mux19~14_combout\ & ((\U_REGISTER_FILE|registers[1][12]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux19~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux19~14_combout\,
	datac => \U_REGISTER_FILE|registers[5][12]~q\,
	datad => \U_REGISTER_FILE|registers[1][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~15_combout\);

-- Location: LCCOMB_X47_Y14_N20
\U_REGISTER_FILE|registers[9][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[9][12]~feeder_combout\);

-- Location: FF_X47_Y14_N21
\U_REGISTER_FILE|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][12]~q\);

-- Location: FF_X46_Y14_N29
\U_REGISTER_FILE|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][12]~q\);

-- Location: LCCOMB_X46_Y17_N4
\U_REGISTER_FILE|registers[12][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[12][12]~feeder_combout\);

-- Location: FF_X46_Y17_N5
\U_REGISTER_FILE|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][12]~q\);

-- Location: FF_X46_Y17_N27
\U_REGISTER_FILE|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][12]~q\);

-- Location: LCCOMB_X46_Y17_N26
\U_REGISTER_FILE|Mux19~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][12]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][12]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[12][12]~q\,
	datac => \U_REGISTER_FILE|registers[8][12]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux19~12_combout\);

-- Location: LCCOMB_X46_Y14_N28
\U_REGISTER_FILE|Mux19~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux19~12_combout\ & ((\U_REGISTER_FILE|registers[13][12]~q\))) # (!\U_REGISTER_FILE|Mux19~12_combout\ & (\U_REGISTER_FILE|registers[9][12]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[9][12]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[13][12]~q\,
	datad => \U_REGISTER_FILE|Mux19~12_combout\,
	combout => \U_REGISTER_FILE|Mux19~13_combout\);

-- Location: LCCOMB_X47_Y11_N18
\U_REGISTER_FILE|Mux19~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux19~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux19~15_combout\ & 
-- (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux19~15_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux19~13_combout\,
	combout => \U_REGISTER_FILE|Mux19~16_combout\);

-- Location: LCCOMB_X54_Y8_N10
\U_REGISTER_FILE|registers[15][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[15][12]~feeder_combout\);

-- Location: FF_X54_Y8_N11
\U_REGISTER_FILE|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][12]~q\);

-- Location: FF_X51_Y11_N9
\U_REGISTER_FILE|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][12]~q\);

-- Location: LCCOMB_X52_Y11_N20
\U_REGISTER_FILE|registers[14][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[14][12]~feeder_combout\);

-- Location: FF_X52_Y11_N21
\U_REGISTER_FILE|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][12]~q\);

-- Location: FF_X52_Y11_N27
\U_REGISTER_FILE|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][12]~q\);

-- Location: LCCOMB_X52_Y11_N26
\U_REGISTER_FILE|Mux19~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[14][12]~q\)) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[10][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[14][12]~q\,
	datac => \U_REGISTER_FILE|registers[10][12]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux19~17_combout\);

-- Location: LCCOMB_X51_Y11_N8
\U_REGISTER_FILE|Mux19~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux19~17_combout\ & (\U_REGISTER_FILE|registers[15][12]~q\)) # (!\U_REGISTER_FILE|Mux19~17_combout\ & ((\U_REGISTER_FILE|registers[11][12]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[15][12]~q\,
	datac => \U_REGISTER_FILE|registers[11][12]~q\,
	datad => \U_REGISTER_FILE|Mux19~17_combout\,
	combout => \U_REGISTER_FILE|Mux19~18_combout\);

-- Location: LCCOMB_X54_Y12_N8
\U_REGISTER_FILE|registers[6][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[6][12]~feeder_combout\);

-- Location: FF_X54_Y12_N9
\U_REGISTER_FILE|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][12]~q\);

-- Location: FF_X54_Y12_N23
\U_REGISTER_FILE|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][12]~q\);

-- Location: LCCOMB_X54_Y12_N22
\U_REGISTER_FILE|Mux19~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[6][12]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[2][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[6][12]~q\,
	datac => \U_REGISTER_FILE|registers[2][12]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux19~10_combout\);

-- Location: FF_X51_Y10_N9
\U_REGISTER_FILE|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][12]~q\);

-- Location: LCCOMB_X51_Y10_N26
\U_REGISTER_FILE|registers[7][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[7][12]~feeder_combout\);

-- Location: FF_X51_Y10_N27
\U_REGISTER_FILE|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][12]~q\);

-- Location: LCCOMB_X51_Y10_N8
\U_REGISTER_FILE|Mux19~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~11_combout\ = (\U_REGISTER_FILE|Mux19~10_combout\ & (((\U_REGISTER_FILE|registers[7][12]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux19~10_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[3][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux19~10_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[3][12]~q\,
	datad => \U_REGISTER_FILE|registers[7][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~11_combout\);

-- Location: LCCOMB_X47_Y11_N28
\U_REGISTER_FILE|Mux19~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux19~16_combout\ & (\U_REGISTER_FILE|Mux19~18_combout\)) # (!\U_REGISTER_FILE|Mux19~16_combout\ & ((\U_REGISTER_FILE|Mux19~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux19~16_combout\,
	datac => \U_REGISTER_FILE|Mux19~18_combout\,
	datad => \U_REGISTER_FILE|Mux19~11_combout\,
	combout => \U_REGISTER_FILE|Mux19~19_combout\);

-- Location: LCCOMB_X51_Y14_N4
\U_REGISTER_FILE|registers[23][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[23][12]~feeder_combout\);

-- Location: FF_X51_Y14_N5
\U_REGISTER_FILE|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][12]~q\);

-- Location: FF_X51_Y14_N31
\U_REGISTER_FILE|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][12]~q\);

-- Location: FF_X51_Y17_N7
\U_REGISTER_FILE|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][12]~q\);

-- Location: LCCOMB_X50_Y17_N14
\U_REGISTER_FILE|registers[27][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[27][12]~feeder_combout\);

-- Location: FF_X50_Y17_N15
\U_REGISTER_FILE|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][12]~q\);

-- Location: LCCOMB_X51_Y17_N6
\U_REGISTER_FILE|Mux19~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[27][12]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][12]~q\,
	datad => \U_REGISTER_FILE|registers[27][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~7_combout\);

-- Location: LCCOMB_X51_Y14_N30
\U_REGISTER_FILE|Mux19~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux19~7_combout\ & ((\U_REGISTER_FILE|registers[31][12]~q\))) # (!\U_REGISTER_FILE|Mux19~7_combout\ & (\U_REGISTER_FILE|registers[23][12]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[23][12]~q\,
	datac => \U_REGISTER_FILE|registers[31][12]~q\,
	datad => \U_REGISTER_FILE|Mux19~7_combout\,
	combout => \U_REGISTER_FILE|Mux19~8_combout\);

-- Location: LCCOMB_X44_Y13_N20
\U_REGISTER_FILE|registers[20][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[20][12]~feeder_combout\);

-- Location: FF_X44_Y13_N21
\U_REGISTER_FILE|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][12]~q\);

-- Location: FF_X45_Y16_N27
\U_REGISTER_FILE|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][12]~q\);

-- Location: LCCOMB_X45_Y16_N26
\U_REGISTER_FILE|Mux19~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[20][12]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[16][12]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[20][12]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[16][12]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux19~4_combout\);

-- Location: FF_X44_Y16_N5
\U_REGISTER_FILE|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][12]~q\);

-- Location: LCCOMB_X45_Y16_N28
\U_REGISTER_FILE|registers[24][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[24][12]~feeder_combout\);

-- Location: FF_X45_Y16_N29
\U_REGISTER_FILE|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][12]~q\);

-- Location: LCCOMB_X44_Y16_N4
\U_REGISTER_FILE|Mux19~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux19~4_combout\ & (\U_REGISTER_FILE|registers[28][12]~q\)) # (!\U_REGISTER_FILE|Mux19~4_combout\ & ((\U_REGISTER_FILE|registers[24][12]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux19~4_combout\,
	datac => \U_REGISTER_FILE|registers[28][12]~q\,
	datad => \U_REGISTER_FILE|registers[24][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~5_combout\);

-- Location: LCCOMB_X45_Y13_N10
\U_REGISTER_FILE|registers[21][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[21][12]~feeder_combout\);

-- Location: FF_X45_Y13_N11
\U_REGISTER_FILE|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][12]~q\);

-- Location: FF_X45_Y13_N1
\U_REGISTER_FILE|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][12]~q\);

-- Location: FF_X45_Y11_N27
\U_REGISTER_FILE|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][12]~q\);

-- Location: LCCOMB_X45_Y11_N0
\U_REGISTER_FILE|registers[25][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[25][12]~feeder_combout\);

-- Location: FF_X45_Y11_N1
\U_REGISTER_FILE|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][12]~q\);

-- Location: LCCOMB_X45_Y11_N26
\U_REGISTER_FILE|Mux19~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][12]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[17][12]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[17][12]~q\,
	datad => \U_REGISTER_FILE|registers[25][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~2_combout\);

-- Location: LCCOMB_X45_Y13_N0
\U_REGISTER_FILE|Mux19~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux19~2_combout\ & ((\U_REGISTER_FILE|registers[29][12]~q\))) # (!\U_REGISTER_FILE|Mux19~2_combout\ & (\U_REGISTER_FILE|registers[21][12]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[21][12]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[29][12]~q\,
	datad => \U_REGISTER_FILE|Mux19~2_combout\,
	combout => \U_REGISTER_FILE|Mux19~3_combout\);

-- Location: LCCOMB_X44_Y16_N2
\U_REGISTER_FILE|Mux19~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|Mux19~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux19~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux19~5_combout\,
	datad => \U_REGISTER_FILE|Mux19~3_combout\,
	combout => \U_REGISTER_FILE|Mux19~6_combout\);

-- Location: FF_X50_Y13_N27
\U_REGISTER_FILE|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][12]~q\);

-- Location: LCCOMB_X50_Y15_N30
\U_REGISTER_FILE|registers[22][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[22][12]~feeder_combout\);

-- Location: FF_X50_Y15_N31
\U_REGISTER_FILE|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][12]~q\);

-- Location: LCCOMB_X50_Y13_N26
\U_REGISTER_FILE|Mux19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[22][12]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][12]~q\,
	datad => \U_REGISTER_FILE|registers[22][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~0_combout\);

-- Location: FF_X50_Y13_N29
\U_REGISTER_FILE|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][12]~q\);

-- Location: LCCOMB_X52_Y16_N6
\U_REGISTER_FILE|registers[30][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][12]~feeder_combout\ = \U_MEMTOREG_MUX|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[12]~12_combout\,
	combout => \U_REGISTER_FILE|registers[30][12]~feeder_combout\);

-- Location: FF_X52_Y16_N7
\U_REGISTER_FILE|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][12]~q\);

-- Location: LCCOMB_X50_Y13_N28
\U_REGISTER_FILE|Mux19~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~1_combout\ = (\U_REGISTER_FILE|Mux19~0_combout\ & (((\U_REGISTER_FILE|registers[30][12]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux19~0_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[26][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux19~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[26][12]~q\,
	datad => \U_REGISTER_FILE|registers[30][12]~q\,
	combout => \U_REGISTER_FILE|Mux19~1_combout\);

-- Location: LCCOMB_X50_Y13_N8
\U_REGISTER_FILE|Mux19~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux19~6_combout\ & (\U_REGISTER_FILE|Mux19~8_combout\)) # (!\U_REGISTER_FILE|Mux19~6_combout\ & ((\U_REGISTER_FILE|Mux19~1_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux19~8_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux19~6_combout\,
	datad => \U_REGISTER_FILE|Mux19~1_combout\,
	combout => \U_REGISTER_FILE|Mux19~9_combout\);

-- Location: LCCOMB_X47_Y9_N4
\U_REGISTER_FILE|Mux19~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux19~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux19~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux19~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux19~19_combout\,
	datad => \U_REGISTER_FILE|Mux19~9_combout\,
	combout => \U_REGISTER_FILE|Mux19~20_combout\);

-- Location: FF_X47_Y9_N5
\U_REGA|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux19~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(12));

-- Location: LCCOMB_X46_Y5_N20
\U_PC|output[12]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[12]~7_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(12))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux19~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(12),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux19~9_combout\,
	combout => \U_PC|output[12]~7_combout\);

-- Location: FF_X46_Y5_N21
\U_PC|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[12]~7_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(10),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(12));

-- Location: LCCOMB_X47_Y9_N20
\U_REGA_MUX|output[12]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[12]~29_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(12))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(12),
	datad => \U_PC|output\(12),
	combout => \U_REGA_MUX|output[12]~29_combout\);

-- Location: LCCOMB_X49_Y8_N4
\U_ALU|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|w513w\(16)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|w569w\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult0|auto_generated|w569w\(16),
	datad => \U_ALU|Mult1|auto_generated|w513w\(16),
	combout => \U_ALU|Mux15~0_combout\);

-- Location: LCCOMB_X46_Y4_N8
\U_ALU|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(5) & \U_INSTRUCTION_REG|IR15to0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_ALU|Mux0~8_combout\);

-- Location: LCCOMB_X44_Y9_N24
\U_ALU|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~7_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(5) & \U_INSTRUCTION_REG|IR15to0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux15~7_combout\);

-- Location: LCCOMB_X40_Y7_N30
\U_ALU|ShiftRight0~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~76_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~22_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~29_combout\) # ((\U_ALU|ShiftRight0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight0~29_combout\,
	datac => \U_ALU|ShiftRight0~30_combout\,
	datad => \U_ALU|ShiftRight0~22_combout\,
	combout => \U_ALU|ShiftRight0~76_combout\);

-- Location: LCCOMB_X40_Y7_N2
\U_ALU|ShiftRight0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~37_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~76_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~76_combout\,
	datad => \U_ALU|ShiftRight0~36_combout\,
	combout => \U_ALU|ShiftRight0~37_combout\);

-- Location: LCCOMB_X44_Y9_N2
\U_ALU|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & (\U_REGA_MUX|output[31]~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_INSTRUCTION_REG|IR15to0\(10) & (((\U_ALU|ShiftRight0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_ALU|ShiftRight0~37_combout\,
	combout => \U_ALU|Mux15~6_combout\);

-- Location: LCCOMB_X44_Y9_N30
\U_ALU|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~8_combout\ = (\U_ALU|Mux0~6_combout\ & ((\U_ALU|Add0~71_combout\) # ((\U_ALU|Mux15~7_combout\ & \U_ALU|Mux15~6_combout\)))) # (!\U_ALU|Mux0~6_combout\ & (\U_ALU|Mux15~7_combout\ & ((\U_ALU|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~6_combout\,
	datab => \U_ALU|Mux15~7_combout\,
	datac => \U_ALU|Add0~71_combout\,
	datad => \U_ALU|Mux15~6_combout\,
	combout => \U_ALU|Mux15~8_combout\);

-- Location: LCCOMB_X44_Y9_N4
\U_ALU|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & (\U_ALU|ShiftRight0~14_combout\ & (\U_REGA_MUX|output[0]~2_combout\ & \U_ALU|ShiftLeft0~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(10),
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_REGA_MUX|output[0]~2_combout\,
	datad => \U_ALU|ShiftLeft0~39_combout\,
	combout => \U_ALU|Mux15~3_combout\);

-- Location: LCCOMB_X42_Y9_N12
\U_ALU|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftLeft0~132_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftLeft0~113_combout\) # ((\U_ALU|ShiftLeft0~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftLeft0~113_combout\,
	datac => \U_ALU|ShiftLeft0~112_combout\,
	datad => \U_ALU|ShiftLeft0~132_combout\,
	combout => \U_ALU|Mux15~1_combout\);

-- Location: LCCOMB_X43_Y9_N28
\U_ALU|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~2_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(10) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|Mux15~1_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftLeft0~151_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux15~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftLeft0~151_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_ALU|Mux15~2_combout\);

-- Location: LCCOMB_X43_Y9_N6
\U_ALU|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGA_MUX|output[16]~27_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_ALU|Mux15~3_combout\) # ((\U_ALU|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux15~3_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGA_MUX|output[16]~27_combout\,
	datad => \U_ALU|Mux15~2_combout\,
	combout => \U_ALU|Mux15~4_combout\);

-- Location: LCCOMB_X47_Y4_N28
\U_ALU|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~5_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(5) & (\U_ALU|Mux15~4_combout\ & !\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_ALU|Mux15~4_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux15~5_combout\);

-- Location: LCCOMB_X47_Y4_N14
\U_ALU|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~9_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_ALU|Mux15~5_combout\) # ((\U_ALU|Mux15~8_combout\ & !\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_ALU|Mux15~8_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_ALU|Mux15~5_combout\,
	combout => \U_ALU|Mux15~9_combout\);

-- Location: LCCOMB_X47_Y4_N24
\U_ALU|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~10_combout\ = (\U_REGB_MUX|output[16]~30_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_REGA_MUX|output[16]~27_combout\) # (\U_INSTRUCTION_REG|IR15to0\(0)))))) # (!\U_REGB_MUX|output[16]~30_combout\ & (\U_REGA_MUX|output[16]~27_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(0) $ (\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[16]~30_combout\,
	datab => \U_REGA_MUX|output[16]~27_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux15~10_combout\);

-- Location: LCCOMB_X47_Y4_N6
\U_ALU|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~11_combout\ = (\U_ALU|Mux15~9_combout\) # ((\U_ALU|Mux0~8_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(3) & \U_ALU|Mux15~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~8_combout\,
	datab => \U_ALU|Mux15~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_ALU|Mux15~10_combout\,
	combout => \U_ALU|Mux15~11_combout\);

-- Location: LCCOMB_X47_Y4_N30
\U_ALU|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux15~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & (\U_ALU|Mux15~0_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux15~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux15~0_combout\,
	datad => \U_ALU|Mux15~11_combout\,
	combout => \U_ALU|Mux15~12_combout\);

-- Location: FF_X47_Y4_N31
\U_ALU_OUT|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux15~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(16));

-- Location: LCCOMB_X52_Y8_N4
\U_MEMORY|U_MUX_3x1|output[16]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[16]~28_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(16),
	combout => \U_MEMORY|U_MUX_3x1|output[16]~28_combout\);

-- Location: FF_X52_Y8_N5
\U_MEMORY_DATA_REG|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[16]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(16));

-- Location: LCCOMB_X51_Y8_N4
\U_MEMTOREG_MUX|output[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[16]~16_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(16)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(16),
	datad => \U_MEMORY_DATA_REG|output\(16),
	combout => \U_MEMTOREG_MUX|output[16]~16_combout\);

-- Location: LCCOMB_X52_Y16_N28
\U_REGISTER_FILE|registers[30][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[30][16]~feeder_combout\);

-- Location: FF_X52_Y16_N29
\U_REGISTER_FILE|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][16]~q\);

-- Location: FF_X51_Y18_N7
\U_REGISTER_FILE|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][16]~q\);

-- Location: LCCOMB_X51_Y18_N6
\U_REGISTER_FILE|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[30][16]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[26][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[30][16]~q\,
	datac => \U_REGISTER_FILE|registers[26][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux15~7_combout\);

-- Location: FF_X52_Y17_N31
\U_REGISTER_FILE|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][16]~q\);

-- Location: LCCOMB_X52_Y17_N28
\U_REGISTER_FILE|registers[27][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[27][16]~feeder_combout\);

-- Location: FF_X52_Y17_N29
\U_REGISTER_FILE|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][16]~q\);

-- Location: LCCOMB_X52_Y17_N30
\U_REGISTER_FILE|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux15~7_combout\ & (\U_REGISTER_FILE|registers[31][16]~q\)) # (!\U_REGISTER_FILE|Mux15~7_combout\ & ((\U_REGISTER_FILE|registers[27][16]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux15~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux15~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][16]~q\,
	datad => \U_REGISTER_FILE|registers[27][16]~q\,
	combout => \U_REGISTER_FILE|Mux15~8_combout\);

-- Location: LCCOMB_X52_Y18_N10
\U_REGISTER_FILE|registers[23][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[23][16]~feeder_combout\);

-- Location: FF_X52_Y18_N11
\U_REGISTER_FILE|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][16]~q\);

-- Location: FF_X52_Y18_N13
\U_REGISTER_FILE|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][16]~q\);

-- Location: LCCOMB_X52_Y16_N2
\U_REGISTER_FILE|registers[22][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[22][16]~feeder_combout\);

-- Location: FF_X52_Y16_N3
\U_REGISTER_FILE|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][16]~q\);

-- Location: FF_X51_Y18_N25
\U_REGISTER_FILE|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][16]~q\);

-- Location: LCCOMB_X51_Y18_N24
\U_REGISTER_FILE|Mux15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[22][16]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[18][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[22][16]~q\,
	datac => \U_REGISTER_FILE|registers[18][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux15~0_combout\);

-- Location: LCCOMB_X52_Y18_N12
\U_REGISTER_FILE|Mux15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux15~0_combout\ & (\U_REGISTER_FILE|registers[23][16]~q\)) # (!\U_REGISTER_FILE|Mux15~0_combout\ & ((\U_REGISTER_FILE|registers[19][16]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][16]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[19][16]~q\,
	datad => \U_REGISTER_FILE|Mux15~0_combout\,
	combout => \U_REGISTER_FILE|Mux15~1_combout\);

-- Location: LCCOMB_X44_Y14_N28
\U_REGISTER_FILE|registers[20][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[20][16]~feeder_combout\);

-- Location: FF_X44_Y14_N29
\U_REGISTER_FILE|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][16]~q\);

-- Location: FF_X44_Y14_N15
\U_REGISTER_FILE|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][16]~q\);

-- Location: LCCOMB_X44_Y14_N14
\U_REGISTER_FILE|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[20][16]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[16][16]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[20][16]~q\,
	datac => \U_REGISTER_FILE|registers[16][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux15~4_combout\);

-- Location: LCCOMB_X45_Y15_N4
\U_REGISTER_FILE|registers[17][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[17][16]~feeder_combout\);

-- Location: FF_X45_Y15_N5
\U_REGISTER_FILE|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][16]~q\);

-- Location: FF_X45_Y15_N27
\U_REGISTER_FILE|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][16]~q\);

-- Location: LCCOMB_X45_Y15_N26
\U_REGISTER_FILE|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~5_combout\ = (\U_REGISTER_FILE|Mux15~4_combout\ & (((\U_REGISTER_FILE|registers[21][16]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux15~4_combout\ & (\U_REGISTER_FILE|registers[17][16]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~4_combout\,
	datab => \U_REGISTER_FILE|registers[17][16]~q\,
	datac => \U_REGISTER_FILE|registers[21][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux15~5_combout\);

-- Location: LCCOMB_X44_Y16_N24
\U_REGISTER_FILE|registers[28][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[28][16]~feeder_combout\);

-- Location: FF_X44_Y16_N25
\U_REGISTER_FILE|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][16]~q\);

-- Location: FF_X45_Y14_N31
\U_REGISTER_FILE|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][16]~q\);

-- Location: LCCOMB_X45_Y14_N30
\U_REGISTER_FILE|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[28][16]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[24][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[28][16]~q\,
	datac => \U_REGISTER_FILE|registers[24][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux15~2_combout\);

-- Location: LCCOMB_X45_Y14_N12
\U_REGISTER_FILE|registers[25][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[25][16]~feeder_combout\);

-- Location: FF_X45_Y14_N13
\U_REGISTER_FILE|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][16]~q\);

-- Location: FF_X45_Y13_N23
\U_REGISTER_FILE|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][16]~q\);

-- Location: LCCOMB_X45_Y13_N22
\U_REGISTER_FILE|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~3_combout\ = (\U_REGISTER_FILE|Mux15~2_combout\ & (((\U_REGISTER_FILE|registers[29][16]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux15~2_combout\ & (\U_REGISTER_FILE|registers[25][16]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~2_combout\,
	datab => \U_REGISTER_FILE|registers[25][16]~q\,
	datac => \U_REGISTER_FILE|registers[29][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux15~3_combout\);

-- Location: LCCOMB_X46_Y13_N22
\U_REGISTER_FILE|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|Mux15~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux15~5_combout\,
	datad => \U_REGISTER_FILE|Mux15~3_combout\,
	combout => \U_REGISTER_FILE|Mux15~6_combout\);

-- Location: LCCOMB_X47_Y13_N14
\U_REGISTER_FILE|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux15~6_combout\ & (\U_REGISTER_FILE|Mux15~8_combout\)) # (!\U_REGISTER_FILE|Mux15~6_combout\ & ((\U_REGISTER_FILE|Mux15~1_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~8_combout\,
	datab => \U_REGISTER_FILE|Mux15~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux15~6_combout\,
	combout => \U_REGISTER_FILE|Mux15~9_combout\);

-- Location: LCCOMB_X49_Y13_N18
\U_REGISTER_FILE|registers[1][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[1][16]~feeder_combout\);

-- Location: FF_X49_Y13_N19
\U_REGISTER_FILE|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][16]~q\);

-- Location: FF_X49_Y13_N13
\U_REGISTER_FILE|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][16]~q\);

-- Location: FF_X44_Y10_N27
\U_REGISTER_FILE|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][16]~q\);

-- Location: LCCOMB_X44_Y10_N20
\U_REGISTER_FILE|registers[8][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[8][16]~feeder_combout\);

-- Location: FF_X44_Y10_N21
\U_REGISTER_FILE|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][16]~q\);

-- Location: LCCOMB_X44_Y10_N26
\U_REGISTER_FILE|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[8][16]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[0][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[0][16]~q\,
	datad => \U_REGISTER_FILE|registers[8][16]~q\,
	combout => \U_REGISTER_FILE|Mux15~14_combout\);

-- Location: LCCOMB_X49_Y13_N12
\U_REGISTER_FILE|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux15~14_combout\ & ((\U_REGISTER_FILE|registers[9][16]~q\))) # (!\U_REGISTER_FILE|Mux15~14_combout\ & (\U_REGISTER_FILE|registers[1][16]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[1][16]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[9][16]~q\,
	datad => \U_REGISTER_FILE|Mux15~14_combout\,
	combout => \U_REGISTER_FILE|Mux15~15_combout\);

-- Location: LCCOMB_X49_Y14_N16
\U_REGISTER_FILE|registers[5][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[5][16]~feeder_combout\);

-- Location: FF_X49_Y14_N17
\U_REGISTER_FILE|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][16]~q\);

-- Location: FF_X46_Y15_N31
\U_REGISTER_FILE|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][16]~q\);

-- Location: LCCOMB_X46_Y12_N6
\U_REGISTER_FILE|registers[12][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[12][16]~feeder_combout\);

-- Location: FF_X46_Y12_N7
\U_REGISTER_FILE|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][16]~q\);

-- Location: LCCOMB_X46_Y15_N30
\U_REGISTER_FILE|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[12][16]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|registers[4][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[4][16]~q\,
	datad => \U_REGISTER_FILE|registers[12][16]~q\,
	combout => \U_REGISTER_FILE|Mux15~12_combout\);

-- Location: FF_X46_Y14_N19
\U_REGISTER_FILE|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][16]~q\);

-- Location: LCCOMB_X46_Y14_N18
\U_REGISTER_FILE|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~13_combout\ = (\U_REGISTER_FILE|Mux15~12_combout\ & (((\U_REGISTER_FILE|registers[13][16]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux15~12_combout\ & (\U_REGISTER_FILE|registers[5][16]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[5][16]~q\,
	datab => \U_REGISTER_FILE|Mux15~12_combout\,
	datac => \U_REGISTER_FILE|registers[13][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux15~13_combout\);

-- Location: LCCOMB_X49_Y13_N14
\U_REGISTER_FILE|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux15~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux15~13_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux15~16_combout\);

-- Location: LCCOMB_X52_Y11_N6
\U_REGISTER_FILE|registers[10][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[10][16]~feeder_combout\);

-- Location: FF_X52_Y11_N7
\U_REGISTER_FILE|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][16]~q\);

-- Location: FF_X52_Y14_N13
\U_REGISTER_FILE|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][16]~q\);

-- Location: LCCOMB_X52_Y14_N12
\U_REGISTER_FILE|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[10][16]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[2][16]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[10][16]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[2][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux15~10_combout\);

-- Location: FF_X51_Y12_N31
\U_REGISTER_FILE|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][16]~q\);

-- Location: LCCOMB_X51_Y12_N24
\U_REGISTER_FILE|registers[11][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[11][16]~feeder_combout\);

-- Location: FF_X51_Y12_N25
\U_REGISTER_FILE|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][16]~q\);

-- Location: LCCOMB_X51_Y12_N30
\U_REGISTER_FILE|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~11_combout\ = (\U_REGISTER_FILE|Mux15~10_combout\ & (((\U_REGISTER_FILE|registers[11][16]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux15~10_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[3][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~10_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[3][16]~q\,
	datad => \U_REGISTER_FILE|registers[11][16]~q\,
	combout => \U_REGISTER_FILE|Mux15~11_combout\);

-- Location: LCCOMB_X51_Y9_N8
\U_REGISTER_FILE|registers[15][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[15][16]~feeder_combout\);

-- Location: FF_X51_Y9_N9
\U_REGISTER_FILE|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][16]~q\);

-- Location: FF_X52_Y13_N1
\U_REGISTER_FILE|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][16]~q\);

-- Location: LCCOMB_X52_Y11_N8
\U_REGISTER_FILE|registers[14][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][16]~feeder_combout\ = \U_MEMTOREG_MUX|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[16]~16_combout\,
	combout => \U_REGISTER_FILE|registers[14][16]~feeder_combout\);

-- Location: FF_X52_Y11_N9
\U_REGISTER_FILE|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][16]~q\);

-- Location: LCCOMB_X52_Y13_N0
\U_REGISTER_FILE|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[14][16]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[6][16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[6][16]~q\,
	datad => \U_REGISTER_FILE|registers[14][16]~q\,
	combout => \U_REGISTER_FILE|Mux15~17_combout\);

-- Location: FF_X51_Y13_N25
\U_REGISTER_FILE|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][16]~q\);

-- Location: LCCOMB_X51_Y13_N24
\U_REGISTER_FILE|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~18_combout\ = (\U_REGISTER_FILE|Mux15~17_combout\ & ((\U_REGISTER_FILE|registers[15][16]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux15~17_combout\ & (((\U_REGISTER_FILE|registers[7][16]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][16]~q\,
	datab => \U_REGISTER_FILE|Mux15~17_combout\,
	datac => \U_REGISTER_FILE|registers[7][16]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux15~18_combout\);

-- Location: LCCOMB_X51_Y13_N10
\U_REGISTER_FILE|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~19_combout\ = (\U_REGISTER_FILE|Mux15~16_combout\ & (((\U_REGISTER_FILE|Mux15~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux15~16_combout\ & (\U_REGISTER_FILE|Mux15~11_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~16_combout\,
	datab => \U_REGISTER_FILE|Mux15~11_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux15~18_combout\,
	combout => \U_REGISTER_FILE|Mux15~19_combout\);

-- Location: LCCOMB_X47_Y5_N20
\U_REGISTER_FILE|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux15~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux15~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux15~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux15~19_combout\,
	combout => \U_REGISTER_FILE|Mux15~20_combout\);

-- Location: FF_X47_Y5_N21
\U_REGA|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux15~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(16));

-- Location: LCCOMB_X54_Y8_N12
\U_MEMORY|U_MUX_3x1|output[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[25]~25_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(25),
	combout => \U_MEMORY|U_MUX_3x1|output[25]~25_combout\);

-- Location: FF_X54_Y8_N13
\U_MEMORY_DATA_REG|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(25));

-- Location: LCCOMB_X46_Y7_N18
\U_PC|output[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[25]~6_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(25))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux6~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(25),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux6~13_combout\,
	combout => \U_PC|output[25]~6_combout\);

-- Location: FF_X51_Y8_N15
\U_INSTRUCTION_REG|IR25to0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[23]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(23));

-- Location: FF_X46_Y7_N19
\U_PC|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[25]~6_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(23),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(25));

-- Location: LCCOMB_X46_Y5_N2
\U_ALU|Result~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~35_combout\ = (\U_REGB_MUX|output[25]~44_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(25))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(25),
	datab => \ALUSrcA~input_o\,
	datac => \U_REGB_MUX|output[25]~44_combout\,
	datad => \U_PC|output\(25),
	combout => \U_ALU|Result~35_combout\);

-- Location: LCCOMB_X39_Y5_N26
\U_ALU|ShiftRight0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~28_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~75_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~27_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight0~75_combout\,
	combout => \U_ALU|ShiftRight0~28_combout\);

-- Location: LCCOMB_X41_Y5_N16
\U_ALU|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~6_combout\ = (\U_ALU|Mux4~10_combout\ & (((\U_ALU|Mux4~11_combout\)))) # (!\U_ALU|Mux4~10_combout\ & ((\U_ALU|Mux4~11_combout\ & ((\U_ALU|ShiftLeft0~104_combout\))) # (!\U_ALU|Mux4~11_combout\ & (\U_ALU|ShiftLeft0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~10_combout\,
	datab => \U_ALU|ShiftLeft0~99_combout\,
	datac => \U_ALU|ShiftLeft0~104_combout\,
	datad => \U_ALU|Mux4~11_combout\,
	combout => \U_ALU|Mux6~6_combout\);

-- Location: LCCOMB_X41_Y5_N10
\U_ALU|ShiftLeft0~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~131_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftLeft0~57_combout\ & (\U_ALU|ShiftRight0~20_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_ALU|ShiftLeft0~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~57_combout\,
	datab => \U_ALU|ShiftRight0~20_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftLeft0~130_combout\,
	combout => \U_ALU|ShiftLeft0~131_combout\);

-- Location: LCCOMB_X41_Y5_N24
\U_ALU|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~7_combout\ = (\U_ALU|Mux6~6_combout\ & (((\U_ALU|ShiftLeft0~131_combout\) # (!\U_ALU|Mux4~10_combout\)))) # (!\U_ALU|Mux6~6_combout\ & (\U_ALU|ShiftLeft0~129_combout\ & (\U_ALU|Mux4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~129_combout\,
	datab => \U_ALU|Mux6~6_combout\,
	datac => \U_ALU|Mux4~10_combout\,
	datad => \U_ALU|ShiftLeft0~131_combout\,
	combout => \U_ALU|Mux6~7_combout\);

-- Location: LCCOMB_X41_Y5_N6
\U_ALU|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~8_combout\ = (\U_ALU|Mux4~15_combout\ & (\U_ALU|Mux4~14_combout\ & (\U_ALU|ShiftRight0~28_combout\))) # (!\U_ALU|Mux4~15_combout\ & (((\U_ALU|Mux6~7_combout\)) # (!\U_ALU|Mux4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~15_combout\,
	datab => \U_ALU|Mux4~14_combout\,
	datac => \U_ALU|ShiftRight0~28_combout\,
	datad => \U_ALU|Mux6~7_combout\,
	combout => \U_ALU|Mux6~8_combout\);

-- Location: LCCOMB_X41_Y5_N22
\U_ALU|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|Mux6~8_combout\ & (\U_ALU|ShiftRight1~30_combout\)) # (!\U_ALU|Mux6~8_combout\ & 
-- ((\U_REGA_MUX|output[31]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~30_combout\,
	datab => \U_REGA_MUX|output[31]~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|Mux6~8_combout\,
	combout => \U_ALU|Mux6~15_combout\);

-- Location: LCCOMB_X42_Y5_N6
\U_ALU|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mux6~15_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_ALU|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_ALU|Mux6~8_combout\,
	datad => \U_ALU|Mux6~15_combout\,
	combout => \U_ALU|Mux6~16_combout\);

-- Location: LCCOMB_X42_Y5_N2
\U_ALU|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~9_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~35_combout\ & (\U_ALU|Mux3~3_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux6~16_combout\) # (!\U_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Result~35_combout\,
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux6~16_combout\,
	combout => \U_ALU|Mux6~9_combout\);

-- Location: LCCOMB_X46_Y7_N30
\U_ALU|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~10_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux6~9_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[25]~44_combout\ & (\U_REGA_MUX|output[25]~9_combout\ $ (!\U_ALU|Mux6~9_combout\))) # (!\U_REGB_MUX|output[25]~44_combout\ & 
-- (\U_REGA_MUX|output[25]~9_combout\ & !\U_ALU|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[25]~44_combout\,
	datac => \U_REGA_MUX|output[25]~9_combout\,
	datad => \U_ALU|Mux6~9_combout\,
	combout => \U_ALU|Mux6~10_combout\);

-- Location: LCCOMB_X46_Y7_N22
\U_ALU|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~14_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(5) & (\U_REGA_MUX|output[25]~9_combout\ & \U_ALU|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_REGA_MUX|output[25]~9_combout\,
	datad => \U_ALU|Mux30~0_combout\,
	combout => \U_ALU|Mux6~14_combout\);

-- Location: LCCOMB_X46_Y7_N20
\U_ALU|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~11_combout\ = (\U_ALU|Mux4~8_combout\ & (((\U_ALU|Mux4~24_combout\ & \U_ALU|Mult0|auto_generated|op_1~14_combout\)))) # (!\U_ALU|Mux4~8_combout\ & ((\U_ALU|Mux6~14_combout\) # ((\U_ALU|Mux4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux6~14_combout\,
	datab => \U_ALU|Mux4~8_combout\,
	datac => \U_ALU|Mux4~24_combout\,
	datad => \U_ALU|Mult0|auto_generated|op_1~14_combout\,
	combout => \U_ALU|Mux6~11_combout\);

-- Location: LCCOMB_X46_Y7_N2
\U_ALU|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~12_combout\ = (\U_ALU|Mux4~22_combout\ & ((\U_ALU|Mux6~11_combout\ & ((\U_ALU|Mux6~10_combout\))) # (!\U_ALU|Mux6~11_combout\ & (\U_ALU|Add0~89_combout\)))) # (!\U_ALU|Mux4~22_combout\ & (((\U_ALU|Mux6~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~89_combout\,
	datab => \U_ALU|Mux4~22_combout\,
	datac => \U_ALU|Mux6~10_combout\,
	datad => \U_ALU|Mux6~11_combout\,
	combout => \U_ALU|Mux6~12_combout\);

-- Location: LCCOMB_X46_Y7_N0
\U_ALU|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux6~13_combout\ = (\U_ALU|Mux4~9_combout\ & (\U_ALU|Mult1|auto_generated|op_1~14_combout\)) # (!\U_ALU|Mux4~9_combout\ & ((\U_ALU|Mux6~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~9_combout\,
	datac => \U_ALU|Mult1|auto_generated|op_1~14_combout\,
	datad => \U_ALU|Mux6~12_combout\,
	combout => \U_ALU|Mux6~13_combout\);

-- Location: FF_X46_Y7_N1
\U_ALU_OUT|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux6~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(25));

-- Location: LCCOMB_X54_Y8_N14
\U_MEMTOREG_MUX|output[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[25]~25_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(25))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(25),
	datab => \U_ALU_OUT|output\(25),
	datad => \MemToReg~input_o\,
	combout => \U_MEMTOREG_MUX|output[25]~25_combout\);

-- Location: LCCOMB_X52_Y15_N0
\U_REGISTER_FILE|registers[28][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[28][25]~feeder_combout\);

-- Location: FF_X52_Y15_N1
\U_REGISTER_FILE|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][25]~q\);

-- Location: FF_X52_Y15_N31
\U_REGISTER_FILE|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][25]~q\);

-- Location: LCCOMB_X52_Y15_N30
\U_REGISTER_FILE|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][25]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][25]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[28][25]~q\,
	datac => \U_REGISTER_FILE|registers[20][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux6~0_combout\);

-- Location: FF_X51_Y15_N5
\U_REGISTER_FILE|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][25]~q\);

-- Location: LCCOMB_X51_Y15_N26
\U_REGISTER_FILE|registers[30][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[30][25]~feeder_combout\);

-- Location: FF_X51_Y15_N27
\U_REGISTER_FILE|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][25]~q\);

-- Location: LCCOMB_X51_Y15_N4
\U_REGISTER_FILE|Mux6~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~1_combout\ = (\U_REGISTER_FILE|Mux6~0_combout\ & (((\U_REGISTER_FILE|registers[30][25]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux6~0_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- (\U_REGISTER_FILE|registers[22][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux6~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[22][25]~q\,
	datad => \U_REGISTER_FILE|registers[30][25]~q\,
	combout => \U_REGISTER_FILE|Mux6~1_combout\);

-- Location: LCCOMB_X56_Y15_N28
\U_REGISTER_FILE|registers[23][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[23][25]~feeder_combout\);

-- Location: FF_X56_Y15_N29
\U_REGISTER_FILE|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][25]~q\);

-- Location: FF_X56_Y15_N23
\U_REGISTER_FILE|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][25]~q\);

-- Location: LCCOMB_X56_Y14_N8
\U_REGISTER_FILE|registers[29][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[29][25]~feeder_combout\);

-- Location: FF_X56_Y14_N9
\U_REGISTER_FILE|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][25]~q\);

-- Location: FF_X56_Y14_N3
\U_REGISTER_FILE|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][25]~q\);

-- Location: LCCOMB_X56_Y14_N2
\U_REGISTER_FILE|Mux6~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][25]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][25]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[29][25]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[21][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux6~7_combout\);

-- Location: LCCOMB_X56_Y15_N22
\U_REGISTER_FILE|Mux6~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux6~7_combout\ & ((\U_REGISTER_FILE|registers[31][25]~q\))) # (!\U_REGISTER_FILE|Mux6~7_combout\ & (\U_REGISTER_FILE|registers[23][25]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[23][25]~q\,
	datac => \U_REGISTER_FILE|registers[31][25]~q\,
	datad => \U_REGISTER_FILE|Mux6~7_combout\,
	combout => \U_REGISTER_FILE|Mux6~8_combout\);

-- Location: FF_X50_Y18_N27
\U_REGISTER_FILE|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][25]~q\);

-- Location: LCCOMB_X50_Y18_N8
\U_REGISTER_FILE|registers[24][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[24][25]~feeder_combout\);

-- Location: FF_X50_Y18_N9
\U_REGISTER_FILE|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][25]~q\);

-- Location: LCCOMB_X50_Y18_N26
\U_REGISTER_FILE|Mux6~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][25]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][25]~q\,
	datad => \U_REGISTER_FILE|registers[24][25]~q\,
	combout => \U_REGISTER_FILE|Mux6~4_combout\);

-- Location: LCCOMB_X49_Y16_N0
\U_REGISTER_FILE|registers[18][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[18][25]~feeder_combout\);

-- Location: FF_X49_Y16_N1
\U_REGISTER_FILE|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][25]~q\);

-- Location: FF_X49_Y16_N31
\U_REGISTER_FILE|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][25]~q\);

-- Location: LCCOMB_X49_Y16_N30
\U_REGISTER_FILE|Mux6~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~5_combout\ = (\U_REGISTER_FILE|Mux6~4_combout\ & (((\U_REGISTER_FILE|registers[26][25]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux6~4_combout\ & (\U_REGISTER_FILE|registers[18][25]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux6~4_combout\,
	datab => \U_REGISTER_FILE|registers[18][25]~q\,
	datac => \U_REGISTER_FILE|registers[26][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux6~5_combout\);

-- Location: LCCOMB_X49_Y17_N26
\U_REGISTER_FILE|registers[19][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[19][25]~feeder_combout\);

-- Location: FF_X49_Y17_N27
\U_REGISTER_FILE|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][25]~q\);

-- Location: FF_X45_Y17_N25
\U_REGISTER_FILE|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][25]~q\);

-- Location: FF_X45_Y17_N19
\U_REGISTER_FILE|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][25]~q\);

-- Location: LCCOMB_X44_Y17_N14
\U_REGISTER_FILE|registers[25][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[25][25]~feeder_combout\);

-- Location: FF_X44_Y17_N15
\U_REGISTER_FILE|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][25]~q\);

-- Location: LCCOMB_X45_Y17_N18
\U_REGISTER_FILE|Mux6~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][25]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[17][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[17][25]~q\,
	datad => \U_REGISTER_FILE|registers[25][25]~q\,
	combout => \U_REGISTER_FILE|Mux6~2_combout\);

-- Location: LCCOMB_X45_Y17_N24
\U_REGISTER_FILE|Mux6~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux6~2_combout\ & ((\U_REGISTER_FILE|registers[27][25]~q\))) # (!\U_REGISTER_FILE|Mux6~2_combout\ & (\U_REGISTER_FILE|registers[19][25]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[19][25]~q\,
	datac => \U_REGISTER_FILE|registers[27][25]~q\,
	datad => \U_REGISTER_FILE|Mux6~2_combout\,
	combout => \U_REGISTER_FILE|Mux6~3_combout\);

-- Location: LCCOMB_X49_Y15_N2
\U_REGISTER_FILE|Mux6~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux6~3_combout\) # (\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux6~5_combout\ & ((!\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux6~5_combout\,
	datab => \U_REGISTER_FILE|Mux6~3_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux6~6_combout\);

-- Location: LCCOMB_X49_Y15_N8
\U_REGISTER_FILE|Mux6~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux6~6_combout\ & ((\U_REGISTER_FILE|Mux6~8_combout\))) # (!\U_REGISTER_FILE|Mux6~6_combout\ & (\U_REGISTER_FILE|Mux6~1_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (((\U_REGISTER_FILE|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux6~1_combout\,
	datac => \U_REGISTER_FILE|Mux6~8_combout\,
	datad => \U_REGISTER_FILE|Mux6~6_combout\,
	combout => \U_REGISTER_FILE|Mux6~9_combout\);

-- Location: FF_X56_Y11_N21
\U_REGISTER_FILE|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][25]~q\);

-- Location: LCCOMB_X56_Y10_N0
\U_REGISTER_FILE|registers[14][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[14][25]~feeder_combout\);

-- Location: FF_X56_Y10_N1
\U_REGISTER_FILE|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][25]~q\);

-- Location: LCCOMB_X56_Y11_N20
\U_REGISTER_FILE|Mux6~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][25]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[10][25]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][25]~q\,
	datad => \U_REGISTER_FILE|registers[14][25]~q\,
	combout => \U_REGISTER_FILE|Mux6~17_combout\);

-- Location: FF_X56_Y11_N3
\U_REGISTER_FILE|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][25]~q\);

-- Location: LCCOMB_X54_Y8_N16
\U_REGISTER_FILE|registers[15][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[15][25]~feeder_combout\);

-- Location: FF_X54_Y8_N17
\U_REGISTER_FILE|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][25]~q\);

-- Location: LCCOMB_X56_Y11_N2
\U_REGISTER_FILE|Mux6~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux6~17_combout\ & ((\U_REGISTER_FILE|registers[15][25]~q\))) # (!\U_REGISTER_FILE|Mux6~17_combout\ & (\U_REGISTER_FILE|registers[11][25]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux6~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux6~17_combout\,
	datac => \U_REGISTER_FILE|registers[11][25]~q\,
	datad => \U_REGISTER_FILE|registers[15][25]~q\,
	combout => \U_REGISTER_FILE|Mux6~18_combout\);

-- Location: LCCOMB_X49_Y15_N30
\U_REGISTER_FILE|registers[4][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[4][25]~feeder_combout\);

-- Location: FF_X49_Y15_N31
\U_REGISTER_FILE|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][25]~q\);

-- Location: FF_X49_Y14_N1
\U_REGISTER_FILE|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][25]~q\);

-- Location: LCCOMB_X49_Y14_N2
\U_REGISTER_FILE|registers[1][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[1][25]~feeder_combout\);

-- Location: FF_X49_Y14_N3
\U_REGISTER_FILE|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][25]~q\);

-- Location: FF_X49_Y15_N25
\U_REGISTER_FILE|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][25]~q\);

-- Location: LCCOMB_X49_Y15_N24
\U_REGISTER_FILE|Mux6~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[1][25]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[0][25]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[1][25]~q\,
	datac => \U_REGISTER_FILE|registers[0][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux6~14_combout\);

-- Location: LCCOMB_X49_Y14_N0
\U_REGISTER_FILE|Mux6~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux6~14_combout\ & ((\U_REGISTER_FILE|registers[5][25]~q\))) # (!\U_REGISTER_FILE|Mux6~14_combout\ & (\U_REGISTER_FILE|registers[4][25]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[4][25]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[5][25]~q\,
	datad => \U_REGISTER_FILE|Mux6~14_combout\,
	combout => \U_REGISTER_FILE|Mux6~15_combout\);

-- Location: LCCOMB_X47_Y14_N16
\U_REGISTER_FILE|registers[9][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[9][25]~feeder_combout\);

-- Location: FF_X47_Y14_N17
\U_REGISTER_FILE|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][25]~q\);

-- Location: FF_X47_Y14_N23
\U_REGISTER_FILE|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][25]~q\);

-- Location: LCCOMB_X47_Y17_N6
\U_REGISTER_FILE|registers[12][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[12][25]~feeder_combout\);

-- Location: FF_X47_Y17_N7
\U_REGISTER_FILE|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][25]~q\);

-- Location: FF_X47_Y17_N9
\U_REGISTER_FILE|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][25]~q\);

-- Location: LCCOMB_X47_Y17_N8
\U_REGISTER_FILE|Mux6~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][25]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][25]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[12][25]~q\,
	datac => \U_REGISTER_FILE|registers[8][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux6~12_combout\);

-- Location: LCCOMB_X47_Y14_N22
\U_REGISTER_FILE|Mux6~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux6~12_combout\ & ((\U_REGISTER_FILE|registers[13][25]~q\))) # (!\U_REGISTER_FILE|Mux6~12_combout\ & (\U_REGISTER_FILE|registers[9][25]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[9][25]~q\,
	datac => \U_REGISTER_FILE|registers[13][25]~q\,
	datad => \U_REGISTER_FILE|Mux6~12_combout\,
	combout => \U_REGISTER_FILE|Mux6~13_combout\);

-- Location: LCCOMB_X50_Y14_N8
\U_REGISTER_FILE|Mux6~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux6~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|Mux6~15_combout\,
	datad => \U_REGISTER_FILE|Mux6~13_combout\,
	combout => \U_REGISTER_FILE|Mux6~16_combout\);

-- Location: LCCOMB_X52_Y12_N24
\U_REGISTER_FILE|registers[3][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[3][25]~feeder_combout\);

-- Location: FF_X52_Y12_N25
\U_REGISTER_FILE|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][25]~q\);

-- Location: FF_X56_Y12_N7
\U_REGISTER_FILE|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][25]~q\);

-- Location: LCCOMB_X56_Y12_N6
\U_REGISTER_FILE|Mux6~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[3][25]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|registers[2][25]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[3][25]~q\,
	datac => \U_REGISTER_FILE|registers[2][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux6~10_combout\);

-- Location: LCCOMB_X52_Y12_N30
\U_REGISTER_FILE|registers[7][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][25]~feeder_combout\ = \U_MEMTOREG_MUX|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[25]~25_combout\,
	combout => \U_REGISTER_FILE|registers[7][25]~feeder_combout\);

-- Location: FF_X52_Y12_N31
\U_REGISTER_FILE|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][25]~q\);

-- Location: FF_X56_Y12_N21
\U_REGISTER_FILE|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][25]~q\);

-- Location: LCCOMB_X56_Y12_N20
\U_REGISTER_FILE|Mux6~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~11_combout\ = (\U_REGISTER_FILE|Mux6~10_combout\ & ((\U_REGISTER_FILE|registers[7][25]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux6~10_combout\ & (((\U_REGISTER_FILE|registers[6][25]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux6~10_combout\,
	datab => \U_REGISTER_FILE|registers[7][25]~q\,
	datac => \U_REGISTER_FILE|registers[6][25]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux6~11_combout\);

-- Location: LCCOMB_X56_Y11_N30
\U_REGISTER_FILE|Mux6~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux6~16_combout\ & (\U_REGISTER_FILE|Mux6~18_combout\)) # (!\U_REGISTER_FILE|Mux6~16_combout\ & ((\U_REGISTER_FILE|Mux6~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux6~18_combout\,
	datac => \U_REGISTER_FILE|Mux6~16_combout\,
	datad => \U_REGISTER_FILE|Mux6~11_combout\,
	combout => \U_REGISTER_FILE|Mux6~19_combout\);

-- Location: LCCOMB_X46_Y7_N26
\U_REGISTER_FILE|Mux6~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux6~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux6~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux6~9_combout\,
	datad => \U_REGISTER_FILE|Mux6~19_combout\,
	combout => \U_REGISTER_FILE|Mux6~20_combout\);

-- Location: FF_X46_Y7_N27
\U_REGA|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux6~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(25));

-- Location: LCCOMB_X46_Y7_N8
\U_REGA_MUX|output[25]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[25]~9_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(25))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(25),
	datad => \U_PC|output\(25),
	combout => \U_REGA_MUX|output[25]~9_combout\);

-- Location: LCCOMB_X42_Y7_N0
\U_ALU|ShiftRight1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~33_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[26]~6_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[24]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[24]~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[26]~6_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight1~33_combout\);

-- Location: LCCOMB_X42_Y7_N2
\U_ALU|ShiftRight1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~34_combout\ = (\U_ALU|ShiftLeft0~143_combout\) # ((\U_ALU|ShiftRight1~33_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[25]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_REGA_MUX|output[25]~9_combout\,
	datac => \U_ALU|ShiftLeft0~143_combout\,
	datad => \U_ALU|ShiftRight1~33_combout\,
	combout => \U_ALU|ShiftRight1~34_combout\);

-- Location: LCCOMB_X42_Y7_N8
\U_ALU|ShiftRight1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~36_combout\ = (\U_ALU|ShiftLeft0~41_combout\ & ((\U_REGA_MUX|output[21]~13_combout\) # ((\U_ALU|ShiftLeft0~39_combout\ & \U_REGA_MUX|output[19]~14_combout\)))) # (!\U_ALU|ShiftLeft0~41_combout\ & (\U_ALU|ShiftLeft0~39_combout\ & 
-- (\U_REGA_MUX|output[19]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[19]~14_combout\,
	datad => \U_REGA_MUX|output[21]~13_combout\,
	combout => \U_ALU|ShiftRight1~36_combout\);

-- Location: LCCOMB_X42_Y7_N26
\U_ALU|ShiftRight0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~45_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight1~34_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~36_combout\) # (\U_ALU|ShiftRight1~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight1~34_combout\,
	datac => \U_ALU|ShiftRight1~36_combout\,
	datad => \U_ALU|ShiftRight1~35_combout\,
	combout => \U_ALU|ShiftRight0~45_combout\);

-- Location: LCCOMB_X41_Y4_N22
\U_ALU|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~4_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_REGB_MUX|output[11]~22_combout\) # ((\U_REGA_MUX|output[11]~30_combout\) # (!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[11]~22_combout\,
	datab => \U_REGA_MUX|output[11]~30_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux20~4_combout\);

-- Location: LCCOMB_X41_Y4_N28
\U_ALU|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~5_combout\ = (\U_ALU|Mux20~4_combout\ & ((\U_ALU|Mux3~4_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(0) & \U_ALU|Add0~61_combout\)))) # (!\U_ALU|Mux20~4_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux20~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_ALU|Add0~61_combout\,
	datad => \U_ALU|Mux3~4_combout\,
	combout => \U_ALU|Mux20~5_combout\);

-- Location: LCCOMB_X41_Y4_N6
\U_ALU|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux20~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[11]~22_combout\ & (\U_REGA_MUX|output[11]~30_combout\ $ (!\U_ALU|Mux20~5_combout\))) # 
-- (!\U_REGB_MUX|output[11]~22_combout\ & (\U_REGA_MUX|output[11]~30_combout\ & !\U_ALU|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[11]~22_combout\,
	datac => \U_REGA_MUX|output[11]~30_combout\,
	datad => \U_ALU|Mux20~5_combout\,
	combout => \U_ALU|Mux20~6_combout\);

-- Location: LCCOMB_X41_Y4_N8
\U_ALU|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~7_combout\ = (\U_ALU|Mux22~5_combout\ & ((\U_ALU|Mux22~4_combout\ & (\U_REGA_MUX|output[11]~30_combout\)) # (!\U_ALU|Mux22~4_combout\ & ((\U_ALU|Mux20~6_combout\))))) # (!\U_ALU|Mux22~5_combout\ & (((!\U_ALU|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[11]~30_combout\,
	datab => \U_ALU|Mux22~5_combout\,
	datac => \U_ALU|Mux22~4_combout\,
	datad => \U_ALU|Mux20~6_combout\,
	combout => \U_ALU|Mux20~7_combout\);

-- Location: LCCOMB_X41_Y6_N8
\U_ALU|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftRight1~27_combout\,
	combout => \U_ALU|Mux20~1_combout\);

-- Location: LCCOMB_X39_Y9_N8
\U_ALU|ShiftRight1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~50_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[14]~26_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[13]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[13]~28_combout\,
	datad => \U_REGA_MUX|output[14]~26_combout\,
	combout => \U_ALU|ShiftRight1~50_combout\);

-- Location: LCCOMB_X39_Y9_N24
\U_ALU|ShiftRight1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~45_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[12]~29_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[11]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[11]~30_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[12]~29_combout\,
	combout => \U_ALU|ShiftRight1~45_combout\);

-- Location: LCCOMB_X39_Y9_N6
\U_ALU|ShiftRight1~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~51_combout\ = (\U_ALU|ShiftRight1~50_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight1~50_combout\,
	datad => \U_ALU|ShiftRight1~45_combout\,
	combout => \U_ALU|ShiftRight1~51_combout\);

-- Location: LCCOMB_X40_Y6_N12
\U_ALU|ShiftRight0~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~72_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~48_combout\) # ((\U_ALU|ShiftRight1~47_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~48_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight1~51_combout\,
	datad => \U_ALU|ShiftRight1~47_combout\,
	combout => \U_ALU|ShiftRight0~72_combout\);

-- Location: LCCOMB_X41_Y6_N30
\U_ALU|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~2_combout\ = (\U_ALU|Mux22~2_combout\ & (((\U_ALU|ShiftRight0~72_combout\)) # (!\U_ALU|Mux22~1_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~2_combout\,
	datab => \U_ALU|Mux22~1_combout\,
	datac => \U_ALU|Mux20~1_combout\,
	datad => \U_ALU|ShiftRight0~72_combout\,
	combout => \U_ALU|Mux20~2_combout\);

-- Location: LCCOMB_X41_Y6_N12
\U_ALU|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~3_combout\ = (\U_ALU|Mux20~2_combout\ & (((\U_ALU|ShiftRight0~24_combout\) # (!\U_ALU|Mux22~0_combout\)))) # (!\U_ALU|Mux20~2_combout\ & (\U_ALU|ShiftLeft0~126_combout\ & (\U_ALU|Mux22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux20~2_combout\,
	datab => \U_ALU|ShiftLeft0~126_combout\,
	datac => \U_ALU|Mux22~0_combout\,
	datad => \U_ALU|ShiftRight0~24_combout\,
	combout => \U_ALU|Mux20~3_combout\);

-- Location: LCCOMB_X42_Y6_N0
\U_ALU|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~8_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux20~7_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux20~7_combout\ & ((\U_ALU|Mux20~3_combout\))) # (!\U_ALU|Mux20~7_combout\ & (\U_ALU|ShiftRight0~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_ALU|ShiftRight0~45_combout\,
	datac => \U_ALU|Mux20~7_combout\,
	datad => \U_ALU|Mux20~3_combout\,
	combout => \U_ALU|Mux20~8_combout\);

-- Location: LCCOMB_X47_Y9_N28
\U_ALU|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|w513w\(11)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|w569w\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|w569w\(11),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mult1|auto_generated|w513w\(11),
	combout => \U_ALU|Mux20~0_combout\);

-- Location: LCCOMB_X46_Y9_N14
\U_ALU|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux20~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux0~7_combout\ & \U_ALU|Mux20~0_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux20~8_combout\,
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux20~0_combout\,
	combout => \U_ALU|Mux20~9_combout\);

-- Location: FF_X46_Y9_N15
\U_ALU_OUT|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux20~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(11));

-- Location: FF_X52_Y7_N25
\U_MEMORY_DATA_REG|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[11]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(11));

-- Location: LCCOMB_X52_Y10_N28
\U_MEMTOREG_MUX|output[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[11]~11_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(11)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(11),
	datab => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(11),
	combout => \U_MEMTOREG_MUX|output[11]~11_combout\);

-- Location: LCCOMB_X54_Y14_N24
\U_REGISTER_FILE|registers[23][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[23][11]~feeder_combout\);

-- Location: FF_X54_Y14_N25
\U_REGISTER_FILE|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][11]~q\);

-- Location: FF_X50_Y16_N7
\U_REGISTER_FILE|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][11]~q\);

-- Location: LCCOMB_X50_Y16_N0
\U_REGISTER_FILE|registers[30][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[30][11]~feeder_combout\);

-- Location: FF_X50_Y16_N1
\U_REGISTER_FILE|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][11]~q\);

-- Location: LCCOMB_X50_Y16_N6
\U_REGISTER_FILE|Mux20~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[30][11]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[22][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[22][11]~q\,
	datad => \U_REGISTER_FILE|registers[30][11]~q\,
	combout => \U_REGISTER_FILE|Mux20~7_combout\);

-- Location: FF_X51_Y14_N11
\U_REGISTER_FILE|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][11]~q\);

-- Location: LCCOMB_X51_Y14_N10
\U_REGISTER_FILE|Mux20~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~8_combout\ = (\U_REGISTER_FILE|Mux20~7_combout\ & (((\U_REGISTER_FILE|registers[31][11]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux20~7_combout\ & (\U_REGISTER_FILE|registers[23][11]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][11]~q\,
	datab => \U_REGISTER_FILE|Mux20~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux20~8_combout\);

-- Location: FF_X50_Y13_N15
\U_REGISTER_FILE|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][11]~q\);

-- Location: LCCOMB_X50_Y13_N20
\U_REGISTER_FILE|registers[26][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[26][11]~feeder_combout\);

-- Location: FF_X50_Y13_N21
\U_REGISTER_FILE|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][11]~q\);

-- Location: LCCOMB_X50_Y13_N14
\U_REGISTER_FILE|Mux20~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[26][11]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][11]~q\,
	datad => \U_REGISTER_FILE|registers[26][11]~q\,
	combout => \U_REGISTER_FILE|Mux20~0_combout\);

-- Location: LCCOMB_X54_Y15_N2
\U_REGISTER_FILE|registers[27][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[27][11]~feeder_combout\);

-- Location: FF_X54_Y15_N3
\U_REGISTER_FILE|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][11]~q\);

-- Location: FF_X51_Y13_N1
\U_REGISTER_FILE|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][11]~q\);

-- Location: LCCOMB_X51_Y13_N0
\U_REGISTER_FILE|Mux20~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~1_combout\ = (\U_REGISTER_FILE|Mux20~0_combout\ & ((\U_REGISTER_FILE|registers[27][11]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux20~0_combout\ & (((\U_REGISTER_FILE|registers[19][11]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~0_combout\,
	datab => \U_REGISTER_FILE|registers[27][11]~q\,
	datac => \U_REGISTER_FILE|registers[19][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux20~1_combout\);

-- Location: LCCOMB_X44_Y11_N22
\U_REGISTER_FILE|registers[24][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[24][11]~feeder_combout\);

-- Location: FF_X44_Y11_N23
\U_REGISTER_FILE|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][11]~q\);

-- Location: FF_X44_Y11_N1
\U_REGISTER_FILE|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][11]~q\);

-- Location: LCCOMB_X44_Y11_N0
\U_REGISTER_FILE|Mux20~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[24][11]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[16][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[24][11]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[16][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux20~4_combout\);

-- Location: LCCOMB_X45_Y11_N16
\U_REGISTER_FILE|registers[17][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[17][11]~feeder_combout\);

-- Location: FF_X45_Y11_N17
\U_REGISTER_FILE|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][11]~q\);

-- Location: FF_X45_Y11_N11
\U_REGISTER_FILE|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][11]~q\);

-- Location: LCCOMB_X45_Y11_N10
\U_REGISTER_FILE|Mux20~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~5_combout\ = (\U_REGISTER_FILE|Mux20~4_combout\ & (((\U_REGISTER_FILE|registers[25][11]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux20~4_combout\ & (\U_REGISTER_FILE|registers[17][11]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~4_combout\,
	datab => \U_REGISTER_FILE|registers[17][11]~q\,
	datac => \U_REGISTER_FILE|registers[25][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux20~5_combout\);

-- Location: LCCOMB_X45_Y13_N30
\U_REGISTER_FILE|registers[21][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[21][11]~feeder_combout\);

-- Location: FF_X45_Y13_N31
\U_REGISTER_FILE|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][11]~q\);

-- Location: LCCOMB_X44_Y13_N24
\U_REGISTER_FILE|registers[28][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[28][11]~feeder_combout\);

-- Location: FF_X44_Y13_N25
\U_REGISTER_FILE|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][11]~q\);

-- Location: FF_X44_Y13_N23
\U_REGISTER_FILE|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][11]~q\);

-- Location: LCCOMB_X44_Y13_N22
\U_REGISTER_FILE|Mux20~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][11]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][11]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[28][11]~q\,
	datac => \U_REGISTER_FILE|registers[20][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux20~2_combout\);

-- Location: FF_X45_Y13_N29
\U_REGISTER_FILE|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][11]~q\);

-- Location: LCCOMB_X45_Y13_N28
\U_REGISTER_FILE|Mux20~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~3_combout\ = (\U_REGISTER_FILE|Mux20~2_combout\ & (((\U_REGISTER_FILE|registers[29][11]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux20~2_combout\ & (\U_REGISTER_FILE|registers[21][11]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[21][11]~q\,
	datab => \U_REGISTER_FILE|Mux20~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux20~3_combout\);

-- Location: LCCOMB_X46_Y13_N30
\U_REGISTER_FILE|Mux20~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux20~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGISTER_FILE|Mux20~3_combout\,
	combout => \U_REGISTER_FILE|Mux20~6_combout\);

-- Location: LCCOMB_X47_Y13_N4
\U_REGISTER_FILE|Mux20~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux20~6_combout\ & (\U_REGISTER_FILE|Mux20~8_combout\)) # (!\U_REGISTER_FILE|Mux20~6_combout\ & ((\U_REGISTER_FILE|Mux20~1_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~8_combout\,
	datab => \U_REGISTER_FILE|Mux20~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux20~6_combout\,
	combout => \U_REGISTER_FILE|Mux20~9_combout\);

-- Location: LCCOMB_X52_Y13_N14
\U_REGISTER_FILE|registers[6][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[6][11]~feeder_combout\);

-- Location: FF_X52_Y13_N15
\U_REGISTER_FILE|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][11]~q\);

-- Location: FF_X54_Y13_N27
\U_REGISTER_FILE|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][11]~q\);

-- Location: LCCOMB_X54_Y13_N26
\U_REGISTER_FILE|Mux20~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[6][11]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[2][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[6][11]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[2][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux20~10_combout\);

-- Location: FF_X54_Y13_N5
\U_REGISTER_FILE|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][11]~q\);

-- Location: LCCOMB_X55_Y11_N6
\U_REGISTER_FILE|registers[14][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[14][11]~feeder_combout\);

-- Location: FF_X55_Y11_N7
\U_REGISTER_FILE|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][11]~q\);

-- Location: LCCOMB_X54_Y13_N4
\U_REGISTER_FILE|Mux20~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~11_combout\ = (\U_REGISTER_FILE|Mux20~10_combout\ & (((\U_REGISTER_FILE|registers[14][11]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux20~10_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[10][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~10_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[10][11]~q\,
	datad => \U_REGISTER_FILE|registers[14][11]~q\,
	combout => \U_REGISTER_FILE|Mux20~11_combout\);

-- Location: LCCOMB_X46_Y12_N26
\U_REGISTER_FILE|registers[8][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[8][11]~feeder_combout\);

-- Location: FF_X46_Y12_N27
\U_REGISTER_FILE|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][11]~q\);

-- Location: FF_X46_Y15_N15
\U_REGISTER_FILE|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][11]~q\);

-- Location: LCCOMB_X46_Y15_N0
\U_REGISTER_FILE|registers[4][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[4][11]~feeder_combout\);

-- Location: FF_X46_Y15_N1
\U_REGISTER_FILE|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][11]~q\);

-- Location: LCCOMB_X46_Y15_N14
\U_REGISTER_FILE|Mux20~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[4][11]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[0][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[0][11]~q\,
	datad => \U_REGISTER_FILE|registers[4][11]~q\,
	combout => \U_REGISTER_FILE|Mux20~14_combout\);

-- Location: FF_X46_Y12_N17
\U_REGISTER_FILE|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][11]~q\);

-- Location: LCCOMB_X46_Y12_N16
\U_REGISTER_FILE|Mux20~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~15_combout\ = (\U_REGISTER_FILE|Mux20~14_combout\ & (((\U_REGISTER_FILE|registers[12][11]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux20~14_combout\ & (\U_REGISTER_FILE|registers[8][11]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[8][11]~q\,
	datab => \U_REGISTER_FILE|Mux20~14_combout\,
	datac => \U_REGISTER_FILE|registers[12][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux20~15_combout\);

-- Location: FF_X45_Y10_N11
\U_REGISTER_FILE|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][11]~q\);

-- Location: LCCOMB_X45_Y10_N0
\U_REGISTER_FILE|registers[9][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[9][11]~feeder_combout\);

-- Location: FF_X45_Y10_N1
\U_REGISTER_FILE|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][11]~q\);

-- Location: LCCOMB_X45_Y10_N10
\U_REGISTER_FILE|Mux20~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[9][11]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][11]~q\,
	datad => \U_REGISTER_FILE|registers[9][11]~q\,
	combout => \U_REGISTER_FILE|Mux20~12_combout\);

-- Location: FF_X47_Y13_N25
\U_REGISTER_FILE|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][11]~q\);

-- Location: LCCOMB_X47_Y13_N10
\U_REGISTER_FILE|registers[5][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[5][11]~feeder_combout\);

-- Location: FF_X47_Y13_N11
\U_REGISTER_FILE|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][11]~q\);

-- Location: LCCOMB_X47_Y13_N24
\U_REGISTER_FILE|Mux20~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~13_combout\ = (\U_REGISTER_FILE|Mux20~12_combout\ & (((\U_REGISTER_FILE|registers[13][11]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux20~12_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[5][11]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[13][11]~q\,
	datad => \U_REGISTER_FILE|registers[5][11]~q\,
	combout => \U_REGISTER_FILE|Mux20~13_combout\);

-- Location: LCCOMB_X47_Y13_N18
\U_REGISTER_FILE|Mux20~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux20~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux20~15_combout\ & 
-- (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux20~13_combout\,
	combout => \U_REGISTER_FILE|Mux20~16_combout\);

-- Location: FF_X52_Y10_N29
\U_REGISTER_FILE|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][11]~q\);

-- Location: FF_X51_Y10_N17
\U_REGISTER_FILE|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][11]~q\);

-- Location: LCCOMB_X54_Y10_N26
\U_REGISTER_FILE|registers[11][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][11]~feeder_combout\ = \U_MEMTOREG_MUX|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[11]~11_combout\,
	combout => \U_REGISTER_FILE|registers[11][11]~feeder_combout\);

-- Location: FF_X54_Y10_N27
\U_REGISTER_FILE|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][11]~q\);

-- Location: FF_X51_Y10_N11
\U_REGISTER_FILE|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][11]~q\);

-- Location: LCCOMB_X51_Y10_N10
\U_REGISTER_FILE|Mux20~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[11][11]~q\)) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[3][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[11][11]~q\,
	datac => \U_REGISTER_FILE|registers[3][11]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux20~17_combout\);

-- Location: LCCOMB_X51_Y10_N16
\U_REGISTER_FILE|Mux20~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux20~17_combout\ & (\U_REGISTER_FILE|registers[15][11]~q\)) # (!\U_REGISTER_FILE|Mux20~17_combout\ & ((\U_REGISTER_FILE|registers[7][11]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[15][11]~q\,
	datac => \U_REGISTER_FILE|registers[7][11]~q\,
	datad => \U_REGISTER_FILE|Mux20~17_combout\,
	combout => \U_REGISTER_FILE|Mux20~18_combout\);

-- Location: LCCOMB_X47_Y13_N20
\U_REGISTER_FILE|Mux20~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~19_combout\ = (\U_REGISTER_FILE|Mux20~16_combout\ & (((\U_REGISTER_FILE|Mux20~18_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux20~16_combout\ & (\U_REGISTER_FILE|Mux20~11_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux20~11_combout\,
	datab => \U_REGISTER_FILE|Mux20~16_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux20~18_combout\,
	combout => \U_REGISTER_FILE|Mux20~19_combout\);

-- Location: LCCOMB_X47_Y7_N10
\U_REGISTER_FILE|Mux20~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux20~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux20~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux20~9_combout\,
	datad => \U_REGISTER_FILE|Mux20~19_combout\,
	combout => \U_REGISTER_FILE|Mux20~20_combout\);

-- Location: FF_X47_Y7_N11
\U_REGA|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux20~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(11));

-- Location: LCCOMB_X54_Y8_N20
\U_MEMORY|U_MUX_3x1|output[15]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[15]~20_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(15) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(15),
	datad => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[15]~20_combout\);

-- Location: FF_X47_Y5_N31
\U_INSTRUCTION_REG|IR15to0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[15]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(15));

-- Location: LCCOMB_X49_Y4_N10
\U_REGB_MUX|output[19]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGB_MUX|output[19]~38_combout\ = (\U_REGB_MUX|output[18]~35_combout\ & ((\ALUSrcB[1]~input_o\ & ((\U_INSTRUCTION_REG|IR15to0\(15)))) # (!\ALUSrcB[1]~input_o\ & (\U_REGA|output\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[18]~35_combout\,
	datab => \ALUSrcB[1]~input_o\,
	datac => \U_REGA|output\(19),
	datad => \U_INSTRUCTION_REG|IR15to0\(15),
	combout => \U_REGB_MUX|output[19]~38_combout\);

-- Location: LCCOMB_X49_Y4_N28
\U_ALU|Result~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~38_combout\ = (\U_REGB_MUX|output[19]~38_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(19))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[19]~38_combout\,
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(19),
	datad => \U_PC|output\(19),
	combout => \U_ALU|Result~38_combout\);

-- Location: LCCOMB_X45_Y8_N12
\U_ALU|ShiftLeft0~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~133_combout\ = (\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftLeft0~56_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftLeft0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_ALU|ShiftLeft0~56_combout\,
	datad => \U_ALU|ShiftLeft0~57_combout\,
	combout => \U_ALU|ShiftLeft0~133_combout\);

-- Location: LCCOMB_X42_Y7_N20
\U_ALU|ShiftRight0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~46_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~23_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~45_combout\,
	datad => \U_ALU|ShiftRight0~23_combout\,
	combout => \U_ALU|ShiftRight0~46_combout\);

-- Location: LCCOMB_X42_Y4_N12
\U_ALU|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~3_combout\ = (\U_ALU|Mux8~4_combout\ & (!\U_ALU|Mux8~3_combout\ & ((\U_ALU|ShiftRight0~46_combout\)))) # (!\U_ALU|Mux8~4_combout\ & ((\U_ALU|Mux8~3_combout\) # ((\U_ALU|ShiftLeft0~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~4_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|ShiftLeft0~133_combout\,
	datad => \U_ALU|ShiftRight0~46_combout\,
	combout => \U_ALU|Mux12~3_combout\);

-- Location: LCCOMB_X42_Y4_N14
\U_ALU|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~4_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux12~3_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux12~3_combout\ & ((\U_ALU|ShiftLeft0~124_combout\))) # (!\U_ALU|Mux12~3_combout\ & (\U_ALU|ShiftLeft0~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~125_combout\,
	datab => \U_ALU|Mux8~2_combout\,
	datac => \U_ALU|ShiftLeft0~124_combout\,
	datad => \U_ALU|Mux12~3_combout\,
	combout => \U_ALU|Mux12~4_combout\);

-- Location: LCCOMB_X42_Y4_N4
\U_ALU|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~5_combout\ = (\U_ALU|Mux8~5_combout\ & (!\U_ALU|Mux8~6_combout\)) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & ((\U_ALU|Add0~77_combout\))) # (!\U_ALU|Mux8~6_combout\ & (\U_ALU|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~5_combout\,
	datab => \U_ALU|Mux8~6_combout\,
	datac => \U_ALU|Mux12~4_combout\,
	datad => \U_ALU|Add0~77_combout\,
	combout => \U_ALU|Mux12~5_combout\);

-- Location: LCCOMB_X41_Y7_N26
\U_ALU|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight1~27_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~27_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datad => \U_ALU|ShiftRight0~45_combout\,
	combout => \U_ALU|Mux12~2_combout\);

-- Location: LCCOMB_X42_Y4_N10
\U_ALU|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~6_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux12~5_combout\ & ((\U_ALU|Mux12~2_combout\))) # (!\U_ALU|Mux12~5_combout\ & (\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|Mux12~5_combout\,
	datad => \U_ALU|Mux12~2_combout\,
	combout => \U_ALU|Mux12~6_combout\);

-- Location: LCCOMB_X42_Y4_N8
\U_ALU|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~12_combout\ = (\U_ALU|Mux12~6_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_INSTRUCTION_REG|IR15to0\(5)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux12~6_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux12~12_combout\);

-- Location: LCCOMB_X49_Y4_N18
\U_ALU|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~7_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~38_combout\ & (\U_ALU|Mux3~3_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux12~12_combout\) # (!\U_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Result~38_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux12~12_combout\,
	combout => \U_ALU|Mux12~7_combout\);

-- Location: LCCOMB_X49_Y4_N24
\U_ALU|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~8_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux12~7_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[19]~14_combout\ & (\U_REGB_MUX|output[19]~38_combout\ $ (!\U_ALU|Mux12~7_combout\))) # 
-- (!\U_REGA_MUX|output[19]~14_combout\ & (\U_REGB_MUX|output[19]~38_combout\ & !\U_ALU|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGA_MUX|output[19]~14_combout\,
	datac => \U_REGB_MUX|output[19]~38_combout\,
	datad => \U_ALU|Mux12~7_combout\,
	combout => \U_ALU|Mux12~8_combout\);

-- Location: LCCOMB_X49_Y4_N22
\U_ALU|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~9_combout\ = (\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[19]~14_combout\ & (\U_ALU|Mux8~8_combout\))) # (!\U_ALU|Mux8~7_combout\ & (((\U_ALU|Mux12~8_combout\) # (!\U_ALU|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~7_combout\,
	datab => \U_REGA_MUX|output[19]~14_combout\,
	datac => \U_ALU|Mux8~8_combout\,
	datad => \U_ALU|Mux12~8_combout\,
	combout => \U_ALU|Mux12~9_combout\);

-- Location: LCCOMB_X49_Y4_N12
\U_ALU|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~10_combout\ = (\U_ALU|Mux12~9_combout\ & (((\U_ALU|Mult0|auto_generated|op_1~2_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4)))) # (!\U_ALU|Mux12~9_combout\ & (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mult1|auto_generated|op_1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux12~9_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mult1|auto_generated|op_1~2_combout\,
	datad => \U_ALU|Mult0|auto_generated|op_1~2_combout\,
	combout => \U_ALU|Mux12~10_combout\);

-- Location: LCCOMB_X49_Y4_N6
\U_ALU|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux12~11_combout\ = (\U_ALU|Mux12~10_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux12~10_combout\,
	combout => \U_ALU|Mux12~11_combout\);

-- Location: FF_X49_Y4_N7
\U_ALU_OUT|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux12~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(19));

-- Location: FF_X54_Y8_N3
\U_MEMORY_DATA_REG|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[19]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(19));

-- Location: LCCOMB_X55_Y11_N20
\U_MEMTOREG_MUX|output[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[19]~19_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(19)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(19),
	datad => \U_MEMORY_DATA_REG|output\(19),
	combout => \U_MEMTOREG_MUX|output[19]~19_combout\);

-- Location: LCCOMB_X52_Y16_N30
\U_REGISTER_FILE|registers[30][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[30][19]~feeder_combout\);

-- Location: FF_X52_Y16_N31
\U_REGISTER_FILE|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][19]~q\);

-- Location: FF_X44_Y16_N11
\U_REGISTER_FILE|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][19]~q\);

-- Location: LCCOMB_X50_Y14_N12
\U_REGISTER_FILE|registers[28][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[28][19]~feeder_combout\);

-- Location: FF_X50_Y14_N13
\U_REGISTER_FILE|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][19]~q\);

-- Location: FF_X50_Y14_N27
\U_REGISTER_FILE|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][19]~q\);

-- Location: LCCOMB_X50_Y14_N26
\U_REGISTER_FILE|Mux12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][19]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][19]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[28][19]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[20][19]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux12~0_combout\);

-- Location: LCCOMB_X44_Y16_N10
\U_REGISTER_FILE|Mux12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux12~0_combout\ & (\U_REGISTER_FILE|registers[30][19]~q\)) # (!\U_REGISTER_FILE|Mux12~0_combout\ & ((\U_REGISTER_FILE|registers[22][19]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[30][19]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[22][19]~q\,
	datad => \U_REGISTER_FILE|Mux12~0_combout\,
	combout => \U_REGISTER_FILE|Mux12~1_combout\);

-- Location: LCCOMB_X55_Y14_N14
\U_REGISTER_FILE|registers[29][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[29][19]~feeder_combout\);

-- Location: FF_X55_Y14_N15
\U_REGISTER_FILE|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][19]~q\);

-- Location: FF_X55_Y14_N17
\U_REGISTER_FILE|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][19]~q\);

-- Location: LCCOMB_X55_Y14_N16
\U_REGISTER_FILE|Mux12~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][19]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][19]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][19]~q\,
	datac => \U_REGISTER_FILE|registers[21][19]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux12~7_combout\);

-- Location: FF_X51_Y14_N23
\U_REGISTER_FILE|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][19]~q\);

-- Location: LCCOMB_X51_Y14_N20
\U_REGISTER_FILE|registers[23][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[23][19]~feeder_combout\);

-- Location: FF_X51_Y14_N21
\U_REGISTER_FILE|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][19]~q\);

-- Location: LCCOMB_X51_Y14_N22
\U_REGISTER_FILE|Mux12~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~8_combout\ = (\U_REGISTER_FILE|Mux12~7_combout\ & (((\U_REGISTER_FILE|registers[31][19]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux12~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[23][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][19]~q\,
	datad => \U_REGISTER_FILE|registers[23][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~8_combout\);

-- Location: FF_X50_Y18_N15
\U_REGISTER_FILE|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][19]~q\);

-- Location: LCCOMB_X50_Y18_N28
\U_REGISTER_FILE|registers[24][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[24][19]~feeder_combout\);

-- Location: FF_X50_Y18_N29
\U_REGISTER_FILE|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][19]~q\);

-- Location: LCCOMB_X50_Y18_N14
\U_REGISTER_FILE|Mux12~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][19]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][19]~q\,
	datad => \U_REGISTER_FILE|registers[24][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~4_combout\);

-- Location: LCCOMB_X51_Y18_N4
\U_REGISTER_FILE|registers[18][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[18][19]~feeder_combout\);

-- Location: FF_X51_Y18_N5
\U_REGISTER_FILE|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][19]~q\);

-- Location: FF_X51_Y18_N15
\U_REGISTER_FILE|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][19]~q\);

-- Location: LCCOMB_X51_Y18_N14
\U_REGISTER_FILE|Mux12~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~5_combout\ = (\U_REGISTER_FILE|Mux12~4_combout\ & (((\U_REGISTER_FILE|registers[26][19]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux12~4_combout\ & (\U_REGISTER_FILE|registers[18][19]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~4_combout\,
	datab => \U_REGISTER_FILE|registers[18][19]~q\,
	datac => \U_REGISTER_FILE|registers[26][19]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux12~5_combout\);

-- Location: LCCOMB_X44_Y17_N20
\U_REGISTER_FILE|registers[25][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[25][19]~feeder_combout\);

-- Location: FF_X44_Y17_N21
\U_REGISTER_FILE|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][19]~q\);

-- Location: FF_X45_Y17_N3
\U_REGISTER_FILE|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][19]~q\);

-- Location: LCCOMB_X45_Y17_N2
\U_REGISTER_FILE|Mux12~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][19]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[25][19]~q\,
	datac => \U_REGISTER_FILE|registers[17][19]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux12~2_combout\);

-- Location: FF_X45_Y17_N1
\U_REGISTER_FILE|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][19]~q\);

-- Location: LCCOMB_X49_Y17_N18
\U_REGISTER_FILE|registers[19][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[19][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[19][19]~feeder_combout\);

-- Location: FF_X49_Y17_N19
\U_REGISTER_FILE|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[19][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][19]~q\);

-- Location: LCCOMB_X45_Y17_N0
\U_REGISTER_FILE|Mux12~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux12~2_combout\ & (\U_REGISTER_FILE|registers[27][19]~q\)) # (!\U_REGISTER_FILE|Mux12~2_combout\ & ((\U_REGISTER_FILE|registers[19][19]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_REGISTER_FILE|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux12~2_combout\,
	datac => \U_REGISTER_FILE|registers[27][19]~q\,
	datad => \U_REGISTER_FILE|registers[19][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~3_combout\);

-- Location: LCCOMB_X45_Y18_N16
\U_REGISTER_FILE|Mux12~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|Mux12~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|Mux12~5_combout\,
	datad => \U_REGISTER_FILE|Mux12~3_combout\,
	combout => \U_REGISTER_FILE|Mux12~6_combout\);

-- Location: LCCOMB_X45_Y11_N14
\U_REGISTER_FILE|Mux12~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux12~6_combout\ & ((\U_REGISTER_FILE|Mux12~8_combout\))) # (!\U_REGISTER_FILE|Mux12~6_combout\ & (\U_REGISTER_FILE|Mux12~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux12~1_combout\,
	datac => \U_REGISTER_FILE|Mux12~8_combout\,
	datad => \U_REGISTER_FILE|Mux12~6_combout\,
	combout => \U_REGISTER_FILE|Mux12~9_combout\);

-- Location: FF_X46_Y11_N23
\U_REGISTER_FILE|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][19]~q\);

-- Location: LCCOMB_X47_Y11_N6
\U_REGISTER_FILE|registers[1][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[1][19]~feeder_combout\);

-- Location: FF_X47_Y11_N7
\U_REGISTER_FILE|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][19]~q\);

-- Location: LCCOMB_X46_Y11_N22
\U_REGISTER_FILE|Mux12~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|registers[1][19]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[0][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[0][19]~q\,
	datad => \U_REGISTER_FILE|registers[1][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~14_combout\);

-- Location: FF_X46_Y13_N7
\U_REGISTER_FILE|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][19]~q\);

-- Location: LCCOMB_X46_Y11_N0
\U_REGISTER_FILE|registers[4][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[4][19]~feeder_combout\);

-- Location: FF_X46_Y11_N1
\U_REGISTER_FILE|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][19]~q\);

-- Location: LCCOMB_X46_Y13_N6
\U_REGISTER_FILE|Mux12~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~15_combout\ = (\U_REGISTER_FILE|Mux12~14_combout\ & (((\U_REGISTER_FILE|registers[5][19]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux12~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[4][19]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[5][19]~q\,
	datad => \U_REGISTER_FILE|registers[4][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~15_combout\);

-- Location: LCCOMB_X45_Y10_N16
\U_REGISTER_FILE|registers[9][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[9][19]~feeder_combout\);

-- Location: FF_X45_Y10_N17
\U_REGISTER_FILE|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][19]~q\);

-- Location: FF_X46_Y13_N1
\U_REGISTER_FILE|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][19]~q\);

-- Location: FF_X47_Y17_N5
\U_REGISTER_FILE|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][19]~q\);

-- Location: LCCOMB_X47_Y17_N2
\U_REGISTER_FILE|registers[12][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[12][19]~feeder_combout\);

-- Location: FF_X47_Y17_N3
\U_REGISTER_FILE|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][19]~q\);

-- Location: LCCOMB_X47_Y17_N4
\U_REGISTER_FILE|Mux12~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[12][19]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[8][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[8][19]~q\,
	datad => \U_REGISTER_FILE|registers[12][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~12_combout\);

-- Location: LCCOMB_X46_Y13_N0
\U_REGISTER_FILE|Mux12~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux12~12_combout\ & ((\U_REGISTER_FILE|registers[13][19]~q\))) # (!\U_REGISTER_FILE|Mux12~12_combout\ & (\U_REGISTER_FILE|registers[9][19]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[9][19]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[13][19]~q\,
	datad => \U_REGISTER_FILE|Mux12~12_combout\,
	combout => \U_REGISTER_FILE|Mux12~13_combout\);

-- Location: LCCOMB_X46_Y13_N4
\U_REGISTER_FILE|Mux12~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux12~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~15_combout\,
	datab => \U_REGISTER_FILE|Mux12~13_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux12~16_combout\);

-- Location: LCCOMB_X55_Y11_N18
\U_REGISTER_FILE|registers[14][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[14][19]~feeder_combout\);

-- Location: FF_X55_Y11_N19
\U_REGISTER_FILE|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][19]~q\);

-- Location: FF_X51_Y11_N7
\U_REGISTER_FILE|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][19]~q\);

-- Location: LCCOMB_X51_Y11_N6
\U_REGISTER_FILE|Mux12~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][19]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[10][19]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[14][19]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][19]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux12~17_combout\);

-- Location: FF_X55_Y11_N21
\U_REGISTER_FILE|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][19]~q\);

-- Location: FF_X51_Y11_N5
\U_REGISTER_FILE|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][19]~q\);

-- Location: LCCOMB_X51_Y11_N4
\U_REGISTER_FILE|Mux12~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~18_combout\ = (\U_REGISTER_FILE|Mux12~17_combout\ & ((\U_REGISTER_FILE|registers[15][19]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux12~17_combout\ & (((\U_REGISTER_FILE|registers[11][19]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~17_combout\,
	datab => \U_REGISTER_FILE|registers[15][19]~q\,
	datac => \U_REGISTER_FILE|registers[11][19]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux12~18_combout\);

-- Location: LCCOMB_X52_Y12_N22
\U_REGISTER_FILE|registers[7][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[7][19]~feeder_combout\);

-- Location: FF_X52_Y12_N23
\U_REGISTER_FILE|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][19]~q\);

-- Location: FF_X54_Y12_N5
\U_REGISTER_FILE|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][19]~q\);

-- Location: FF_X54_Y12_N3
\U_REGISTER_FILE|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][19]~q\);

-- Location: LCCOMB_X51_Y12_N14
\U_REGISTER_FILE|registers[3][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[3][19]~feeder_combout\ = \U_MEMTOREG_MUX|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[19]~19_combout\,
	combout => \U_REGISTER_FILE|registers[3][19]~feeder_combout\);

-- Location: FF_X51_Y12_N15
\U_REGISTER_FILE|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[3][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][19]~q\);

-- Location: LCCOMB_X54_Y12_N2
\U_REGISTER_FILE|Mux12~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[3][19]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][19]~q\,
	datad => \U_REGISTER_FILE|registers[3][19]~q\,
	combout => \U_REGISTER_FILE|Mux12~10_combout\);

-- Location: LCCOMB_X54_Y12_N4
\U_REGISTER_FILE|Mux12~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux12~10_combout\ & (\U_REGISTER_FILE|registers[7][19]~q\)) # (!\U_REGISTER_FILE|Mux12~10_combout\ & ((\U_REGISTER_FILE|registers[6][19]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][19]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[6][19]~q\,
	datad => \U_REGISTER_FILE|Mux12~10_combout\,
	combout => \U_REGISTER_FILE|Mux12~11_combout\);

-- Location: LCCOMB_X49_Y11_N10
\U_REGISTER_FILE|Mux12~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~19_combout\ = (\U_REGISTER_FILE|Mux12~16_combout\ & (((\U_REGISTER_FILE|Mux12~18_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux12~16_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux12~18_combout\,
	datad => \U_REGISTER_FILE|Mux12~11_combout\,
	combout => \U_REGISTER_FILE|Mux12~19_combout\);

-- Location: LCCOMB_X49_Y4_N4
\U_REGISTER_FILE|Mux12~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux12~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux12~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux12~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux12~19_combout\,
	combout => \U_REGISTER_FILE|Mux12~20_combout\);

-- Location: FF_X49_Y4_N5
\U_REGA|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux12~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(19));

-- Location: LCCOMB_X49_Y4_N2
\U_REGA_MUX|output[19]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[19]~14_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(19))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(19),
	datad => \U_PC|output\(19),
	combout => \U_REGA_MUX|output[19]~14_combout\);

-- Location: LCCOMB_X41_Y6_N28
\U_ALU|ShiftRight1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[21]~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[19]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[19]~14_combout\,
	datad => \U_REGA_MUX|output[21]~13_combout\,
	combout => \U_ALU|ShiftRight1~8_combout\);

-- Location: LCCOMB_X40_Y6_N16
\U_ALU|ShiftRight1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~9_combout\ = (\U_REGA_MUX|output[18]~16_combout\ & ((\U_ALU|ShiftLeft0~39_combout\) # ((\U_REGA_MUX|output[20]~15_combout\ & \U_ALU|ShiftLeft0~41_combout\)))) # (!\U_REGA_MUX|output[18]~16_combout\ & 
-- (((\U_REGA_MUX|output[20]~15_combout\ & \U_ALU|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[18]~16_combout\,
	datab => \U_ALU|ShiftLeft0~39_combout\,
	datac => \U_REGA_MUX|output[20]~15_combout\,
	datad => \U_ALU|ShiftLeft0~41_combout\,
	combout => \U_ALU|ShiftRight1~9_combout\);

-- Location: LCCOMB_X41_Y6_N10
\U_ALU|ShiftRight0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~8_combout\) # ((\U_ALU|ShiftRight1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight1~8_combout\,
	datac => \U_ALU|ShiftRight1~9_combout\,
	datad => \U_ALU|ShiftRight1~7_combout\,
	combout => \U_ALU|ShiftRight0~16_combout\);

-- Location: LCCOMB_X40_Y6_N26
\U_ALU|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftRight1~11_combout\,
	combout => \U_ALU|Mux21~1_combout\);

-- Location: LCCOMB_X41_Y9_N4
\U_ALU|ShiftRight1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[11]~30_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[10]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[11]~30_combout\,
	combout => \U_ALU|ShiftRight1~19_combout\);

-- Location: LCCOMB_X41_Y9_N18
\U_ALU|ShiftRight1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[13]~28_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[12]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[12]~29_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|ShiftRight1~18_combout\);

-- Location: LCCOMB_X41_Y9_N26
\U_ALU|ShiftRight1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~20_combout\ = (\U_ALU|ShiftRight1~18_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(7) & \U_ALU|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight1~19_combout\,
	datad => \U_ALU|ShiftRight1~18_combout\,
	combout => \U_ALU|ShiftRight1~20_combout\);

-- Location: LCCOMB_X39_Y9_N12
\U_ALU|ShiftRight1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[17]~24_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[15]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[15]~25_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight1~16_combout\);

-- Location: LCCOMB_X39_Y9_N22
\U_ALU|ShiftRight1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~17_combout\ = (\U_ALU|ShiftRight1~16_combout\) # ((\U_ALU|ShiftLeft0~142_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[16]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~16_combout\,
	datab => \U_ALU|ShiftLeft0~41_combout\,
	datac => \U_REGA_MUX|output[16]~27_combout\,
	datad => \U_ALU|ShiftLeft0~142_combout\,
	combout => \U_ALU|ShiftRight1~17_combout\);

-- Location: LCCOMB_X40_Y8_N4
\U_ALU|ShiftRight0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight1~17_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~20_combout\,
	datab => \U_ALU|ShiftRight1~17_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|ShiftRight0~19_combout\);

-- Location: LCCOMB_X41_Y6_N14
\U_ALU|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~2_combout\ = (\U_ALU|Mux22~2_combout\ & (((\U_ALU|ShiftRight0~19_combout\)) # (!\U_ALU|Mux22~1_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~2_combout\,
	datab => \U_ALU|Mux22~1_combout\,
	datac => \U_ALU|Mux21~1_combout\,
	datad => \U_ALU|ShiftRight0~19_combout\,
	combout => \U_ALU|Mux21~2_combout\);

-- Location: LCCOMB_X42_Y6_N10
\U_ALU|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~3_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux21~2_combout\ & ((\U_ALU|ShiftRight0~25_combout\))) # (!\U_ALU|Mux21~2_combout\ & (\U_ALU|ShiftLeft0~128_combout\)))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~0_combout\,
	datab => \U_ALU|ShiftLeft0~128_combout\,
	datac => \U_ALU|ShiftRight0~25_combout\,
	datad => \U_ALU|Mux21~2_combout\,
	combout => \U_ALU|Mux21~3_combout\);

-- Location: LCCOMB_X45_Y6_N8
\U_ALU|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~4_combout\ = (\U_ALU|Mux3~3_combout\ & (((\U_REGB_MUX|output[10]~18_combout\) # (\U_REGA_MUX|output[10]~31_combout\)) # (!\U_ALU|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_REGB_MUX|output[10]~18_combout\,
	datac => \U_REGA_MUX|output[10]~31_combout\,
	datad => \U_ALU|Mux3~3_combout\,
	combout => \U_ALU|Mux21~4_combout\);

-- Location: LCCOMB_X45_Y6_N2
\U_ALU|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~5_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Mux21~4_combout\)) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Add0~59_combout\ & \U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_ALU|Mux21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Mux21~4_combout\,
	datac => \U_ALU|Add0~59_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux21~5_combout\);

-- Location: LCCOMB_X45_Y6_N28
\U_ALU|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux21~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[10]~18_combout\ & (\U_REGA_MUX|output[10]~31_combout\ $ (!\U_ALU|Mux21~5_combout\))) # 
-- (!\U_REGB_MUX|output[10]~18_combout\ & (\U_REGA_MUX|output[10]~31_combout\ & !\U_ALU|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[10]~18_combout\,
	datac => \U_REGA_MUX|output[10]~31_combout\,
	datad => \U_ALU|Mux21~5_combout\,
	combout => \U_ALU|Mux21~6_combout\);

-- Location: LCCOMB_X45_Y6_N10
\U_ALU|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~7_combout\ = (\U_ALU|Mux22~5_combout\ & ((\U_ALU|Mux22~4_combout\ & (\U_REGA_MUX|output[10]~31_combout\)) # (!\U_ALU|Mux22~4_combout\ & ((\U_ALU|Mux21~6_combout\))))) # (!\U_ALU|Mux22~5_combout\ & (((!\U_ALU|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~5_combout\,
	datab => \U_REGA_MUX|output[10]~31_combout\,
	datac => \U_ALU|Mux22~4_combout\,
	datad => \U_ALU|Mux21~6_combout\,
	combout => \U_ALU|Mux21~7_combout\);

-- Location: LCCOMB_X45_Y6_N16
\U_ALU|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~8_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux21~7_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux21~7_combout\ & ((\U_ALU|Mux21~3_combout\))) # (!\U_ALU|Mux21~7_combout\ & (\U_ALU|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_ALU|ShiftRight0~16_combout\,
	datac => \U_ALU|Mux21~3_combout\,
	datad => \U_ALU|Mux21~7_combout\,
	combout => \U_ALU|Mux21~8_combout\);

-- Location: LCCOMB_X47_Y9_N26
\U_ALU|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|w513w\(10))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|w569w\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|w513w\(10),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mult0|auto_generated|w569w\(10),
	combout => \U_ALU|Mux21~0_combout\);

-- Location: LCCOMB_X46_Y9_N18
\U_ALU|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux21~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & ((\U_ALU|Mux21~0_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_ALU|Mux21~8_combout\,
	datad => \U_ALU|Mux21~0_combout\,
	combout => \U_ALU|Mux21~9_combout\);

-- Location: FF_X46_Y9_N19
\U_ALU_OUT|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux21~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(10));

-- Location: LCCOMB_X52_Y10_N22
\U_MEMTOREG_MUX|output[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[10]~10_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(10))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(10),
	datac => \U_ALU_OUT|output\(10),
	datad => \MemToReg~input_o\,
	combout => \U_MEMTOREG_MUX|output[10]~10_combout\);

-- Location: LCCOMB_X51_Y11_N30
\U_REGISTER_FILE|registers[11][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[11][10]~feeder_combout\);

-- Location: FF_X51_Y11_N31
\U_REGISTER_FILE|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][10]~q\);

-- Location: LCCOMB_X51_Y11_N0
\U_REGISTER_FILE|registers[10][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[10][10]~feeder_combout\);

-- Location: FF_X51_Y11_N1
\U_REGISTER_FILE|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][10]~q\);

-- Location: FF_X52_Y14_N17
\U_REGISTER_FILE|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][10]~q\);

-- Location: LCCOMB_X52_Y14_N16
\U_REGISTER_FILE|Mux21~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[10][10]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[2][10]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[10][10]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[2][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~10_combout\);

-- Location: FF_X51_Y10_N13
\U_REGISTER_FILE|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][10]~q\);

-- Location: LCCOMB_X51_Y10_N12
\U_REGISTER_FILE|Mux21~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~11_combout\ = (\U_REGISTER_FILE|Mux21~10_combout\ & ((\U_REGISTER_FILE|registers[11][10]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux21~10_combout\ & (((\U_REGISTER_FILE|registers[3][10]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[11][10]~q\,
	datab => \U_REGISTER_FILE|Mux21~10_combout\,
	datac => \U_REGISTER_FILE|registers[3][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~11_combout\);

-- Location: FF_X52_Y10_N23
\U_REGISTER_FILE|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][10]~q\);

-- Location: FF_X51_Y10_N15
\U_REGISTER_FILE|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][10]~q\);

-- Location: FF_X50_Y11_N21
\U_REGISTER_FILE|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][10]~q\);

-- Location: LCCOMB_X50_Y11_N18
\U_REGISTER_FILE|registers[14][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[14][10]~feeder_combout\);

-- Location: FF_X50_Y11_N19
\U_REGISTER_FILE|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][10]~q\);

-- Location: LCCOMB_X50_Y11_N20
\U_REGISTER_FILE|Mux21~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[14][10]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|registers[6][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[6][10]~q\,
	datad => \U_REGISTER_FILE|registers[14][10]~q\,
	combout => \U_REGISTER_FILE|Mux21~17_combout\);

-- Location: LCCOMB_X51_Y10_N14
\U_REGISTER_FILE|Mux21~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux21~17_combout\ & (\U_REGISTER_FILE|registers[15][10]~q\)) # (!\U_REGISTER_FILE|Mux21~17_combout\ & ((\U_REGISTER_FILE|registers[7][10]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][10]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[7][10]~q\,
	datad => \U_REGISTER_FILE|Mux21~17_combout\,
	combout => \U_REGISTER_FILE|Mux21~18_combout\);

-- Location: LCCOMB_X45_Y10_N8
\U_REGISTER_FILE|registers[1][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[1][10]~feeder_combout\);

-- Location: FF_X45_Y10_N9
\U_REGISTER_FILE|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][10]~q\);

-- Location: FF_X45_Y10_N19
\U_REGISTER_FILE|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][10]~q\);

-- Location: FF_X44_Y10_N11
\U_REGISTER_FILE|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][10]~q\);

-- Location: LCCOMB_X44_Y10_N16
\U_REGISTER_FILE|registers[8][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[8][10]~feeder_combout\);

-- Location: FF_X44_Y10_N17
\U_REGISTER_FILE|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][10]~q\);

-- Location: LCCOMB_X44_Y10_N10
\U_REGISTER_FILE|Mux21~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[8][10]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[0][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[0][10]~q\,
	datad => \U_REGISTER_FILE|registers[8][10]~q\,
	combout => \U_REGISTER_FILE|Mux21~14_combout\);

-- Location: LCCOMB_X45_Y10_N18
\U_REGISTER_FILE|Mux21~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux21~14_combout\ & ((\U_REGISTER_FILE|registers[9][10]~q\))) # (!\U_REGISTER_FILE|Mux21~14_combout\ & (\U_REGISTER_FILE|registers[1][10]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[1][10]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[9][10]~q\,
	datad => \U_REGISTER_FILE|Mux21~14_combout\,
	combout => \U_REGISTER_FILE|Mux21~15_combout\);

-- Location: LCCOMB_X47_Y17_N20
\U_REGISTER_FILE|registers[12][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[12][10]~feeder_combout\);

-- Location: FF_X47_Y17_N21
\U_REGISTER_FILE|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][10]~q\);

-- Location: FF_X46_Y15_N3
\U_REGISTER_FILE|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][10]~q\);

-- Location: LCCOMB_X46_Y15_N2
\U_REGISTER_FILE|Mux21~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[12][10]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[4][10]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][10]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[4][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~12_combout\);

-- Location: FF_X47_Y13_N27
\U_REGISTER_FILE|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][10]~q\);

-- Location: LCCOMB_X47_Y13_N28
\U_REGISTER_FILE|registers[5][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[5][10]~feeder_combout\);

-- Location: FF_X47_Y13_N29
\U_REGISTER_FILE|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][10]~q\);

-- Location: LCCOMB_X47_Y13_N26
\U_REGISTER_FILE|Mux21~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~13_combout\ = (\U_REGISTER_FILE|Mux21~12_combout\ & (((\U_REGISTER_FILE|registers[13][10]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux21~12_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[5][10]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux21~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[13][10]~q\,
	datad => \U_REGISTER_FILE|registers[5][10]~q\,
	combout => \U_REGISTER_FILE|Mux21~13_combout\);

-- Location: LCCOMB_X46_Y13_N20
\U_REGISTER_FILE|Mux21~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux21~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|Mux21~15_combout\,
	datad => \U_REGISTER_FILE|Mux21~13_combout\,
	combout => \U_REGISTER_FILE|Mux21~16_combout\);

-- Location: LCCOMB_X47_Y13_N8
\U_REGISTER_FILE|Mux21~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux21~16_combout\ & ((\U_REGISTER_FILE|Mux21~18_combout\))) # (!\U_REGISTER_FILE|Mux21~16_combout\ & (\U_REGISTER_FILE|Mux21~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux21~11_combout\,
	datab => \U_REGISTER_FILE|Mux21~18_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux21~16_combout\,
	combout => \U_REGISTER_FILE|Mux21~19_combout\);

-- Location: LCCOMB_X45_Y14_N28
\U_REGISTER_FILE|registers[25][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[25][10]~feeder_combout\);

-- Location: FF_X45_Y14_N29
\U_REGISTER_FILE|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][10]~q\);

-- Location: LCCOMB_X44_Y13_N30
\U_REGISTER_FILE|registers[28][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[28][10]~feeder_combout\);

-- Location: FF_X44_Y13_N31
\U_REGISTER_FILE|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][10]~q\);

-- Location: FF_X45_Y14_N27
\U_REGISTER_FILE|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][10]~q\);

-- Location: LCCOMB_X45_Y14_N26
\U_REGISTER_FILE|Mux21~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[28][10]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[24][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[28][10]~q\,
	datac => \U_REGISTER_FILE|registers[24][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux21~2_combout\);

-- Location: FF_X45_Y13_N7
\U_REGISTER_FILE|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][10]~q\);

-- Location: LCCOMB_X45_Y13_N6
\U_REGISTER_FILE|Mux21~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~3_combout\ = (\U_REGISTER_FILE|Mux21~2_combout\ & (((\U_REGISTER_FILE|registers[29][10]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux21~2_combout\ & (\U_REGISTER_FILE|registers[25][10]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[25][10]~q\,
	datab => \U_REGISTER_FILE|Mux21~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~3_combout\);

-- Location: FF_X44_Y14_N7
\U_REGISTER_FILE|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][10]~q\);

-- Location: LCCOMB_X44_Y14_N24
\U_REGISTER_FILE|registers[20][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[20][10]~feeder_combout\);

-- Location: FF_X44_Y14_N25
\U_REGISTER_FILE|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][10]~q\);

-- Location: LCCOMB_X44_Y14_N6
\U_REGISTER_FILE|Mux21~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[20][10]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[16][10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[16][10]~q\,
	datad => \U_REGISTER_FILE|registers[20][10]~q\,
	combout => \U_REGISTER_FILE|Mux21~4_combout\);

-- Location: LCCOMB_X45_Y17_N30
\U_REGISTER_FILE|registers[17][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[17][10]~feeder_combout\);

-- Location: FF_X45_Y17_N31
\U_REGISTER_FILE|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][10]~q\);

-- Location: FF_X45_Y13_N9
\U_REGISTER_FILE|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][10]~q\);

-- Location: LCCOMB_X45_Y13_N8
\U_REGISTER_FILE|Mux21~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~5_combout\ = (\U_REGISTER_FILE|Mux21~4_combout\ & (((\U_REGISTER_FILE|registers[21][10]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux21~4_combout\ & (\U_REGISTER_FILE|registers[17][10]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux21~4_combout\,
	datab => \U_REGISTER_FILE|registers[17][10]~q\,
	datac => \U_REGISTER_FILE|registers[21][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~5_combout\);

-- Location: LCCOMB_X46_Y13_N10
\U_REGISTER_FILE|Mux21~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_REGISTER_FILE|Mux21~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux21~3_combout\,
	datad => \U_REGISTER_FILE|Mux21~5_combout\,
	combout => \U_REGISTER_FILE|Mux21~6_combout\);

-- Location: LCCOMB_X52_Y17_N10
\U_REGISTER_FILE|registers[27][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[27][10]~feeder_combout\);

-- Location: FF_X52_Y17_N11
\U_REGISTER_FILE|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][10]~q\);

-- Location: LCCOMB_X52_Y16_N20
\U_REGISTER_FILE|registers[30][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[30][10]~feeder_combout\);

-- Location: FF_X52_Y16_N21
\U_REGISTER_FILE|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][10]~q\);

-- Location: FF_X51_Y18_N3
\U_REGISTER_FILE|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][10]~q\);

-- Location: LCCOMB_X51_Y18_N2
\U_REGISTER_FILE|Mux21~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[30][10]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[26][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[30][10]~q\,
	datac => \U_REGISTER_FILE|registers[26][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux21~7_combout\);

-- Location: FF_X52_Y17_N1
\U_REGISTER_FILE|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][10]~q\);

-- Location: LCCOMB_X52_Y17_N0
\U_REGISTER_FILE|Mux21~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~8_combout\ = (\U_REGISTER_FILE|Mux21~7_combout\ & (((\U_REGISTER_FILE|registers[31][10]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux21~7_combout\ & (\U_REGISTER_FILE|registers[27][10]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[27][10]~q\,
	datab => \U_REGISTER_FILE|Mux21~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~8_combout\);

-- Location: LCCOMB_X51_Y15_N28
\U_REGISTER_FILE|registers[22][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[22][10]~feeder_combout\);

-- Location: FF_X51_Y15_N29
\U_REGISTER_FILE|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][10]~q\);

-- Location: FF_X51_Y18_N17
\U_REGISTER_FILE|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][10]~q\);

-- Location: LCCOMB_X51_Y18_N16
\U_REGISTER_FILE|Mux21~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[22][10]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[18][10]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[22][10]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[18][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~0_combout\);

-- Location: LCCOMB_X52_Y18_N18
\U_REGISTER_FILE|registers[23][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][10]~feeder_combout\ = \U_MEMTOREG_MUX|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[10]~10_combout\,
	combout => \U_REGISTER_FILE|registers[23][10]~feeder_combout\);

-- Location: FF_X52_Y18_N19
\U_REGISTER_FILE|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][10]~q\);

-- Location: FF_X52_Y18_N9
\U_REGISTER_FILE|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][10]~q\);

-- Location: LCCOMB_X52_Y18_N8
\U_REGISTER_FILE|Mux21~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~1_combout\ = (\U_REGISTER_FILE|Mux21~0_combout\ & ((\U_REGISTER_FILE|registers[23][10]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux21~0_combout\ & (((\U_REGISTER_FILE|registers[19][10]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux21~0_combout\,
	datab => \U_REGISTER_FILE|registers[23][10]~q\,
	datac => \U_REGISTER_FILE|registers[19][10]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux21~1_combout\);

-- Location: LCCOMB_X52_Y17_N6
\U_REGISTER_FILE|Mux21~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~9_combout\ = (\U_REGISTER_FILE|Mux21~6_combout\ & (((\U_REGISTER_FILE|Mux21~8_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux21~6_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux21~6_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux21~8_combout\,
	datad => \U_REGISTER_FILE|Mux21~1_combout\,
	combout => \U_REGISTER_FILE|Mux21~9_combout\);

-- Location: LCCOMB_X47_Y13_N2
\U_REGISTER_FILE|Mux21~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux21~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux21~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux21~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux21~19_combout\,
	datad => \U_REGISTER_FILE|Mux21~9_combout\,
	combout => \U_REGISTER_FILE|Mux21~20_combout\);

-- Location: FF_X47_Y9_N27
\U_REGA|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_REGISTER_FILE|Mux21~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(10));

-- Location: LCCOMB_X52_Y10_N8
\U_MEMORY|U_MUX_3x1|output[9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[9]~12_combout\ = (\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(9) & \U_MEMORY|U_MEMREAD|output\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(9),
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	combout => \U_MEMORY|U_MUX_3x1|output[9]~12_combout\);

-- Location: FF_X52_Y10_N9
\U_MEMORY_DATA_REG|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[9]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(9));

-- Location: LCCOMB_X52_Y10_N20
\U_MEMTOREG_MUX|output[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[9]~9_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(9))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \U_MEMORY_DATA_REG|output\(9),
	datad => \U_ALU_OUT|output\(9),
	combout => \U_MEMTOREG_MUX|output[9]~9_combout\);

-- Location: LCCOMB_X55_Y12_N14
\U_REGISTER_FILE|registers[7][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[7][9]~feeder_combout\);

-- Location: FF_X55_Y12_N15
\U_REGISTER_FILE|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][9]~q\);

-- Location: FF_X55_Y12_N5
\U_REGISTER_FILE|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][9]~q\);

-- Location: LCCOMB_X55_Y13_N30
\U_REGISTER_FILE|registers[6][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[6][9]~feeder_combout\);

-- Location: FF_X55_Y13_N31
\U_REGISTER_FILE|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][9]~q\);

-- Location: FF_X56_Y12_N25
\U_REGISTER_FILE|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][9]~q\);

-- Location: LCCOMB_X56_Y12_N24
\U_REGISTER_FILE|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[6][9]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[2][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[6][9]~q\,
	datac => \U_REGISTER_FILE|registers[2][9]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux22~10_combout\);

-- Location: LCCOMB_X55_Y12_N4
\U_REGISTER_FILE|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux22~10_combout\ & (\U_REGISTER_FILE|registers[7][9]~q\)) # (!\U_REGISTER_FILE|Mux22~10_combout\ & ((\U_REGISTER_FILE|registers[3][9]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[7][9]~q\,
	datac => \U_REGISTER_FILE|registers[3][9]~q\,
	datad => \U_REGISTER_FILE|Mux22~10_combout\,
	combout => \U_REGISTER_FILE|Mux22~11_combout\);

-- Location: FF_X55_Y11_N25
\U_REGISTER_FILE|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][9]~q\);

-- Location: FF_X56_Y11_N25
\U_REGISTER_FILE|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][9]~q\);

-- Location: LCCOMB_X50_Y11_N28
\U_REGISTER_FILE|registers[14][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[14][9]~feeder_combout\);

-- Location: FF_X50_Y11_N29
\U_REGISTER_FILE|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][9]~q\);

-- Location: FF_X56_Y11_N11
\U_REGISTER_FILE|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][9]~q\);

-- Location: LCCOMB_X56_Y11_N10
\U_REGISTER_FILE|Mux22~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][9]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[10][9]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[14][9]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][9]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux22~17_combout\);

-- Location: LCCOMB_X56_Y11_N24
\U_REGISTER_FILE|Mux22~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux22~17_combout\ & (\U_REGISTER_FILE|registers[15][9]~q\)) # (!\U_REGISTER_FILE|Mux22~17_combout\ & ((\U_REGISTER_FILE|registers[11][9]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[15][9]~q\,
	datac => \U_REGISTER_FILE|registers[11][9]~q\,
	datad => \U_REGISTER_FILE|Mux22~17_combout\,
	combout => \U_REGISTER_FILE|Mux22~18_combout\);

-- Location: LCCOMB_X47_Y14_N6
\U_REGISTER_FILE|registers[9][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[9][9]~feeder_combout\);

-- Location: FF_X47_Y14_N7
\U_REGISTER_FILE|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][9]~q\);

-- Location: LCCOMB_X46_Y17_N12
\U_REGISTER_FILE|registers[12][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[12][9]~feeder_combout\);

-- Location: FF_X46_Y17_N13
\U_REGISTER_FILE|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][9]~q\);

-- Location: FF_X46_Y17_N3
\U_REGISTER_FILE|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][9]~q\);

-- Location: LCCOMB_X46_Y17_N2
\U_REGISTER_FILE|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[12][9]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[8][9]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[12][9]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[8][9]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux22~12_combout\);

-- Location: FF_X46_Y14_N23
\U_REGISTER_FILE|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][9]~q\);

-- Location: LCCOMB_X46_Y14_N22
\U_REGISTER_FILE|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~13_combout\ = (\U_REGISTER_FILE|Mux22~12_combout\ & (((\U_REGISTER_FILE|registers[13][9]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux22~12_combout\ & (\U_REGISTER_FILE|registers[9][9]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[9][9]~q\,
	datab => \U_REGISTER_FILE|Mux22~12_combout\,
	datac => \U_REGISTER_FILE|registers[13][9]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux22~13_combout\);

-- Location: LCCOMB_X46_Y11_N16
\U_REGISTER_FILE|registers[4][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[4][9]~feeder_combout\);

-- Location: FF_X46_Y11_N17
\U_REGISTER_FILE|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][9]~q\);

-- Location: FF_X46_Y11_N15
\U_REGISTER_FILE|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][9]~q\);

-- Location: LCCOMB_X46_Y11_N14
\U_REGISTER_FILE|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][9]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[0][9]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[4][9]~q\,
	datac => \U_REGISTER_FILE|registers[0][9]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux22~14_combout\);

-- Location: FF_X47_Y11_N31
\U_REGISTER_FILE|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][9]~q\);

-- Location: LCCOMB_X47_Y11_N12
\U_REGISTER_FILE|registers[1][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[1][9]~feeder_combout\);

-- Location: FF_X47_Y11_N13
\U_REGISTER_FILE|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][9]~q\);

-- Location: LCCOMB_X47_Y11_N30
\U_REGISTER_FILE|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~15_combout\ = (\U_REGISTER_FILE|Mux22~14_combout\ & (((\U_REGISTER_FILE|registers[5][9]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))) # (!\U_REGISTER_FILE|Mux22~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(0) & 
-- ((\U_REGISTER_FILE|registers[1][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux22~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[5][9]~q\,
	datad => \U_REGISTER_FILE|registers[1][9]~q\,
	combout => \U_REGISTER_FILE|Mux22~15_combout\);

-- Location: LCCOMB_X47_Y11_N4
\U_REGISTER_FILE|Mux22~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux22~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|Mux22~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux22~13_combout\,
	datac => \U_REGISTER_FILE|Mux22~15_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux22~16_combout\);

-- Location: LCCOMB_X54_Y11_N20
\U_REGISTER_FILE|Mux22~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux22~16_combout\ & ((\U_REGISTER_FILE|Mux22~18_combout\))) # (!\U_REGISTER_FILE|Mux22~16_combout\ & (\U_REGISTER_FILE|Mux22~11_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux22~11_combout\,
	datac => \U_REGISTER_FILE|Mux22~18_combout\,
	datad => \U_REGISTER_FILE|Mux22~16_combout\,
	combout => \U_REGISTER_FILE|Mux22~19_combout\);

-- Location: LCCOMB_X44_Y11_N10
\U_REGISTER_FILE|registers[24][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[24][9]~feeder_combout\);

-- Location: FF_X44_Y11_N11
\U_REGISTER_FILE|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][9]~q\);

-- Location: FF_X44_Y13_N17
\U_REGISTER_FILE|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][9]~q\);

-- Location: FF_X44_Y11_N17
\U_REGISTER_FILE|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][9]~q\);

-- Location: LCCOMB_X44_Y13_N26
\U_REGISTER_FILE|registers[20][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[20][9]~feeder_combout\);

-- Location: FF_X44_Y13_N27
\U_REGISTER_FILE|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][9]~q\);

-- Location: LCCOMB_X44_Y11_N16
\U_REGISTER_FILE|Mux22~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[20][9]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[16][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[16][9]~q\,
	datad => \U_REGISTER_FILE|registers[20][9]~q\,
	combout => \U_REGISTER_FILE|Mux22~4_combout\);

-- Location: LCCOMB_X44_Y13_N16
\U_REGISTER_FILE|Mux22~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux22~4_combout\ & ((\U_REGISTER_FILE|registers[28][9]~q\))) # (!\U_REGISTER_FILE|Mux22~4_combout\ & (\U_REGISTER_FILE|registers[24][9]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[24][9]~q\,
	datac => \U_REGISTER_FILE|registers[28][9]~q\,
	datad => \U_REGISTER_FILE|Mux22~4_combout\,
	combout => \U_REGISTER_FILE|Mux22~5_combout\);

-- Location: LCCOMB_X45_Y13_N26
\U_REGISTER_FILE|registers[21][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[21][9]~feeder_combout\);

-- Location: FF_X45_Y13_N27
\U_REGISTER_FILE|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][9]~q\);

-- Location: FF_X45_Y13_N21
\U_REGISTER_FILE|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][9]~q\);

-- Location: FF_X45_Y11_N3
\U_REGISTER_FILE|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][9]~q\);

-- Location: LCCOMB_X45_Y11_N28
\U_REGISTER_FILE|registers[25][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[25][9]~feeder_combout\);

-- Location: FF_X45_Y11_N29
\U_REGISTER_FILE|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][9]~q\);

-- Location: LCCOMB_X45_Y11_N2
\U_REGISTER_FILE|Mux22~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[25][9]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[17][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[17][9]~q\,
	datad => \U_REGISTER_FILE|registers[25][9]~q\,
	combout => \U_REGISTER_FILE|Mux22~2_combout\);

-- Location: LCCOMB_X45_Y13_N20
\U_REGISTER_FILE|Mux22~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux22~2_combout\ & ((\U_REGISTER_FILE|registers[29][9]~q\))) # (!\U_REGISTER_FILE|Mux22~2_combout\ & (\U_REGISTER_FILE|registers[21][9]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[21][9]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[29][9]~q\,
	datad => \U_REGISTER_FILE|Mux22~2_combout\,
	combout => \U_REGISTER_FILE|Mux22~3_combout\);

-- Location: LCCOMB_X46_Y13_N12
\U_REGISTER_FILE|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux22~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux22~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux22~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux22~3_combout\,
	combout => \U_REGISTER_FILE|Mux22~6_combout\);

-- Location: LCCOMB_X50_Y16_N14
\U_REGISTER_FILE|registers[30][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[30][9]~feeder_combout\);

-- Location: FF_X50_Y16_N15
\U_REGISTER_FILE|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][9]~q\);

-- Location: FF_X51_Y16_N11
\U_REGISTER_FILE|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][9]~q\);

-- Location: LCCOMB_X44_Y16_N22
\U_REGISTER_FILE|registers[22][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[22][9]~feeder_combout\);

-- Location: FF_X44_Y16_N23
\U_REGISTER_FILE|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][9]~q\);

-- Location: LCCOMB_X51_Y16_N10
\U_REGISTER_FILE|Mux22~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[22][9]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][9]~q\,
	datad => \U_REGISTER_FILE|registers[22][9]~q\,
	combout => \U_REGISTER_FILE|Mux22~0_combout\);

-- Location: FF_X51_Y16_N29
\U_REGISTER_FILE|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][9]~q\);

-- Location: LCCOMB_X51_Y16_N28
\U_REGISTER_FILE|Mux22~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~1_combout\ = (\U_REGISTER_FILE|Mux22~0_combout\ & ((\U_REGISTER_FILE|registers[30][9]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux22~0_combout\ & (((\U_REGISTER_FILE|registers[26][9]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[30][9]~q\,
	datab => \U_REGISTER_FILE|Mux22~0_combout\,
	datac => \U_REGISTER_FILE|registers[26][9]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux22~1_combout\);

-- Location: LCCOMB_X55_Y17_N26
\U_REGISTER_FILE|registers[23][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[23][9]~feeder_combout\);

-- Location: FF_X55_Y17_N27
\U_REGISTER_FILE|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][9]~q\);

-- Location: FF_X52_Y17_N9
\U_REGISTER_FILE|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][9]~q\);

-- Location: FF_X51_Y17_N13
\U_REGISTER_FILE|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][9]~q\);

-- Location: LCCOMB_X52_Y17_N2
\U_REGISTER_FILE|registers[27][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][9]~feeder_combout\ = \U_MEMTOREG_MUX|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[9]~9_combout\,
	combout => \U_REGISTER_FILE|registers[27][9]~feeder_combout\);

-- Location: FF_X52_Y17_N3
\U_REGISTER_FILE|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][9]~q\);

-- Location: LCCOMB_X51_Y17_N12
\U_REGISTER_FILE|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[27][9]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[19][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][9]~q\,
	datad => \U_REGISTER_FILE|registers[27][9]~q\,
	combout => \U_REGISTER_FILE|Mux22~7_combout\);

-- Location: LCCOMB_X52_Y17_N8
\U_REGISTER_FILE|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux22~7_combout\ & ((\U_REGISTER_FILE|registers[31][9]~q\))) # (!\U_REGISTER_FILE|Mux22~7_combout\ & (\U_REGISTER_FILE|registers[23][9]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][9]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[31][9]~q\,
	datad => \U_REGISTER_FILE|Mux22~7_combout\,
	combout => \U_REGISTER_FILE|Mux22~8_combout\);

-- Location: LCCOMB_X47_Y13_N22
\U_REGISTER_FILE|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~9_combout\ = (\U_REGISTER_FILE|Mux22~6_combout\ & (((\U_REGISTER_FILE|Mux22~8_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux22~6_combout\ & (\U_REGISTER_FILE|Mux22~1_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux22~6_combout\,
	datab => \U_REGISTER_FILE|Mux22~1_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux22~8_combout\,
	combout => \U_REGISTER_FILE|Mux22~9_combout\);

-- Location: LCCOMB_X47_Y7_N28
\U_REGISTER_FILE|Mux22~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux22~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux22~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux22~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux22~19_combout\,
	datad => \U_REGISTER_FILE|Mux22~9_combout\,
	combout => \U_REGISTER_FILE|Mux22~20_combout\);

-- Location: FF_X47_Y7_N29
\U_REGA|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux22~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(9));

-- Location: LCCOMB_X52_Y8_N6
\U_MEMORY|U_MUX_3x1|output[8]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[8]~14_combout\ = (\U_MEMORY|U_MUX_3x1|output[8]~13_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MUX_3x1|output[8]~13_combout\,
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(8),
	combout => \U_MEMORY|U_MUX_3x1|output[8]~14_combout\);

-- Location: FF_X52_Y8_N7
\U_MEMORY_DATA_REG|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[8]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(8));

-- Location: LCCOMB_X52_Y10_N24
\U_MEMTOREG_MUX|output[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[8]~8_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(8)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \U_ALU_OUT|output\(8),
	datad => \U_MEMORY_DATA_REG|output\(8),
	combout => \U_MEMTOREG_MUX|output[8]~8_combout\);

-- Location: FF_X50_Y13_N19
\U_REGISTER_FILE|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][8]~q\);

-- Location: LCCOMB_X50_Y13_N0
\U_REGISTER_FILE|registers[26][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[26][8]~feeder_combout\);

-- Location: FF_X50_Y13_N1
\U_REGISTER_FILE|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][8]~q\);

-- Location: LCCOMB_X50_Y13_N18
\U_REGISTER_FILE|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[26][8]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][8]~q\,
	datad => \U_REGISTER_FILE|registers[26][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~0_combout\);

-- Location: FF_X51_Y17_N31
\U_REGISTER_FILE|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][8]~q\);

-- Location: LCCOMB_X52_Y17_N22
\U_REGISTER_FILE|registers[27][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[27][8]~feeder_combout\);

-- Location: FF_X52_Y17_N23
\U_REGISTER_FILE|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][8]~q\);

-- Location: LCCOMB_X51_Y17_N30
\U_REGISTER_FILE|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux23~0_combout\ & ((\U_REGISTER_FILE|registers[27][8]~q\))) # (!\U_REGISTER_FILE|Mux23~0_combout\ & (\U_REGISTER_FILE|registers[19][8]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux23~0_combout\,
	datac => \U_REGISTER_FILE|registers[19][8]~q\,
	datad => \U_REGISTER_FILE|registers[27][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~1_combout\);

-- Location: FF_X44_Y11_N29
\U_REGISTER_FILE|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][8]~q\);

-- Location: LCCOMB_X44_Y11_N2
\U_REGISTER_FILE|registers[24][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[24][8]~feeder_combout\);

-- Location: FF_X44_Y11_N3
\U_REGISTER_FILE|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][8]~q\);

-- Location: LCCOMB_X44_Y11_N28
\U_REGISTER_FILE|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[24][8]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[16][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[16][8]~q\,
	datad => \U_REGISTER_FILE|registers[24][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~4_combout\);

-- Location: FF_X45_Y11_N7
\U_REGISTER_FILE|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][8]~q\);

-- Location: LCCOMB_X45_Y11_N20
\U_REGISTER_FILE|registers[17][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[17][8]~feeder_combout\);

-- Location: FF_X45_Y11_N21
\U_REGISTER_FILE|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][8]~q\);

-- Location: LCCOMB_X45_Y11_N6
\U_REGISTER_FILE|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux23~4_combout\ & (\U_REGISTER_FILE|registers[25][8]~q\)) # (!\U_REGISTER_FILE|Mux23~4_combout\ & ((\U_REGISTER_FILE|registers[17][8]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux23~4_combout\,
	datac => \U_REGISTER_FILE|registers[25][8]~q\,
	datad => \U_REGISTER_FILE|registers[17][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~5_combout\);

-- Location: FF_X44_Y13_N5
\U_REGISTER_FILE|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][8]~q\);

-- Location: LCCOMB_X44_Y13_N10
\U_REGISTER_FILE|registers[28][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[28][8]~feeder_combout\);

-- Location: FF_X44_Y13_N11
\U_REGISTER_FILE|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][8]~q\);

-- Location: LCCOMB_X44_Y13_N4
\U_REGISTER_FILE|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[28][8]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[20][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[20][8]~q\,
	datad => \U_REGISTER_FILE|registers[28][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~2_combout\);

-- Location: FF_X45_Y13_N25
\U_REGISTER_FILE|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][8]~q\);

-- Location: LCCOMB_X45_Y13_N2
\U_REGISTER_FILE|registers[21][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[21][8]~feeder_combout\);

-- Location: FF_X45_Y13_N3
\U_REGISTER_FILE|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][8]~q\);

-- Location: LCCOMB_X45_Y13_N24
\U_REGISTER_FILE|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux23~2_combout\ & (\U_REGISTER_FILE|registers[29][8]~q\)) # (!\U_REGISTER_FILE|Mux23~2_combout\ & ((\U_REGISTER_FILE|registers[21][8]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux23~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][8]~q\,
	datad => \U_REGISTER_FILE|registers[21][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~3_combout\);

-- Location: LCCOMB_X46_Y13_N16
\U_REGISTER_FILE|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux23~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux23~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGISTER_FILE|Mux23~3_combout\,
	combout => \U_REGISTER_FILE|Mux23~6_combout\);

-- Location: LCCOMB_X55_Y17_N6
\U_REGISTER_FILE|registers[23][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[23][8]~feeder_combout\);

-- Location: FF_X55_Y17_N7
\U_REGISTER_FILE|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][8]~q\);

-- Location: FF_X52_Y16_N27
\U_REGISTER_FILE|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][8]~q\);

-- Location: LCCOMB_X52_Y16_N16
\U_REGISTER_FILE|registers[30][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[30][8]~feeder_combout\);

-- Location: FF_X52_Y16_N17
\U_REGISTER_FILE|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][8]~q\);

-- Location: LCCOMB_X52_Y16_N26
\U_REGISTER_FILE|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[30][8]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[22][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[22][8]~q\,
	datad => \U_REGISTER_FILE|registers[30][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~7_combout\);

-- Location: FF_X52_Y17_N25
\U_REGISTER_FILE|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][8]~q\);

-- Location: LCCOMB_X52_Y17_N24
\U_REGISTER_FILE|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~8_combout\ = (\U_REGISTER_FILE|Mux23~7_combout\ & (((\U_REGISTER_FILE|registers[31][8]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux23~7_combout\ & (\U_REGISTER_FILE|registers[23][8]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][8]~q\,
	datab => \U_REGISTER_FILE|Mux23~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][8]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux23~8_combout\);

-- Location: LCCOMB_X47_Y13_N12
\U_REGISTER_FILE|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux23~6_combout\ & ((\U_REGISTER_FILE|Mux23~8_combout\))) # (!\U_REGISTER_FILE|Mux23~6_combout\ & (\U_REGISTER_FILE|Mux23~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux23~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux23~6_combout\,
	datad => \U_REGISTER_FILE|Mux23~8_combout\,
	combout => \U_REGISTER_FILE|Mux23~9_combout\);

-- Location: LCCOMB_X54_Y10_N24
\U_REGISTER_FILE|registers[11][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[11][8]~feeder_combout\);

-- Location: FF_X54_Y10_N25
\U_REGISTER_FILE|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][8]~q\);

-- Location: FF_X51_Y10_N3
\U_REGISTER_FILE|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][8]~q\);

-- Location: LCCOMB_X51_Y10_N2
\U_REGISTER_FILE|Mux23~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[11][8]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[3][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[11][8]~q\,
	datac => \U_REGISTER_FILE|registers[3][8]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux23~17_combout\);

-- Location: FF_X51_Y10_N21
\U_REGISTER_FILE|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][8]~q\);

-- Location: FF_X52_Y10_N25
\U_REGISTER_FILE|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][8]~q\);

-- Location: LCCOMB_X51_Y10_N20
\U_REGISTER_FILE|Mux23~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux23~17_combout\ & ((\U_REGISTER_FILE|registers[15][8]~q\))) # (!\U_REGISTER_FILE|Mux23~17_combout\ & (\U_REGISTER_FILE|registers[7][8]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux23~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux23~17_combout\,
	datac => \U_REGISTER_FILE|registers[7][8]~q\,
	datad => \U_REGISTER_FILE|registers[15][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~18_combout\);

-- Location: LCCOMB_X45_Y12_N4
\U_REGISTER_FILE|registers[4][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[4][8]~feeder_combout\);

-- Location: FF_X45_Y12_N5
\U_REGISTER_FILE|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][8]~q\);

-- Location: FF_X45_Y12_N15
\U_REGISTER_FILE|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][8]~q\);

-- Location: LCCOMB_X45_Y12_N14
\U_REGISTER_FILE|Mux23~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[4][8]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[0][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[4][8]~q\,
	datac => \U_REGISTER_FILE|registers[0][8]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux23~14_combout\);

-- Location: FF_X46_Y12_N1
\U_REGISTER_FILE|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][8]~q\);

-- Location: FF_X46_Y12_N3
\U_REGISTER_FILE|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][8]~q\);

-- Location: LCCOMB_X46_Y12_N0
\U_REGISTER_FILE|Mux23~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~15_combout\ = (\U_REGISTER_FILE|Mux23~14_combout\ & (((\U_REGISTER_FILE|registers[12][8]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux23~14_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|registers[8][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux23~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[12][8]~q\,
	datad => \U_REGISTER_FILE|registers[8][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~15_combout\);

-- Location: FF_X45_Y10_N7
\U_REGISTER_FILE|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][8]~q\);

-- Location: LCCOMB_X45_Y10_N20
\U_REGISTER_FILE|registers[9][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[9][8]~feeder_combout\);

-- Location: FF_X45_Y10_N21
\U_REGISTER_FILE|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][8]~q\);

-- Location: LCCOMB_X45_Y10_N6
\U_REGISTER_FILE|Mux23~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[9][8]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][8]~q\,
	datad => \U_REGISTER_FILE|registers[9][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~12_combout\);

-- Location: FF_X46_Y13_N29
\U_REGISTER_FILE|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][8]~q\);

-- Location: LCCOMB_X46_Y13_N18
\U_REGISTER_FILE|registers[5][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[5][8]~feeder_combout\);

-- Location: FF_X46_Y13_N19
\U_REGISTER_FILE|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][8]~q\);

-- Location: LCCOMB_X46_Y13_N28
\U_REGISTER_FILE|Mux23~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~13_combout\ = (\U_REGISTER_FILE|Mux23~12_combout\ & (((\U_REGISTER_FILE|registers[13][8]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux23~12_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[5][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux23~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[13][8]~q\,
	datad => \U_REGISTER_FILE|registers[5][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~13_combout\);

-- Location: LCCOMB_X46_Y13_N2
\U_REGISTER_FILE|Mux23~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux23~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux23~15_combout\ & 
-- (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux23~15_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux23~13_combout\,
	combout => \U_REGISTER_FILE|Mux23~16_combout\);

-- Location: LCCOMB_X55_Y17_N16
\U_REGISTER_FILE|registers[14][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[14][8]~feeder_combout\);

-- Location: FF_X55_Y17_N17
\U_REGISTER_FILE|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][8]~q\);

-- Location: FF_X54_Y13_N15
\U_REGISTER_FILE|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][8]~q\);

-- Location: LCCOMB_X55_Y13_N24
\U_REGISTER_FILE|registers[6][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][8]~feeder_combout\ = \U_MEMTOREG_MUX|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[8]~8_combout\,
	combout => \U_REGISTER_FILE|registers[6][8]~feeder_combout\);

-- Location: FF_X55_Y13_N25
\U_REGISTER_FILE|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][8]~q\);

-- Location: LCCOMB_X54_Y13_N14
\U_REGISTER_FILE|Mux23~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][8]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][8]~q\,
	datad => \U_REGISTER_FILE|registers[6][8]~q\,
	combout => \U_REGISTER_FILE|Mux23~10_combout\);

-- Location: FF_X54_Y13_N9
\U_REGISTER_FILE|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][8]~q\);

-- Location: LCCOMB_X54_Y13_N8
\U_REGISTER_FILE|Mux23~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~11_combout\ = (\U_REGISTER_FILE|Mux23~10_combout\ & ((\U_REGISTER_FILE|registers[14][8]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_REGISTER_FILE|Mux23~10_combout\ & (((\U_REGISTER_FILE|registers[10][8]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[14][8]~q\,
	datab => \U_REGISTER_FILE|Mux23~10_combout\,
	datac => \U_REGISTER_FILE|registers[10][8]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux23~11_combout\);

-- Location: LCCOMB_X49_Y13_N24
\U_REGISTER_FILE|Mux23~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~19_combout\ = (\U_REGISTER_FILE|Mux23~16_combout\ & ((\U_REGISTER_FILE|Mux23~18_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux23~16_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(1) & 
-- \U_REGISTER_FILE|Mux23~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux23~18_combout\,
	datab => \U_REGISTER_FILE|Mux23~16_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux23~11_combout\,
	combout => \U_REGISTER_FILE|Mux23~19_combout\);

-- Location: LCCOMB_X47_Y9_N24
\U_REGISTER_FILE|Mux23~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux23~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux23~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGISTER_FILE|Mux23~9_combout\,
	datac => \U_REGISTER_FILE|Mux23~19_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|Mux23~20_combout\);

-- Location: FF_X47_Y9_N25
\U_REGA|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux23~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(8));

-- Location: IOIBUF_X58_Y0_N15
\switches[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(7),
	o => \switches[7]~input_o\);

-- Location: LCCOMB_X51_Y4_N14
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[7]~feeder_combout\ = \switches[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[7]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[7]~feeder_combout\);

-- Location: FF_X51_Y4_N15
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(7));

-- Location: FF_X52_Y4_N23
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[7]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(7));

-- Location: LCCOMB_X52_Y4_N22
\U_MEMORY|U_MUX_3x1|output[7]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[7]~15_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(7))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(7),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(7),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[7]~15_combout\);

-- Location: LCCOMB_X52_Y7_N28
\U_MEMORY|U_MUX_3x1|output[7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[7]~16_combout\ = (\U_MEMORY|U_MUX_3x1|output[7]~15_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(7),
	datad => \U_MEMORY|U_MUX_3x1|output[7]~15_combout\,
	combout => \U_MEMORY|U_MUX_3x1|output[7]~16_combout\);

-- Location: FF_X45_Y7_N17
\U_INSTRUCTION_REG|IR15to0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[7]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(7));

-- Location: LCCOMB_X43_Y6_N22
\U_ALU|ShiftRight0~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~74_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & (!\U_INSTRUCTION_REG|IR15to0\(9) & (!\U_INSTRUCTION_REG|IR15to0\(8) & \U_ALU|ShiftRight1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight1~5_combout\,
	combout => \U_ALU|ShiftRight0~74_combout\);

-- Location: LCCOMB_X42_Y6_N8
\U_ALU|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|ShiftRight1~21_combout\,
	combout => \U_ALU|Mux17~1_combout\);

-- Location: LCCOMB_X40_Y6_N2
\U_ALU|ShiftRight0~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~66_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight1~9_combout\) # (\U_ALU|ShiftRight1~8_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~17_combout\,
	datab => \U_ALU|ShiftRight1~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight1~8_combout\,
	combout => \U_ALU|ShiftRight0~66_combout\);

-- Location: LCCOMB_X41_Y6_N26
\U_ALU|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~2_combout\ = (\U_ALU|Mux22~2_combout\ & (((\U_ALU|ShiftRight0~66_combout\)) # (!\U_ALU|Mux22~1_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~2_combout\,
	datab => \U_ALU|Mux22~1_combout\,
	datac => \U_ALU|Mux17~1_combout\,
	datad => \U_ALU|ShiftRight0~66_combout\,
	combout => \U_ALU|Mux17~2_combout\);

-- Location: LCCOMB_X42_Y6_N26
\U_ALU|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~3_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux17~2_combout\ & (\U_ALU|ShiftRight0~74_combout\)) # (!\U_ALU|Mux17~2_combout\ & ((\U_ALU|ShiftLeft0~75_combout\))))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~0_combout\,
	datab => \U_ALU|ShiftRight0~74_combout\,
	datac => \U_ALU|Mux17~2_combout\,
	datad => \U_ALU|ShiftLeft0~75_combout\,
	combout => \U_ALU|Mux17~3_combout\);

-- Location: LCCOMB_X43_Y7_N18
\U_ALU|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~4_combout\ = (\U_ALU|Mux3~3_combout\ & (((\U_REGA_MUX|output[14]~26_combout\) # (\U_REGB_MUX|output[14]~28_combout\)) # (!\U_ALU|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_REGA_MUX|output[14]~26_combout\,
	datac => \U_REGB_MUX|output[14]~28_combout\,
	datad => \U_ALU|Mux3~3_combout\,
	combout => \U_ALU|Mux17~4_combout\);

-- Location: LCCOMB_X43_Y7_N16
\U_ALU|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~5_combout\ = (\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux17~4_combout\)))) # (!\U_ALU|Mux3~4_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(0) & \U_ALU|Add0~67_combout\)) # (!\U_ALU|Mux17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_ALU|Add0~67_combout\,
	datad => \U_ALU|Mux17~4_combout\,
	combout => \U_ALU|Mux17~5_combout\);

-- Location: LCCOMB_X43_Y7_N30
\U_ALU|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux17~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[14]~28_combout\ & (\U_REGA_MUX|output[14]~26_combout\ $ (!\U_ALU|Mux17~5_combout\))) # 
-- (!\U_REGB_MUX|output[14]~28_combout\ & (\U_REGA_MUX|output[14]~26_combout\ & !\U_ALU|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[14]~28_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_REGA_MUX|output[14]~26_combout\,
	datad => \U_ALU|Mux17~5_combout\,
	combout => \U_ALU|Mux17~6_combout\);

-- Location: LCCOMB_X46_Y6_N28
\U_ALU|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~7_combout\ = (\U_ALU|Mux22~4_combout\ & (\U_REGA_MUX|output[14]~26_combout\ & (\U_ALU|Mux22~5_combout\))) # (!\U_ALU|Mux22~4_combout\ & (((\U_ALU|Mux17~6_combout\) # (!\U_ALU|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~4_combout\,
	datab => \U_REGA_MUX|output[14]~26_combout\,
	datac => \U_ALU|Mux22~5_combout\,
	datad => \U_ALU|Mux17~6_combout\,
	combout => \U_ALU|Mux17~7_combout\);

-- Location: LCCOMB_X46_Y6_N6
\U_ALU|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~8_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux17~7_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux17~7_combout\ & (\U_ALU|Mux17~3_combout\)) # (!\U_ALU|Mux17~7_combout\ & ((\U_ALU|ShiftRight0~77_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux17~3_combout\,
	datab => \U_ALU|Mux3~7_combout\,
	datac => \U_ALU|ShiftRight0~77_combout\,
	datad => \U_ALU|Mux17~7_combout\,
	combout => \U_ALU|Mux17~8_combout\);

-- Location: LCCOMB_X47_Y6_N12
\U_ALU|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|w513w\(14))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|w569w\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult1|auto_generated|w513w\(14),
	datad => \U_ALU|Mult0|auto_generated|w569w\(14),
	combout => \U_ALU|Mux17~0_combout\);

-- Location: LCCOMB_X47_Y6_N20
\U_ALU|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux17~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & ((\U_ALU|Mux17~0_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_ALU|Mux17~8_combout\,
	datad => \U_ALU|Mux17~0_combout\,
	combout => \U_ALU|Mux17~9_combout\);

-- Location: FF_X47_Y6_N21
\U_ALU_OUT|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux17~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(14));

-- Location: FF_X54_Y8_N23
\U_MEMORY_DATA_REG|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[14]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(14));

-- Location: LCCOMB_X54_Y10_N0
\U_MEMTOREG_MUX|output[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[14]~14_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(14)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(14),
	datac => \MemToReg~input_o\,
	datad => \U_MEMORY_DATA_REG|output\(14),
	combout => \U_MEMTOREG_MUX|output[14]~14_combout\);

-- Location: FF_X51_Y10_N19
\U_REGISTER_FILE|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][14]~q\);

-- Location: LCCOMB_X54_Y10_N16
\U_REGISTER_FILE|registers[11][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[11][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[11][14]~feeder_combout\);

-- Location: FF_X54_Y10_N17
\U_REGISTER_FILE|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[11][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][14]~q\);

-- Location: LCCOMB_X51_Y10_N18
\U_REGISTER_FILE|Mux17~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[11][14]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|registers[3][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[3][14]~q\,
	datad => \U_REGISTER_FILE|registers[11][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~17_combout\);

-- Location: FF_X51_Y10_N5
\U_REGISTER_FILE|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][14]~q\);

-- Location: FF_X52_Y10_N5
\U_REGISTER_FILE|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][14]~q\);

-- Location: LCCOMB_X51_Y10_N4
\U_REGISTER_FILE|Mux17~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux17~17_combout\ & ((\U_REGISTER_FILE|registers[15][14]~q\))) # (!\U_REGISTER_FILE|Mux17~17_combout\ & (\U_REGISTER_FILE|registers[7][14]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux17~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux17~17_combout\,
	datac => \U_REGISTER_FILE|registers[7][14]~q\,
	datad => \U_REGISTER_FILE|registers[15][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~18_combout\);

-- Location: FF_X54_Y12_N15
\U_REGISTER_FILE|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][14]~q\);

-- Location: LCCOMB_X54_Y12_N20
\U_REGISTER_FILE|registers[6][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[6][14]~feeder_combout\);

-- Location: FF_X54_Y12_N21
\U_REGISTER_FILE|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][14]~q\);

-- Location: LCCOMB_X54_Y12_N14
\U_REGISTER_FILE|Mux17~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][14]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][14]~q\,
	datad => \U_REGISTER_FILE|registers[6][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~10_combout\);

-- Location: FF_X51_Y11_N29
\U_REGISTER_FILE|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][14]~q\);

-- Location: LCCOMB_X50_Y11_N2
\U_REGISTER_FILE|registers[14][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[14][14]~feeder_combout\);

-- Location: FF_X50_Y11_N3
\U_REGISTER_FILE|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][14]~q\);

-- Location: LCCOMB_X51_Y11_N28
\U_REGISTER_FILE|Mux17~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~11_combout\ = (\U_REGISTER_FILE|Mux17~10_combout\ & (((\U_REGISTER_FILE|registers[14][14]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux17~10_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[10][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux17~10_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[10][14]~q\,
	datad => \U_REGISTER_FILE|registers[14][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~11_combout\);

-- Location: LCCOMB_X46_Y12_N22
\U_REGISTER_FILE|registers[8][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[8][14]~feeder_combout\);

-- Location: FF_X46_Y12_N23
\U_REGISTER_FILE|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][14]~q\);

-- Location: FF_X46_Y12_N21
\U_REGISTER_FILE|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][14]~q\);

-- Location: FF_X46_Y15_N17
\U_REGISTER_FILE|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][14]~q\);

-- Location: LCCOMB_X46_Y15_N18
\U_REGISTER_FILE|registers[4][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[4][14]~feeder_combout\);

-- Location: FF_X46_Y15_N19
\U_REGISTER_FILE|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][14]~q\);

-- Location: LCCOMB_X46_Y15_N16
\U_REGISTER_FILE|Mux17~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3)) # ((\U_REGISTER_FILE|registers[4][14]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[0][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[0][14]~q\,
	datad => \U_REGISTER_FILE|registers[4][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~14_combout\);

-- Location: LCCOMB_X46_Y12_N20
\U_REGISTER_FILE|Mux17~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux17~14_combout\ & ((\U_REGISTER_FILE|registers[12][14]~q\))) # (!\U_REGISTER_FILE|Mux17~14_combout\ & (\U_REGISTER_FILE|registers[8][14]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[8][14]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[12][14]~q\,
	datad => \U_REGISTER_FILE|Mux17~14_combout\,
	combout => \U_REGISTER_FILE|Mux17~15_combout\);

-- Location: FF_X45_Y10_N15
\U_REGISTER_FILE|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][14]~q\);

-- Location: LCCOMB_X45_Y10_N24
\U_REGISTER_FILE|registers[9][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[9][14]~feeder_combout\);

-- Location: FF_X45_Y10_N25
\U_REGISTER_FILE|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][14]~q\);

-- Location: LCCOMB_X45_Y10_N14
\U_REGISTER_FILE|Mux17~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[9][14]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][14]~q\,
	datad => \U_REGISTER_FILE|registers[9][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~12_combout\);

-- Location: FF_X46_Y10_N3
\U_REGISTER_FILE|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][14]~q\);

-- Location: LCCOMB_X46_Y10_N0
\U_REGISTER_FILE|registers[5][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[5][14]~feeder_combout\);

-- Location: FF_X46_Y10_N1
\U_REGISTER_FILE|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][14]~q\);

-- Location: LCCOMB_X46_Y10_N2
\U_REGISTER_FILE|Mux17~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~13_combout\ = (\U_REGISTER_FILE|Mux17~12_combout\ & (((\U_REGISTER_FILE|registers[13][14]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2)))) # (!\U_REGISTER_FILE|Mux17~12_combout\ & (\U_INSTRUCTION_REG|IR15to0\(2) & 
-- ((\U_REGISTER_FILE|registers[5][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux17~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[13][14]~q\,
	datad => \U_REGISTER_FILE|registers[5][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~13_combout\);

-- Location: LCCOMB_X46_Y10_N20
\U_REGISTER_FILE|Mux17~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux17~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux17~15_combout\ & 
-- (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux17~15_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux17~13_combout\,
	combout => \U_REGISTER_FILE|Mux17~16_combout\);

-- Location: LCCOMB_X47_Y10_N28
\U_REGISTER_FILE|Mux17~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux17~16_combout\ & (\U_REGISTER_FILE|Mux17~18_combout\)) # (!\U_REGISTER_FILE|Mux17~16_combout\ & ((\U_REGISTER_FILE|Mux17~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux17~18_combout\,
	datac => \U_REGISTER_FILE|Mux17~11_combout\,
	datad => \U_REGISTER_FILE|Mux17~16_combout\,
	combout => \U_REGISTER_FILE|Mux17~19_combout\);

-- Location: LCCOMB_X52_Y17_N4
\U_REGISTER_FILE|registers[27][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[27][14]~feeder_combout\);

-- Location: FF_X52_Y17_N5
\U_REGISTER_FILE|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][14]~q\);

-- Location: FF_X50_Y13_N25
\U_REGISTER_FILE|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][14]~q\);

-- Location: LCCOMB_X50_Y13_N10
\U_REGISTER_FILE|registers[26][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[26][14]~feeder_combout\);

-- Location: FF_X50_Y13_N11
\U_REGISTER_FILE|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][14]~q\);

-- Location: LCCOMB_X50_Y13_N24
\U_REGISTER_FILE|Mux17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[26][14]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[18][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[18][14]~q\,
	datad => \U_REGISTER_FILE|registers[26][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~0_combout\);

-- Location: FF_X51_Y13_N17
\U_REGISTER_FILE|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][14]~q\);

-- Location: LCCOMB_X51_Y13_N16
\U_REGISTER_FILE|Mux17~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~1_combout\ = (\U_REGISTER_FILE|Mux17~0_combout\ & ((\U_REGISTER_FILE|registers[27][14]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux17~0_combout\ & (((\U_REGISTER_FILE|registers[19][14]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[27][14]~q\,
	datab => \U_REGISTER_FILE|Mux17~0_combout\,
	datac => \U_REGISTER_FILE|registers[19][14]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux17~1_combout\);

-- Location: LCCOMB_X51_Y14_N12
\U_REGISTER_FILE|registers[23][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[23][14]~feeder_combout\);

-- Location: FF_X51_Y14_N13
\U_REGISTER_FILE|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][14]~q\);

-- Location: FF_X50_Y16_N27
\U_REGISTER_FILE|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][14]~q\);

-- Location: LCCOMB_X50_Y16_N20
\U_REGISTER_FILE|registers[30][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[30][14]~feeder_combout\);

-- Location: FF_X50_Y16_N21
\U_REGISTER_FILE|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][14]~q\);

-- Location: LCCOMB_X50_Y16_N26
\U_REGISTER_FILE|Mux17~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[30][14]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[22][14]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[22][14]~q\,
	datad => \U_REGISTER_FILE|registers[30][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~7_combout\);

-- Location: FF_X51_Y14_N7
\U_REGISTER_FILE|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][14]~q\);

-- Location: LCCOMB_X51_Y14_N6
\U_REGISTER_FILE|Mux17~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~8_combout\ = (\U_REGISTER_FILE|Mux17~7_combout\ & (((\U_REGISTER_FILE|registers[31][14]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux17~7_combout\ & (\U_REGISTER_FILE|registers[23][14]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][14]~q\,
	datab => \U_REGISTER_FILE|Mux17~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][14]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux17~8_combout\);

-- Location: FF_X44_Y11_N9
\U_REGISTER_FILE|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][14]~q\);

-- Location: LCCOMB_X44_Y11_N18
\U_REGISTER_FILE|registers[24][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[24][14]~feeder_combout\);

-- Location: FF_X44_Y11_N19
\U_REGISTER_FILE|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][14]~q\);

-- Location: LCCOMB_X44_Y11_N8
\U_REGISTER_FILE|Mux17~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[24][14]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[16][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[16][14]~q\,
	datad => \U_REGISTER_FILE|registers[24][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~4_combout\);

-- Location: LCCOMB_X45_Y11_N24
\U_REGISTER_FILE|registers[17][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[17][14]~feeder_combout\);

-- Location: FF_X45_Y11_N25
\U_REGISTER_FILE|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][14]~q\);

-- Location: FF_X45_Y11_N31
\U_REGISTER_FILE|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][14]~q\);

-- Location: LCCOMB_X45_Y11_N30
\U_REGISTER_FILE|Mux17~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~5_combout\ = (\U_REGISTER_FILE|Mux17~4_combout\ & (((\U_REGISTER_FILE|registers[25][14]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux17~4_combout\ & (\U_REGISTER_FILE|registers[17][14]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux17~4_combout\,
	datab => \U_REGISTER_FILE|registers[17][14]~q\,
	datac => \U_REGISTER_FILE|registers[25][14]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux17~5_combout\);

-- Location: LCCOMB_X45_Y13_N14
\U_REGISTER_FILE|registers[21][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[21][14]~feeder_combout\);

-- Location: FF_X45_Y13_N15
\U_REGISTER_FILE|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][14]~q\);

-- Location: FF_X45_Y13_N13
\U_REGISTER_FILE|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][14]~q\);

-- Location: FF_X44_Y13_N9
\U_REGISTER_FILE|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][14]~q\);

-- Location: LCCOMB_X44_Y13_N2
\U_REGISTER_FILE|registers[28][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][14]~feeder_combout\ = \U_MEMTOREG_MUX|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[14]~14_combout\,
	combout => \U_REGISTER_FILE|registers[28][14]~feeder_combout\);

-- Location: FF_X44_Y13_N3
\U_REGISTER_FILE|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][14]~q\);

-- Location: LCCOMB_X44_Y13_N8
\U_REGISTER_FILE|Mux17~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[28][14]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[20][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[20][14]~q\,
	datad => \U_REGISTER_FILE|registers[28][14]~q\,
	combout => \U_REGISTER_FILE|Mux17~2_combout\);

-- Location: LCCOMB_X45_Y13_N12
\U_REGISTER_FILE|Mux17~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux17~2_combout\ & ((\U_REGISTER_FILE|registers[29][14]~q\))) # (!\U_REGISTER_FILE|Mux17~2_combout\ & (\U_REGISTER_FILE|registers[21][14]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[21][14]~q\,
	datac => \U_REGISTER_FILE|registers[29][14]~q\,
	datad => \U_REGISTER_FILE|Mux17~2_combout\,
	combout => \U_REGISTER_FILE|Mux17~3_combout\);

-- Location: LCCOMB_X46_Y10_N14
\U_REGISTER_FILE|Mux17~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux17~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux17~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux17~5_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux17~3_combout\,
	combout => \U_REGISTER_FILE|Mux17~6_combout\);

-- Location: LCCOMB_X47_Y10_N14
\U_REGISTER_FILE|Mux17~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux17~6_combout\ & ((\U_REGISTER_FILE|Mux17~8_combout\))) # (!\U_REGISTER_FILE|Mux17~6_combout\ & (\U_REGISTER_FILE|Mux17~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux17~1_combout\,
	datac => \U_REGISTER_FILE|Mux17~8_combout\,
	datad => \U_REGISTER_FILE|Mux17~6_combout\,
	combout => \U_REGISTER_FILE|Mux17~9_combout\);

-- Location: LCCOMB_X47_Y6_N8
\U_REGISTER_FILE|Mux17~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux17~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux17~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux17~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux17~19_combout\,
	datad => \U_REGISTER_FILE|Mux17~9_combout\,
	combout => \U_REGISTER_FILE|Mux17~20_combout\);

-- Location: FF_X47_Y6_N9
\U_REGA|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux17~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(14));

-- Location: LCCOMB_X52_Y7_N30
\U_MEMORY|U_MUX_3x1|output[13]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[13]~23_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(13),
	combout => \U_MEMORY|U_MUX_3x1|output[13]~23_combout\);

-- Location: FF_X52_Y7_N31
\U_MEMORY_DATA_REG|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[13]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(13));

-- Location: LCCOMB_X52_Y10_N2
\U_MEMTOREG_MUX|output[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[13]~13_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(13)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(13),
	datab => \MemToReg~input_o\,
	datac => \U_MEMORY_DATA_REG|output\(13),
	combout => \U_MEMTOREG_MUX|output[13]~13_combout\);

-- Location: LCCOMB_X52_Y16_N8
\U_REGISTER_FILE|registers[30][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[30][13]~feeder_combout\);

-- Location: FF_X52_Y16_N9
\U_REGISTER_FILE|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][13]~q\);

-- Location: FF_X51_Y18_N27
\U_REGISTER_FILE|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][13]~q\);

-- Location: LCCOMB_X51_Y18_N26
\U_REGISTER_FILE|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[30][13]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[26][13]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[30][13]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[26][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~7_combout\);

-- Location: FF_X52_Y17_N15
\U_REGISTER_FILE|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][13]~q\);

-- Location: LCCOMB_X52_Y17_N12
\U_REGISTER_FILE|registers[27][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[27][13]~feeder_combout\);

-- Location: FF_X52_Y17_N13
\U_REGISTER_FILE|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][13]~q\);

-- Location: LCCOMB_X52_Y17_N14
\U_REGISTER_FILE|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux18~7_combout\ & (\U_REGISTER_FILE|registers[31][13]~q\)) # (!\U_REGISTER_FILE|Mux18~7_combout\ & ((\U_REGISTER_FILE|registers[27][13]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux18~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux18~7_combout\,
	datac => \U_REGISTER_FILE|registers[31][13]~q\,
	datad => \U_REGISTER_FILE|registers[27][13]~q\,
	combout => \U_REGISTER_FILE|Mux18~8_combout\);

-- Location: FF_X44_Y14_N19
\U_REGISTER_FILE|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][13]~q\);

-- Location: LCCOMB_X44_Y14_N20
\U_REGISTER_FILE|registers[20][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[20][13]~feeder_combout\);

-- Location: FF_X44_Y14_N21
\U_REGISTER_FILE|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][13]~q\);

-- Location: LCCOMB_X44_Y14_N18
\U_REGISTER_FILE|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[20][13]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[16][13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[16][13]~q\,
	datad => \U_REGISTER_FILE|registers[20][13]~q\,
	combout => \U_REGISTER_FILE|Mux18~4_combout\);

-- Location: LCCOMB_X45_Y17_N4
\U_REGISTER_FILE|registers[17][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[17][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[17][13]~feeder_combout\);

-- Location: FF_X45_Y17_N5
\U_REGISTER_FILE|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[17][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][13]~q\);

-- Location: FF_X45_Y13_N5
\U_REGISTER_FILE|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][13]~q\);

-- Location: LCCOMB_X45_Y13_N4
\U_REGISTER_FILE|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~5_combout\ = (\U_REGISTER_FILE|Mux18~4_combout\ & (((\U_REGISTER_FILE|registers[21][13]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux18~4_combout\ & (\U_REGISTER_FILE|registers[17][13]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux18~4_combout\,
	datab => \U_REGISTER_FILE|registers[17][13]~q\,
	datac => \U_REGISTER_FILE|registers[21][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~5_combout\);

-- Location: LCCOMB_X45_Y14_N20
\U_REGISTER_FILE|registers[25][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[25][13]~feeder_combout\);

-- Location: FF_X45_Y14_N21
\U_REGISTER_FILE|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][13]~q\);

-- Location: LCCOMB_X44_Y16_N28
\U_REGISTER_FILE|registers[28][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[28][13]~feeder_combout\);

-- Location: FF_X44_Y16_N29
\U_REGISTER_FILE|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][13]~q\);

-- Location: FF_X45_Y14_N15
\U_REGISTER_FILE|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][13]~q\);

-- Location: LCCOMB_X45_Y14_N14
\U_REGISTER_FILE|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[28][13]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[24][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[28][13]~q\,
	datac => \U_REGISTER_FILE|registers[24][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux18~2_combout\);

-- Location: FF_X45_Y13_N19
\U_REGISTER_FILE|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][13]~q\);

-- Location: LCCOMB_X45_Y13_N18
\U_REGISTER_FILE|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~3_combout\ = (\U_REGISTER_FILE|Mux18~2_combout\ & (((\U_REGISTER_FILE|registers[29][13]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux18~2_combout\ & (\U_REGISTER_FILE|registers[25][13]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[25][13]~q\,
	datab => \U_REGISTER_FILE|Mux18~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~3_combout\);

-- Location: LCCOMB_X46_Y10_N26
\U_REGISTER_FILE|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux18~3_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|Mux18~5_combout\,
	datad => \U_REGISTER_FILE|Mux18~3_combout\,
	combout => \U_REGISTER_FILE|Mux18~6_combout\);

-- Location: FF_X51_Y18_N9
\U_REGISTER_FILE|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][13]~q\);

-- Location: LCCOMB_X47_Y12_N0
\U_REGISTER_FILE|registers[22][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[22][13]~feeder_combout\);

-- Location: FF_X47_Y12_N1
\U_REGISTER_FILE|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][13]~q\);

-- Location: LCCOMB_X51_Y18_N8
\U_REGISTER_FILE|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[22][13]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[18][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[18][13]~q\,
	datad => \U_REGISTER_FILE|registers[22][13]~q\,
	combout => \U_REGISTER_FILE|Mux18~0_combout\);

-- Location: LCCOMB_X52_Y13_N24
\U_REGISTER_FILE|registers[23][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[23][13]~feeder_combout\);

-- Location: FF_X52_Y13_N25
\U_REGISTER_FILE|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][13]~q\);

-- Location: FF_X51_Y13_N19
\U_REGISTER_FILE|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][13]~q\);

-- Location: LCCOMB_X51_Y13_N18
\U_REGISTER_FILE|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~1_combout\ = (\U_REGISTER_FILE|Mux18~0_combout\ & ((\U_REGISTER_FILE|registers[23][13]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux18~0_combout\ & (((\U_REGISTER_FILE|registers[19][13]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux18~0_combout\,
	datab => \U_REGISTER_FILE|registers[23][13]~q\,
	datac => \U_REGISTER_FILE|registers[19][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~1_combout\);

-- Location: LCCOMB_X46_Y13_N8
\U_REGISTER_FILE|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~9_combout\ = (\U_REGISTER_FILE|Mux18~6_combout\ & ((\U_REGISTER_FILE|Mux18~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux18~6_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(1) & 
-- \U_REGISTER_FILE|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux18~8_combout\,
	datab => \U_REGISTER_FILE|Mux18~6_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux18~1_combout\,
	combout => \U_REGISTER_FILE|Mux18~9_combout\);

-- Location: FF_X52_Y10_N3
\U_REGISTER_FILE|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][13]~q\);

-- Location: FF_X50_Y11_N5
\U_REGISTER_FILE|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][13]~q\);

-- Location: LCCOMB_X50_Y11_N6
\U_REGISTER_FILE|registers[14][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[14][13]~feeder_combout\);

-- Location: FF_X50_Y11_N7
\U_REGISTER_FILE|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][13]~q\);

-- Location: LCCOMB_X50_Y11_N4
\U_REGISTER_FILE|Mux18~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[14][13]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & (\U_REGISTER_FILE|registers[6][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[6][13]~q\,
	datad => \U_REGISTER_FILE|registers[14][13]~q\,
	combout => \U_REGISTER_FILE|Mux18~17_combout\);

-- Location: FF_X51_Y10_N23
\U_REGISTER_FILE|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][13]~q\);

-- Location: LCCOMB_X51_Y10_N22
\U_REGISTER_FILE|Mux18~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~18_combout\ = (\U_REGISTER_FILE|Mux18~17_combout\ & ((\U_REGISTER_FILE|registers[15][13]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux18~17_combout\ & (((\U_REGISTER_FILE|registers[7][13]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[15][13]~q\,
	datab => \U_REGISTER_FILE|Mux18~17_combout\,
	datac => \U_REGISTER_FILE|registers[7][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~18_combout\);

-- Location: LCCOMB_X45_Y10_N12
\U_REGISTER_FILE|registers[1][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[1][13]~feeder_combout\);

-- Location: FF_X45_Y10_N13
\U_REGISTER_FILE|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][13]~q\);

-- Location: FF_X44_Y10_N31
\U_REGISTER_FILE|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][13]~q\);

-- Location: LCCOMB_X44_Y10_N4
\U_REGISTER_FILE|registers[8][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[8][13]~feeder_combout\);

-- Location: FF_X44_Y10_N5
\U_REGISTER_FILE|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][13]~q\);

-- Location: LCCOMB_X44_Y10_N30
\U_REGISTER_FILE|Mux18~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[8][13]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[0][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[0][13]~q\,
	datad => \U_REGISTER_FILE|registers[8][13]~q\,
	combout => \U_REGISTER_FILE|Mux18~14_combout\);

-- Location: FF_X45_Y10_N31
\U_REGISTER_FILE|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][13]~q\);

-- Location: LCCOMB_X45_Y10_N30
\U_REGISTER_FILE|Mux18~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~15_combout\ = (\U_REGISTER_FILE|Mux18~14_combout\ & (((\U_REGISTER_FILE|registers[9][13]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux18~14_combout\ & (\U_REGISTER_FILE|registers[1][13]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[1][13]~q\,
	datab => \U_REGISTER_FILE|Mux18~14_combout\,
	datac => \U_REGISTER_FILE|registers[9][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~15_combout\);

-- Location: LCCOMB_X46_Y10_N28
\U_REGISTER_FILE|registers[5][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[5][13]~feeder_combout\);

-- Location: FF_X46_Y10_N29
\U_REGISTER_FILE|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][13]~q\);

-- Location: FF_X46_Y10_N19
\U_REGISTER_FILE|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][13]~q\);

-- Location: LCCOMB_X47_Y12_N14
\U_REGISTER_FILE|registers[12][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[12][13]~feeder_combout\);

-- Location: FF_X47_Y12_N15
\U_REGISTER_FILE|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][13]~q\);

-- Location: FF_X46_Y15_N21
\U_REGISTER_FILE|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][13]~q\);

-- Location: LCCOMB_X46_Y15_N20
\U_REGISTER_FILE|Mux18~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[12][13]~q\)) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[12][13]~q\,
	datac => \U_REGISTER_FILE|registers[4][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux18~12_combout\);

-- Location: LCCOMB_X46_Y10_N18
\U_REGISTER_FILE|Mux18~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux18~12_combout\ & ((\U_REGISTER_FILE|registers[13][13]~q\))) # (!\U_REGISTER_FILE|Mux18~12_combout\ & (\U_REGISTER_FILE|registers[5][13]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_REGISTER_FILE|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|registers[5][13]~q\,
	datac => \U_REGISTER_FILE|registers[13][13]~q\,
	datad => \U_REGISTER_FILE|Mux18~12_combout\,
	combout => \U_REGISTER_FILE|Mux18~13_combout\);

-- Location: LCCOMB_X46_Y10_N24
\U_REGISTER_FILE|Mux18~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux18~13_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|Mux18~15_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_REGISTER_FILE|Mux18~13_combout\,
	combout => \U_REGISTER_FILE|Mux18~16_combout\);

-- Location: LCCOMB_X52_Y11_N28
\U_REGISTER_FILE|registers[10][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][13]~feeder_combout\ = \U_MEMTOREG_MUX|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[13]~13_combout\,
	combout => \U_REGISTER_FILE|registers[10][13]~feeder_combout\);

-- Location: FF_X52_Y11_N29
\U_REGISTER_FILE|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][13]~q\);

-- Location: FF_X52_Y14_N7
\U_REGISTER_FILE|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][13]~q\);

-- Location: LCCOMB_X52_Y14_N6
\U_REGISTER_FILE|Mux18~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[10][13]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[2][13]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[10][13]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[2][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~10_combout\);

-- Location: FF_X51_Y11_N15
\U_REGISTER_FILE|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][13]~q\);

-- Location: FF_X51_Y10_N1
\U_REGISTER_FILE|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][13]~q\);

-- Location: LCCOMB_X51_Y10_N0
\U_REGISTER_FILE|Mux18~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~11_combout\ = (\U_REGISTER_FILE|Mux18~10_combout\ & ((\U_REGISTER_FILE|registers[11][13]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux18~10_combout\ & (((\U_REGISTER_FILE|registers[3][13]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux18~10_combout\,
	datab => \U_REGISTER_FILE|registers[11][13]~q\,
	datac => \U_REGISTER_FILE|registers[3][13]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux18~11_combout\);

-- Location: LCCOMB_X47_Y10_N16
\U_REGISTER_FILE|Mux18~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~19_combout\ = (\U_REGISTER_FILE|Mux18~16_combout\ & ((\U_REGISTER_FILE|Mux18~18_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_REGISTER_FILE|Mux18~16_combout\ & (((\U_REGISTER_FILE|Mux18~11_combout\ & 
-- \U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux18~18_combout\,
	datab => \U_REGISTER_FILE|Mux18~16_combout\,
	datac => \U_REGISTER_FILE|Mux18~11_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux18~19_combout\);

-- Location: LCCOMB_X47_Y7_N4
\U_REGISTER_FILE|Mux18~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux18~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux18~9_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGISTER_FILE|Mux18~9_combout\,
	datad => \U_REGISTER_FILE|Mux18~19_combout\,
	combout => \U_REGISTER_FILE|Mux18~20_combout\);

-- Location: FF_X47_Y7_N5
\U_REGA|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux18~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(13));

-- Location: LCCOMB_X52_Y8_N24
\U_MEMORY|U_MUX_3x1|output[18]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[18]~30_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(18),
	combout => \U_MEMORY|U_MUX_3x1|output[18]~30_combout\);

-- Location: FF_X52_Y8_N25
\U_MEMORY_DATA_REG|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MUX_3x1|output[18]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(18));

-- Location: LCCOMB_X50_Y8_N16
\U_PC|output[18]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[18]~14_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(18))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(18),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux13~10_combout\,
	combout => \U_PC|output[18]~14_combout\);

-- Location: FF_X52_Y8_N27
\U_INSTRUCTION_REG|IR25to0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[16]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR25to0\(16));

-- Location: FF_X50_Y8_N17
\U_PC|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[18]~14_combout\,
	asdata => \U_INSTRUCTION_REG|IR25to0\(16),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(18));

-- Location: LCCOMB_X51_Y8_N18
\U_ALU|Result~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~37_combout\ = (\U_REGB_MUX|output[18]~36_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(18))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_REGA|output\(18),
	datac => \U_PC|output\(18),
	datad => \U_REGB_MUX|output[18]~36_combout\,
	combout => \U_ALU|Result~37_combout\);

-- Location: LCCOMB_X45_Y8_N6
\U_ALU|ShiftLeft0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftLeft0~40_combout\ = (\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftLeft0~38_combout\) # ((\U_REGA_MUX|output[2]~0_combout\ & \U_ALU|ShiftLeft0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[2]~0_combout\,
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_ALU|ShiftLeft0~39_combout\,
	datad => \U_ALU|ShiftLeft0~38_combout\,
	combout => \U_ALU|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X42_Y6_N16
\U_ALU|ShiftRight0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~15_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~15_combout\,
	datad => \U_ALU|ShiftRight0~16_combout\,
	combout => \U_ALU|ShiftRight0~17_combout\);

-- Location: LCCOMB_X42_Y4_N16
\U_ALU|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~2_combout\ = (\U_ALU|Mux8~4_combout\ & (!\U_ALU|Mux8~3_combout\ & ((\U_ALU|ShiftRight0~17_combout\)))) # (!\U_ALU|Mux8~4_combout\ & ((\U_ALU|Mux8~3_combout\) # ((\U_ALU|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~4_combout\,
	datab => \U_ALU|Mux8~3_combout\,
	datac => \U_ALU|ShiftLeft0~40_combout\,
	datad => \U_ALU|ShiftRight0~17_combout\,
	combout => \U_ALU|Mux13~2_combout\);

-- Location: LCCOMB_X42_Y4_N30
\U_ALU|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~3_combout\ = (\U_ALU|Mux8~2_combout\ & (((\U_ALU|Mux13~2_combout\)))) # (!\U_ALU|Mux8~2_combout\ & ((\U_ALU|Mux13~2_combout\ & ((\U_ALU|ShiftLeft0~127_combout\))) # (!\U_ALU|Mux13~2_combout\ & (\U_ALU|ShiftLeft0~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~150_combout\,
	datab => \U_ALU|Mux8~2_combout\,
	datac => \U_ALU|ShiftLeft0~127_combout\,
	datad => \U_ALU|Mux13~2_combout\,
	combout => \U_ALU|Mux13~3_combout\);

-- Location: LCCOMB_X43_Y8_N14
\U_ALU|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~4_combout\ = (\U_ALU|Mux8~5_combout\ & (((!\U_ALU|Mux8~6_combout\)))) # (!\U_ALU|Mux8~5_combout\ & ((\U_ALU|Mux8~6_combout\ & (\U_ALU|Add0~75_combout\)) # (!\U_ALU|Mux8~6_combout\ & ((\U_ALU|Mux13~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~75_combout\,
	datab => \U_ALU|Mux8~5_combout\,
	datac => \U_ALU|Mux13~3_combout\,
	datad => \U_ALU|Mux8~6_combout\,
	combout => \U_ALU|Mux13~4_combout\);

-- Location: LCCOMB_X40_Y6_N24
\U_ALU|ShiftRight1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~32_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~11_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight0~16_combout\,
	datad => \U_ALU|ShiftRight1~11_combout\,
	combout => \U_ALU|ShiftRight1~32_combout\);

-- Location: LCCOMB_X43_Y8_N16
\U_ALU|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~5_combout\ = (\U_ALU|Mux8~1_combout\ & ((\U_ALU|Mux13~4_combout\ & ((\U_ALU|ShiftRight1~32_combout\))) # (!\U_ALU|Mux13~4_combout\ & (\U_REGA_MUX|output[31]~7_combout\)))) # (!\U_ALU|Mux8~1_combout\ & (((\U_ALU|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datab => \U_ALU|Mux8~1_combout\,
	datac => \U_ALU|Mux13~4_combout\,
	datad => \U_ALU|ShiftRight1~32_combout\,
	combout => \U_ALU|Mux13~5_combout\);

-- Location: LCCOMB_X43_Y8_N28
\U_ALU|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~11_combout\ = (\U_ALU|Mux13~5_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(5)) # ((\U_INSTRUCTION_REG|IR15to0\(1)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(5),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Mux13~5_combout\,
	combout => \U_ALU|Mux13~11_combout\);

-- Location: LCCOMB_X43_Y8_N26
\U_ALU|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~6_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~37_combout\ & (\U_ALU|Mux3~3_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux13~11_combout\) # (!\U_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Result~37_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux13~11_combout\,
	combout => \U_ALU|Mux13~6_combout\);

-- Location: LCCOMB_X50_Y8_N18
\U_ALU|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~7_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux13~6_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[18]~36_combout\ & (\U_REGA_MUX|output[18]~16_combout\ $ (!\U_ALU|Mux13~6_combout\))) # 
-- (!\U_REGB_MUX|output[18]~36_combout\ & (\U_REGA_MUX|output[18]~16_combout\ & !\U_ALU|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[18]~36_combout\,
	datac => \U_REGA_MUX|output[18]~16_combout\,
	datad => \U_ALU|Mux13~6_combout\,
	combout => \U_ALU|Mux13~7_combout\);

-- Location: LCCOMB_X50_Y8_N24
\U_ALU|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~8_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[18]~16_combout\)) # (!\U_ALU|Mux8~7_combout\ & ((\U_ALU|Mux13~7_combout\))))) # (!\U_ALU|Mux8~8_combout\ & (!\U_ALU|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~8_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_REGA_MUX|output[18]~16_combout\,
	datad => \U_ALU|Mux13~7_combout\,
	combout => \U_ALU|Mux13~8_combout\);

-- Location: LCCOMB_X50_Y8_N2
\U_ALU|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux13~8_combout\ & (\U_ALU|Mult0|auto_generated|op_1~0_combout\)) # (!\U_ALU|Mux13~8_combout\ & ((\U_ALU|Mult1|auto_generated|op_1~0_combout\))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & 
-- (((\U_ALU|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|op_1~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mult1|auto_generated|op_1~0_combout\,
	datad => \U_ALU|Mux13~8_combout\,
	combout => \U_ALU|Mux13~9_combout\);

-- Location: LCCOMB_X50_Y8_N6
\U_ALU|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux13~10_combout\ = (\U_ALU|Mux13~9_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux13~9_combout\,
	combout => \U_ALU|Mux13~10_combout\);

-- Location: FF_X50_Y8_N7
\U_ALU_OUT|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux13~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(18));

-- Location: LCCOMB_X51_Y8_N12
\U_MEMTOREG_MUX|output[18]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[18]~18_combout\ = (\MemToReg~input_o\ & (\U_MEMORY_DATA_REG|output\(18))) # (!\MemToReg~input_o\ & ((\U_ALU_OUT|output\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY_DATA_REG|output\(18),
	datab => \MemToReg~input_o\,
	datad => \U_ALU_OUT|output\(18),
	combout => \U_MEMTOREG_MUX|output[18]~18_combout\);

-- Location: FF_X46_Y14_N7
\U_REGISTER_FILE|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][18]~q\);

-- Location: LCCOMB_X46_Y12_N12
\U_REGISTER_FILE|registers[12][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[12][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[12][18]~feeder_combout\);

-- Location: FF_X46_Y12_N13
\U_REGISTER_FILE|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[12][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][18]~q\);

-- Location: LCCOMB_X46_Y14_N6
\U_REGISTER_FILE|Mux13~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|registers[12][18]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|registers[8][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|registers[8][18]~q\,
	datad => \U_REGISTER_FILE|registers[12][18]~q\,
	combout => \U_REGISTER_FILE|Mux13~12_combout\);

-- Location: LCCOMB_X47_Y14_N26
\U_REGISTER_FILE|registers[9][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[9][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[9][18]~feeder_combout\);

-- Location: FF_X47_Y14_N27
\U_REGISTER_FILE|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[9][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][18]~q\);

-- Location: FF_X46_Y14_N17
\U_REGISTER_FILE|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][18]~q\);

-- Location: LCCOMB_X46_Y14_N16
\U_REGISTER_FILE|Mux13~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~13_combout\ = (\U_REGISTER_FILE|Mux13~12_combout\ & (((\U_REGISTER_FILE|registers[13][18]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux13~12_combout\ & (\U_REGISTER_FILE|registers[9][18]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux13~12_combout\,
	datab => \U_REGISTER_FILE|registers[9][18]~q\,
	datac => \U_REGISTER_FILE|registers[13][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux13~13_combout\);

-- Location: LCCOMB_X46_Y11_N20
\U_REGISTER_FILE|registers[4][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[4][18]~feeder_combout\);

-- Location: FF_X46_Y11_N21
\U_REGISTER_FILE|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][18]~q\);

-- Location: FF_X46_Y11_N31
\U_REGISTER_FILE|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][18]~q\);

-- Location: LCCOMB_X46_Y11_N30
\U_REGISTER_FILE|Mux13~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[4][18]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|registers[0][18]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[4][18]~q\,
	datac => \U_REGISTER_FILE|registers[0][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux13~14_combout\);

-- Location: FF_X50_Y10_N15
\U_REGISTER_FILE|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][18]~q\);

-- Location: LCCOMB_X50_Y10_N28
\U_REGISTER_FILE|registers[1][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[1][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[1][18]~feeder_combout\);

-- Location: FF_X50_Y10_N29
\U_REGISTER_FILE|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[1][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][18]~q\);

-- Location: LCCOMB_X50_Y10_N14
\U_REGISTER_FILE|Mux13~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux13~14_combout\ & (\U_REGISTER_FILE|registers[5][18]~q\)) # (!\U_REGISTER_FILE|Mux13~14_combout\ & ((\U_REGISTER_FILE|registers[1][18]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux13~14_combout\,
	datac => \U_REGISTER_FILE|registers[5][18]~q\,
	datad => \U_REGISTER_FILE|registers[1][18]~q\,
	combout => \U_REGISTER_FILE|Mux13~15_combout\);

-- Location: LCCOMB_X50_Y10_N12
\U_REGISTER_FILE|Mux13~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux13~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux13~13_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux13~15_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux13~16_combout\);

-- Location: FF_X52_Y11_N3
\U_REGISTER_FILE|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][18]~q\);

-- Location: LCCOMB_X52_Y11_N12
\U_REGISTER_FILE|registers[14][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[14][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[14][18]~feeder_combout\);

-- Location: FF_X52_Y11_N13
\U_REGISTER_FILE|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[14][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][18]~q\);

-- Location: LCCOMB_X52_Y11_N2
\U_REGISTER_FILE|Mux13~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[14][18]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & (\U_REGISTER_FILE|registers[10][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[10][18]~q\,
	datad => \U_REGISTER_FILE|registers[14][18]~q\,
	combout => \U_REGISTER_FILE|Mux13~17_combout\);

-- Location: FF_X52_Y10_N7
\U_REGISTER_FILE|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][18]~q\);

-- Location: FF_X51_Y11_N27
\U_REGISTER_FILE|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][18]~q\);

-- Location: LCCOMB_X51_Y11_N26
\U_REGISTER_FILE|Mux13~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~18_combout\ = (\U_REGISTER_FILE|Mux13~17_combout\ & ((\U_REGISTER_FILE|registers[15][18]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux13~17_combout\ & (((\U_REGISTER_FILE|registers[11][18]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux13~17_combout\,
	datab => \U_REGISTER_FILE|registers[15][18]~q\,
	datac => \U_REGISTER_FILE|registers[11][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux13~18_combout\);

-- Location: LCCOMB_X51_Y10_N30
\U_REGISTER_FILE|registers[7][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[7][18]~feeder_combout\);

-- Location: FF_X51_Y10_N31
\U_REGISTER_FILE|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][18]~q\);

-- Location: FF_X54_Y12_N19
\U_REGISTER_FILE|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][18]~q\);

-- Location: LCCOMB_X54_Y12_N28
\U_REGISTER_FILE|registers[6][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[6][18]~feeder_combout\);

-- Location: FF_X54_Y12_N29
\U_REGISTER_FILE|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][18]~q\);

-- Location: LCCOMB_X54_Y12_N18
\U_REGISTER_FILE|Mux13~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[6][18]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][18]~q\,
	datad => \U_REGISTER_FILE|registers[6][18]~q\,
	combout => \U_REGISTER_FILE|Mux13~10_combout\);

-- Location: FF_X51_Y10_N25
\U_REGISTER_FILE|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][18]~q\);

-- Location: LCCOMB_X51_Y10_N24
\U_REGISTER_FILE|Mux13~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~11_combout\ = (\U_REGISTER_FILE|Mux13~10_combout\ & ((\U_REGISTER_FILE|registers[7][18]~q\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux13~10_combout\ & (((\U_REGISTER_FILE|registers[3][18]~q\ & 
-- \U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][18]~q\,
	datab => \U_REGISTER_FILE|Mux13~10_combout\,
	datac => \U_REGISTER_FILE|registers[3][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_REGISTER_FILE|Mux13~11_combout\);

-- Location: LCCOMB_X50_Y10_N26
\U_REGISTER_FILE|Mux13~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~19_combout\ = (\U_REGISTER_FILE|Mux13~16_combout\ & (((\U_REGISTER_FILE|Mux13~18_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux13~16_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|Mux13~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux13~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|Mux13~18_combout\,
	datad => \U_REGISTER_FILE|Mux13~11_combout\,
	combout => \U_REGISTER_FILE|Mux13~19_combout\);

-- Location: LCCOMB_X50_Y13_N30
\U_REGISTER_FILE|registers[18][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[18][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[18][18]~feeder_combout\);

-- Location: FF_X50_Y13_N31
\U_REGISTER_FILE|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[18][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][18]~q\);

-- Location: FF_X50_Y13_N17
\U_REGISTER_FILE|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][18]~q\);

-- Location: FF_X50_Y18_N11
\U_REGISTER_FILE|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][18]~q\);

-- Location: LCCOMB_X50_Y18_N12
\U_REGISTER_FILE|registers[24][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[24][18]~feeder_combout\);

-- Location: FF_X50_Y18_N13
\U_REGISTER_FILE|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][18]~q\);

-- Location: LCCOMB_X50_Y18_N10
\U_REGISTER_FILE|Mux13~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][18]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][18]~q\,
	datad => \U_REGISTER_FILE|registers[24][18]~q\,
	combout => \U_REGISTER_FILE|Mux13~4_combout\);

-- Location: LCCOMB_X50_Y13_N16
\U_REGISTER_FILE|Mux13~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux13~4_combout\ & ((\U_REGISTER_FILE|registers[26][18]~q\))) # (!\U_REGISTER_FILE|Mux13~4_combout\ & (\U_REGISTER_FILE|registers[18][18]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[18][18]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[26][18]~q\,
	datad => \U_REGISTER_FILE|Mux13~4_combout\,
	combout => \U_REGISTER_FILE|Mux13~5_combout\);

-- Location: LCCOMB_X50_Y16_N4
\U_REGISTER_FILE|registers[22][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[22][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[22][18]~feeder_combout\);

-- Location: FF_X50_Y16_N5
\U_REGISTER_FILE|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[22][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][18]~q\);

-- Location: FF_X50_Y16_N23
\U_REGISTER_FILE|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][18]~q\);

-- Location: LCCOMB_X50_Y14_N18
\U_REGISTER_FILE|registers[28][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[28][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[28][18]~feeder_combout\);

-- Location: FF_X50_Y14_N19
\U_REGISTER_FILE|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[28][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][18]~q\);

-- Location: FF_X50_Y14_N29
\U_REGISTER_FILE|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][18]~q\);

-- Location: LCCOMB_X50_Y14_N28
\U_REGISTER_FILE|Mux13~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[28][18]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[20][18]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[28][18]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[20][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux13~2_combout\);

-- Location: LCCOMB_X50_Y16_N22
\U_REGISTER_FILE|Mux13~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux13~2_combout\ & ((\U_REGISTER_FILE|registers[30][18]~q\))) # (!\U_REGISTER_FILE|Mux13~2_combout\ & (\U_REGISTER_FILE|registers[22][18]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_REGISTER_FILE|registers[22][18]~q\,
	datac => \U_REGISTER_FILE|registers[30][18]~q\,
	datad => \U_REGISTER_FILE|Mux13~2_combout\,
	combout => \U_REGISTER_FILE|Mux13~3_combout\);

-- Location: LCCOMB_X50_Y13_N22
\U_REGISTER_FILE|Mux13~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(0)) # (\U_REGISTER_FILE|Mux13~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|Mux13~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|Mux13~5_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux13~3_combout\,
	combout => \U_REGISTER_FILE|Mux13~6_combout\);

-- Location: LCCOMB_X56_Y14_N24
\U_REGISTER_FILE|registers[29][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[29][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[29][18]~feeder_combout\);

-- Location: FF_X56_Y14_N25
\U_REGISTER_FILE|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[29][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][18]~q\);

-- Location: FF_X55_Y14_N5
\U_REGISTER_FILE|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][18]~q\);

-- Location: LCCOMB_X55_Y14_N4
\U_REGISTER_FILE|Mux13~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[29][18]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[21][18]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[29][18]~q\,
	datac => \U_REGISTER_FILE|registers[21][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_REGISTER_FILE|Mux13~7_combout\);

-- Location: FF_X51_Y14_N27
\U_REGISTER_FILE|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][18]~q\);

-- Location: LCCOMB_X51_Y14_N16
\U_REGISTER_FILE|registers[23][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[23][18]~feeder_combout\);

-- Location: FF_X51_Y14_N17
\U_REGISTER_FILE|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][18]~q\);

-- Location: LCCOMB_X51_Y14_N26
\U_REGISTER_FILE|Mux13~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~8_combout\ = (\U_REGISTER_FILE|Mux13~7_combout\ & (((\U_REGISTER_FILE|registers[31][18]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_REGISTER_FILE|Mux13~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) & 
-- ((\U_REGISTER_FILE|registers[23][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux13~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[31][18]~q\,
	datad => \U_REGISTER_FILE|registers[23][18]~q\,
	combout => \U_REGISTER_FILE|Mux13~8_combout\);

-- Location: LCCOMB_X54_Y15_N14
\U_REGISTER_FILE|registers[27][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[27][18]~feeder_combout\);

-- Location: FF_X54_Y15_N15
\U_REGISTER_FILE|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][18]~q\);

-- Location: FF_X55_Y15_N25
\U_REGISTER_FILE|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][18]~q\);

-- Location: LCCOMB_X54_Y17_N8
\U_REGISTER_FILE|registers[25][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][18]~feeder_combout\ = \U_MEMTOREG_MUX|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[18]~18_combout\,
	combout => \U_REGISTER_FILE|registers[25][18]~feeder_combout\);

-- Location: FF_X54_Y17_N9
\U_REGISTER_FILE|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][18]~q\);

-- Location: FF_X54_Y17_N7
\U_REGISTER_FILE|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][18]~q\);

-- Location: LCCOMB_X54_Y17_N6
\U_REGISTER_FILE|Mux13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[25][18]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[17][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[25][18]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[17][18]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux13~0_combout\);

-- Location: LCCOMB_X55_Y15_N24
\U_REGISTER_FILE|Mux13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux13~0_combout\ & (\U_REGISTER_FILE|registers[27][18]~q\)) # (!\U_REGISTER_FILE|Mux13~0_combout\ & ((\U_REGISTER_FILE|registers[19][18]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[27][18]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_REGISTER_FILE|registers[19][18]~q\,
	datad => \U_REGISTER_FILE|Mux13~0_combout\,
	combout => \U_REGISTER_FILE|Mux13~1_combout\);

-- Location: LCCOMB_X50_Y14_N30
\U_REGISTER_FILE|Mux13~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~9_combout\ = (\U_REGISTER_FILE|Mux13~6_combout\ & ((\U_REGISTER_FILE|Mux13~8_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(0))))) # (!\U_REGISTER_FILE|Mux13~6_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(0) & 
-- \U_REGISTER_FILE|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux13~6_combout\,
	datab => \U_REGISTER_FILE|Mux13~8_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGISTER_FILE|Mux13~1_combout\,
	combout => \U_REGISTER_FILE|Mux13~9_combout\);

-- Location: LCCOMB_X50_Y8_N22
\U_REGISTER_FILE|Mux13~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux13~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux13~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux13~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGISTER_FILE|Mux13~19_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_REGISTER_FILE|Mux13~9_combout\,
	combout => \U_REGISTER_FILE|Mux13~20_combout\);

-- Location: FF_X50_Y8_N23
\U_REGA|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux13~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(18));

-- Location: LCCOMB_X50_Y8_N4
\U_REGA_MUX|output[18]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[18]~16_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(18))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(18),
	datad => \U_PC|output\(18),
	combout => \U_REGA_MUX|output[18]~16_combout\);

-- Location: LCCOMB_X38_Y7_N28
\U_ALU|ShiftRight0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~34_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[19]~14_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[17]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[17]~24_combout\,
	datad => \U_REGA_MUX|output[19]~14_combout\,
	combout => \U_ALU|ShiftRight0~34_combout\);

-- Location: LCCOMB_X39_Y7_N30
\U_ALU|ShiftRight0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~35_combout\ = (\U_ALU|ShiftRight0~34_combout\) # ((\U_ALU|ShiftLeft0~149_combout\) # ((\U_REGA_MUX|output[18]~16_combout\ & \U_ALU|ShiftLeft0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[18]~16_combout\,
	datab => \U_ALU|ShiftRight0~34_combout\,
	datac => \U_ALU|ShiftLeft0~41_combout\,
	datad => \U_ALU|ShiftLeft0~149_combout\,
	combout => \U_ALU|ShiftRight0~35_combout\);

-- Location: LCCOMB_X40_Y7_N12
\U_ALU|ShiftRight0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~36_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~33_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftRight0~35_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight0~33_combout\,
	combout => \U_ALU|ShiftRight0~36_combout\);

-- Location: LCCOMB_X40_Y7_N28
\U_ALU|Mux23~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~4_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_REGB_MUX|output[8]~16_combout\) # ((\U_REGA_MUX|output[8]~20_combout\) # (!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[8]~16_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_REGA_MUX|output[8]~20_combout\,
	combout => \U_ALU|Mux23~4_combout\);

-- Location: LCCOMB_X40_Y7_N6
\U_ALU|Mux23~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~5_combout\ = (\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux23~4_combout\)))) # (!\U_ALU|Mux3~4_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(0) & \U_ALU|Add0~55_combout\)) # (!\U_ALU|Mux23~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Add0~55_combout\,
	datad => \U_ALU|Mux23~4_combout\,
	combout => \U_ALU|Mux23~5_combout\);

-- Location: LCCOMB_X40_Y7_N8
\U_ALU|Mux23~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux23~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[8]~16_combout\ & (\U_REGA_MUX|output[8]~20_combout\ $ (!\U_ALU|Mux23~5_combout\))) # (!\U_REGB_MUX|output[8]~16_combout\ & 
-- (\U_REGA_MUX|output[8]~20_combout\ & !\U_ALU|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[8]~16_combout\,
	datab => \U_REGA_MUX|output[8]~20_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux23~5_combout\,
	combout => \U_ALU|Mux23~6_combout\);

-- Location: LCCOMB_X40_Y7_N26
\U_ALU|Mux23~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~7_combout\ = (\U_ALU|Mux22~4_combout\ & (\U_ALU|Mux22~5_combout\ & ((\U_REGA_MUX|output[8]~20_combout\)))) # (!\U_ALU|Mux22~4_combout\ & (((\U_ALU|Mux23~6_combout\)) # (!\U_ALU|Mux22~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~4_combout\,
	datab => \U_ALU|Mux22~5_combout\,
	datac => \U_ALU|Mux23~6_combout\,
	datad => \U_REGA_MUX|output[8]~20_combout\,
	combout => \U_ALU|Mux23~7_combout\);

-- Location: LCCOMB_X40_Y7_N22
\U_ALU|Mux23~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|ShiftRight0~53_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(9) & \U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_ALU|ShiftRight0~53_combout\,
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux23~1_combout\);

-- Location: LCCOMB_X41_Y9_N28
\U_ALU|ShiftRight0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[9]~19_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[8]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[9]~19_combout\,
	datad => \U_REGA_MUX|output[8]~20_combout\,
	combout => \U_ALU|ShiftRight0~18_combout\);

-- Location: LCCOMB_X41_Y9_N30
\U_ALU|ShiftRight0~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~58_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight1~19_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight1~19_combout\,
	datad => \U_ALU|ShiftRight0~18_combout\,
	combout => \U_ALU|ShiftRight0~58_combout\);

-- Location: LCCOMB_X40_Y7_N18
\U_ALU|ShiftRight0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~59_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~56_combout\) # ((\U_ALU|ShiftRight0~55_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~56_combout\,
	datab => \U_ALU|ShiftRight0~55_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight0~58_combout\,
	combout => \U_ALU|ShiftRight0~59_combout\);

-- Location: LCCOMB_X40_Y7_N4
\U_ALU|Mux23~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~2_combout\ = (\U_ALU|Mux22~1_combout\ & ((\U_ALU|Mux22~2_combout\ & ((\U_ALU|ShiftRight0~59_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux23~1_combout\)))) # (!\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~1_combout\,
	datab => \U_ALU|Mux22~2_combout\,
	datac => \U_ALU|Mux23~1_combout\,
	datad => \U_ALU|ShiftRight0~59_combout\,
	combout => \U_ALU|Mux23~2_combout\);

-- Location: LCCOMB_X40_Y7_N10
\U_ALU|Mux23~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~3_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux23~2_combout\ & ((\U_ALU|ShiftRight0~53_combout\))) # (!\U_ALU|Mux23~2_combout\ & (\U_ALU|ShiftLeft0~140_combout\)))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~140_combout\,
	datab => \U_ALU|Mux22~0_combout\,
	datac => \U_ALU|Mux23~2_combout\,
	datad => \U_ALU|ShiftRight0~53_combout\,
	combout => \U_ALU|Mux23~3_combout\);

-- Location: LCCOMB_X40_Y7_N0
\U_ALU|Mux23~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~8_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux23~7_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux23~7_combout\ & ((\U_ALU|Mux23~3_combout\))) # (!\U_ALU|Mux23~7_combout\ & (\U_ALU|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~36_combout\,
	datab => \U_ALU|Mux3~7_combout\,
	datac => \U_ALU|Mux23~7_combout\,
	datad => \U_ALU|Mux23~3_combout\,
	combout => \U_ALU|Mux23~8_combout\);

-- Location: LCCOMB_X47_Y9_N18
\U_ALU|Mux23~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult1|auto_generated|w513w\(8))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult0|auto_generated|w569w\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult1|auto_generated|w513w\(8),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mult0|auto_generated|w569w\(8),
	combout => \U_ALU|Mux23~0_combout\);

-- Location: LCCOMB_X46_Y9_N10
\U_ALU|Mux23~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux23~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & ((\U_ALU|Mux23~0_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_ALU|Mux23~8_combout\,
	datad => \U_ALU|Mux23~0_combout\,
	combout => \U_ALU|Mux23~9_combout\);

-- Location: FF_X46_Y9_N11
\U_ALU_OUT|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux23~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(8));

-- Location: LCCOMB_X46_Y9_N6
\U_PC|output[8]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[8]~25_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(8))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(8),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux23~9_combout\,
	combout => \U_PC|output[8]~25_combout\);

-- Location: FF_X46_Y9_N7
\U_PC|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[8]~25_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(6),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(8));

-- Location: LCCOMB_X47_Y9_N6
\U_REGA_MUX|output[8]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[8]~20_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(8)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(8),
	datad => \U_REGA|output\(8),
	combout => \U_REGA_MUX|output[8]~20_combout\);

-- Location: LCCOMB_X49_Y9_N2
\U_ALU|Result~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~47_combout\ = (\U_REGB_MUX|output[7]~14_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(7))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[7]~14_combout\,
	datab => \U_REGA|output\(7),
	datac => \ALUSrcA~input_o\,
	datad => \U_PC|output\(7),
	combout => \U_ALU|Result~47_combout\);

-- Location: LCCOMB_X43_Y9_N16
\U_ALU|Mux24~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~0_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(5) & (\U_INSTRUCTION_REG|IR15to0\(1) $ (!\U_INSTRUCTION_REG|IR15to0\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux24~0_combout\);

-- Location: LCCOMB_X43_Y9_N10
\U_ALU|Mux24~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_INSTRUCTION_REG|IR15to0\(5)) # ((\U_INSTRUCTION_REG|IR15to0\(1) & !\U_INSTRUCTION_REG|IR15to0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_ALU|Mux24~4_combout\);

-- Location: LCCOMB_X43_Y9_N20
\U_ALU|Mux24~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(5)) # ((\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(10) & !\U_INSTRUCTION_REG|IR15to0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux24~5_combout\);

-- Location: LCCOMB_X40_Y5_N16
\U_ALU|Mux24~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9)) # ((\U_INSTRUCTION_REG|IR15to0\(10)) # (!\U_INSTRUCTION_REG|IR15to0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_INSTRUCTION_REG|IR15to0\(10),
	combout => \U_ALU|Mux24~1_combout\);

-- Location: LCCOMB_X41_Y9_N8
\U_ALU|ShiftRight0~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~68_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[10]~31_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[9]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[9]~19_combout\,
	combout => \U_ALU|ShiftRight0~68_combout\);

-- Location: LCCOMB_X41_Y9_N22
\U_ALU|ShiftRight1~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~43_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[8]~20_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[7]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[8]~20_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[7]~21_combout\,
	combout => \U_ALU|ShiftRight1~43_combout\);

-- Location: LCCOMB_X40_Y9_N28
\U_ALU|ShiftRight1~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~49_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight0~68_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftRight1~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight0~68_combout\,
	datad => \U_ALU|ShiftRight1~43_combout\,
	combout => \U_ALU|ShiftRight1~49_combout\);

-- Location: LCCOMB_X40_Y6_N14
\U_ALU|Mux24~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(10)) # (\U_INSTRUCTION_REG|IR15to0\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_INSTRUCTION_REG|IR15to0\(9),
	combout => \U_ALU|Mux24~2_combout\);

-- Location: LCCOMB_X40_Y6_N8
\U_ALU|Mux24~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~3_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(10) & (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9)) # (\U_INSTRUCTION_REG|IR15to0\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_INSTRUCTION_REG|IR15to0\(8),
	combout => \U_ALU|Mux24~3_combout\);

-- Location: LCCOMB_X40_Y6_N18
\U_ALU|Mux24~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~6_combout\ = (\U_ALU|Mux24~2_combout\ & ((\U_ALU|Mux24~3_combout\ & (\U_ALU|ShiftRight0~71_combout\)) # (!\U_ALU|Mux24~3_combout\ & ((\U_ALU|ShiftRight1~41_combout\))))) # (!\U_ALU|Mux24~2_combout\ & (((\U_ALU|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~71_combout\,
	datab => \U_ALU|Mux24~2_combout\,
	datac => \U_ALU|Mux24~3_combout\,
	datad => \U_ALU|ShiftRight1~41_combout\,
	combout => \U_ALU|Mux24~6_combout\);

-- Location: LCCOMB_X40_Y6_N20
\U_ALU|Mux24~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~7_combout\ = (\U_ALU|Mux24~1_combout\ & (((\U_ALU|Mux24~6_combout\)))) # (!\U_ALU|Mux24~1_combout\ & ((\U_ALU|Mux24~6_combout\ & (\U_ALU|ShiftRight1~51_combout\)) # (!\U_ALU|Mux24~6_combout\ & ((\U_ALU|ShiftRight1~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~1_combout\,
	datab => \U_ALU|ShiftRight1~51_combout\,
	datac => \U_ALU|ShiftRight1~49_combout\,
	datad => \U_ALU|Mux24~6_combout\,
	combout => \U_ALU|Mux24~7_combout\);

-- Location: LCCOMB_X43_Y9_N0
\U_ALU|Mux24~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & \U_ALU|Add0~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Add0~53_combout\,
	combout => \U_ALU|Mux24~8_combout\);

-- Location: LCCOMB_X43_Y9_N2
\U_ALU|Mux24~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~9_combout\ = (\U_ALU|Mux24~4_combout\ & ((\U_ALU|Mux24~5_combout\ & ((\U_ALU|Mux24~8_combout\))) # (!\U_ALU|Mux24~5_combout\ & (\U_ALU|Mux24~7_combout\)))) # (!\U_ALU|Mux24~4_combout\ & (\U_ALU|Mux24~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~4_combout\,
	datab => \U_ALU|Mux24~5_combout\,
	datac => \U_ALU|Mux24~7_combout\,
	datad => \U_ALU|Mux24~8_combout\,
	combout => \U_ALU|Mux24~9_combout\);

-- Location: LCCOMB_X43_Y9_N4
\U_ALU|Mux24~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~10_combout\ = (\U_ALU|Mux24~0_combout\ & ((\U_ALU|Mux24~9_combout\ & ((\U_ALU|ShiftRight0~52_combout\))) # (!\U_ALU|Mux24~9_combout\ & (\U_ALU|ShiftLeft0~138_combout\)))) # (!\U_ALU|Mux24~0_combout\ & (((\U_ALU|Mux24~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~138_combout\,
	datab => \U_ALU|Mux24~0_combout\,
	datac => \U_ALU|ShiftRight0~52_combout\,
	datad => \U_ALU|Mux24~9_combout\,
	combout => \U_ALU|Mux24~10_combout\);

-- Location: LCCOMB_X50_Y9_N24
\U_ALU|Mux24~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~11_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~47_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux24~10_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Result~47_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux24~10_combout\,
	combout => \U_ALU|Mux24~11_combout\);

-- Location: LCCOMB_X50_Y9_N6
\U_ALU|Mux24~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~12_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux24~11_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[7]~14_combout\ & (\U_REGA_MUX|output[7]~21_combout\ $ (!\U_ALU|Mux24~11_combout\))) # 
-- (!\U_REGB_MUX|output[7]~14_combout\ & (\U_REGA_MUX|output[7]~21_combout\ & !\U_ALU|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[7]~14_combout\,
	datab => \U_REGA_MUX|output[7]~21_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux24~11_combout\,
	combout => \U_ALU|Mux24~12_combout\);

-- Location: LCCOMB_X50_Y9_N8
\U_ALU|Mux24~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~13_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[7]~21_combout\)) # (!\U_ALU|Mux8~7_combout\ & ((\U_ALU|Mux24~12_combout\))))) # (!\U_ALU|Mux8~8_combout\ & (!\U_ALU|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~8_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_REGA_MUX|output[7]~21_combout\,
	datad => \U_ALU|Mux24~12_combout\,
	combout => \U_ALU|Mux24~13_combout\);

-- Location: LCCOMB_X50_Y9_N10
\U_ALU|Mux24~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux24~13_combout\ & (\U_ALU|Mult0|auto_generated|w569w\(7))) # (!\U_ALU|Mux24~13_combout\ & ((\U_ALU|Mult1|auto_generated|w513w\(7)))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & 
-- (((\U_ALU|Mux24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|w569w\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux24~13_combout\,
	datad => \U_ALU|Mult1|auto_generated|w513w\(7),
	combout => \U_ALU|Mux24~14_combout\);

-- Location: LCCOMB_X50_Y9_N4
\U_ALU|Mux24~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux24~15_combout\ = (\U_ALU|Mux24~14_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mux24~14_combout\,
	combout => \U_ALU|Mux24~15_combout\);

-- Location: FF_X50_Y9_N5
\U_ALU_OUT|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux24~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(7));

-- Location: LCCOMB_X50_Y9_N22
\U_PC|output[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[7]~29_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(7))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux24~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(7),
	datad => \U_ALU|Mux24~15_combout\,
	combout => \U_PC|output[7]~29_combout\);

-- Location: FF_X50_Y9_N23
\U_PC|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[7]~29_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(5),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(7));

-- Location: LCCOMB_X50_Y9_N30
\U_REGA_MUX|output[7]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[7]~21_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(7)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(7),
	datad => \U_REGA|output\(7),
	combout => \U_REGA_MUX|output[7]~21_combout\);

-- Location: LCCOMB_X47_Y8_N18
\U_ALU|Result~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~46_combout\ = (\U_REGB_MUX|output[6]~10_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(6))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_REGA|output\(6),
	datac => \U_REGB_MUX|output[6]~10_combout\,
	datad => \U_PC|output\(6),
	combout => \U_ALU|Result~46_combout\);

-- Location: LCCOMB_X44_Y8_N14
\U_ALU|Mux25~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~2_combout\ = (\U_ALU|Add0~51_combout\ & \U_INSTRUCTION_REG|IR15to0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|Add0~51_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux25~2_combout\);

-- Location: LCCOMB_X40_Y6_N22
\U_ALU|Mux25~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~0_combout\ = (\U_ALU|Mux24~2_combout\ & ((\U_ALU|Mux24~3_combout\ & (\U_ALU|ShiftRight0~66_combout\)) # (!\U_ALU|Mux24~3_combout\ & ((\U_ALU|ShiftRight1~40_combout\))))) # (!\U_ALU|Mux24~2_combout\ & (((\U_ALU|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~2_combout\,
	datab => \U_ALU|ShiftRight0~66_combout\,
	datac => \U_ALU|Mux24~3_combout\,
	datad => \U_ALU|ShiftRight1~40_combout\,
	combout => \U_ALU|Mux25~0_combout\);

-- Location: LCCOMB_X41_Y8_N2
\U_ALU|ShiftRight1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[7]~21_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[6]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[6]~22_combout\,
	datad => \U_REGA_MUX|output[7]~21_combout\,
	combout => \U_ALU|ShiftRight1~13_combout\);

-- Location: LCCOMB_X41_Y8_N12
\U_ALU|ShiftRight1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight0~18_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftRight0~18_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(7),
	datad => \U_ALU|ShiftRight1~13_combout\,
	combout => \U_ALU|ShiftRight1~14_combout\);

-- Location: LCCOMB_X40_Y6_N0
\U_ALU|Mux25~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~1_combout\ = (\U_ALU|Mux24~1_combout\ & (((\U_ALU|Mux25~0_combout\)))) # (!\U_ALU|Mux24~1_combout\ & ((\U_ALU|Mux25~0_combout\ & (\U_ALU|ShiftRight1~20_combout\)) # (!\U_ALU|Mux25~0_combout\ & ((\U_ALU|ShiftRight1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~1_combout\,
	datab => \U_ALU|ShiftRight1~20_combout\,
	datac => \U_ALU|Mux25~0_combout\,
	datad => \U_ALU|ShiftRight1~14_combout\,
	combout => \U_ALU|Mux25~1_combout\);

-- Location: LCCOMB_X43_Y6_N4
\U_ALU|Mux25~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~3_combout\ = (\U_ALU|Mux24~5_combout\ & ((\U_ALU|Mux25~2_combout\) # ((!\U_ALU|Mux24~4_combout\)))) # (!\U_ALU|Mux24~5_combout\ & (((\U_ALU|Mux24~4_combout\ & \U_ALU|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux25~2_combout\,
	datab => \U_ALU|Mux24~5_combout\,
	datac => \U_ALU|Mux24~4_combout\,
	datad => \U_ALU|Mux25~1_combout\,
	combout => \U_ALU|Mux25~3_combout\);

-- Location: LCCOMB_X43_Y6_N18
\U_ALU|Mux25~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~4_combout\ = (\U_ALU|Mux24~0_combout\ & ((\U_ALU|Mux25~3_combout\ & ((\U_ALU|ShiftRight0~50_combout\))) # (!\U_ALU|Mux25~3_combout\ & (\U_ALU|ShiftLeft0~136_combout\)))) # (!\U_ALU|Mux24~0_combout\ & (((\U_ALU|Mux25~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~136_combout\,
	datab => \U_ALU|Mux24~0_combout\,
	datac => \U_ALU|Mux25~3_combout\,
	datad => \U_ALU|ShiftRight0~50_combout\,
	combout => \U_ALU|Mux25~4_combout\);

-- Location: LCCOMB_X42_Y5_N12
\U_ALU|Mux25~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~5_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Mux3~3_combout\ & (\U_ALU|Result~46_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux25~4_combout\)) # (!\U_ALU|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_ALU|Result~46_combout\,
	datad => \U_ALU|Mux25~4_combout\,
	combout => \U_ALU|Mux25~5_combout\);

-- Location: LCCOMB_X42_Y5_N18
\U_ALU|Mux25~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux25~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[6]~10_combout\ & (\U_REGA_MUX|output[6]~22_combout\ $ (!\U_ALU|Mux25~5_combout\))) # (!\U_REGB_MUX|output[6]~10_combout\ & 
-- (\U_REGA_MUX|output[6]~22_combout\ & !\U_ALU|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[6]~10_combout\,
	datab => \U_REGA_MUX|output[6]~22_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux25~5_combout\,
	combout => \U_ALU|Mux25~6_combout\);

-- Location: LCCOMB_X42_Y5_N16
\U_ALU|Mux25~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~7_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[6]~22_combout\)) # (!\U_ALU|Mux8~7_combout\ & ((\U_ALU|Mux25~6_combout\))))) # (!\U_ALU|Mux8~8_combout\ & (((!\U_ALU|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[6]~22_combout\,
	datab => \U_ALU|Mux8~8_combout\,
	datac => \U_ALU|Mux8~7_combout\,
	datad => \U_ALU|Mux25~6_combout\,
	combout => \U_ALU|Mux25~7_combout\);

-- Location: LCCOMB_X42_Y5_N14
\U_ALU|Mux25~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux25~7_combout\ & ((\U_ALU|Mult0|auto_generated|w569w\(6)))) # (!\U_ALU|Mux25~7_combout\ & (\U_ALU|Mult1|auto_generated|w513w\(6))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & 
-- (((\U_ALU|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mult1|auto_generated|w513w\(6),
	datac => \U_ALU|Mult0|auto_generated|w569w\(6),
	datad => \U_ALU|Mux25~7_combout\,
	combout => \U_ALU|Mux25~8_combout\);

-- Location: LCCOMB_X46_Y9_N20
\U_ALU|Mux25~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux25~9_combout\ = (\U_ALU|Mux25~8_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux25~8_combout\,
	combout => \U_ALU|Mux25~9_combout\);

-- Location: FF_X46_Y9_N21
\U_ALU_OUT|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux25~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(6));

-- Location: LCCOMB_X46_Y9_N28
\U_PC|output[6]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[6]~24_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(6))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux25~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(6),
	datab => \U_PC_MUX|Equal0~0_combout\,
	datad => \U_ALU|Mux25~9_combout\,
	combout => \U_PC|output[6]~24_combout\);

-- Location: FF_X46_Y9_N29
\U_PC|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[6]~24_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(4),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(6));

-- Location: LCCOMB_X52_Y8_N0
\U_IorD_MUX|output[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[6]~4_combout\ = (\IorD~input_o\ & ((\U_ALU_OUT|output\(6)))) # (!\IorD~input_o\ & (\U_PC|output\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(6),
	datab => \IorD~input_o\,
	datad => \U_ALU_OUT|output\(6),
	combout => \U_IorD_MUX|output[6]~4_combout\);

-- Location: LCCOMB_X52_Y10_N30
\U_MEMORY|U_MUX_3x1|output[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[10]~19_combout\ = (\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(10),
	combout => \U_MEMORY|U_MUX_3x1|output[10]~19_combout\);

-- Location: FF_X47_Y9_N29
\U_INSTRUCTION_REG|IR15to0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[10]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(10));

-- Location: LCCOMB_X43_Y9_N12
\U_ALU|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGA_MUX|output[1]~1_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((!\U_INSTRUCTION_REG|IR15to0\(10) & \U_ALU|ShiftLeft0~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[1]~1_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(10),
	datac => \U_ALU|ShiftLeft0~152_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_ALU|Mux30~8_combout\);

-- Location: LCCOMB_X41_Y9_N20
\U_ALU|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~2_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[2]~0_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[1]~1_combout\,
	datad => \U_REGA_MUX|output[2]~0_combout\,
	combout => \U_ALU|Mux30~2_combout\);

-- Location: LCCOMB_X40_Y9_N6
\U_ALU|ShiftRight1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~42_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[4]~18_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[3]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[3]~23_combout\,
	datad => \U_REGA_MUX|output[4]~18_combout\,
	combout => \U_ALU|ShiftRight1~42_combout\);

-- Location: LCCOMB_X40_Y9_N16
\U_ALU|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~3_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|Mux30~2_combout\) # ((\U_ALU|ShiftRight1~42_combout\ & \U_INSTRUCTION_REG|IR15to0\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~2_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight1~42_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|Mux30~3_combout\);

-- Location: LCCOMB_X40_Y9_N26
\U_ALU|ShiftRight1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~44_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[6]~22_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[5]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_REGA_MUX|output[5]~17_combout\,
	datac => \U_REGA_MUX|output[6]~22_combout\,
	combout => \U_ALU|ShiftRight1~44_combout\);

-- Location: LCCOMB_X40_Y9_N12
\U_ALU|ShiftRight0~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~67_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftRight1~43_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight1~44_combout\,
	datad => \U_ALU|ShiftRight1~43_combout\,
	combout => \U_ALU|ShiftRight0~67_combout\);

-- Location: LCCOMB_X40_Y9_N18
\U_ALU|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~4_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|Mux30~3_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(8) & \U_ALU|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_ALU|Mux30~3_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(8),
	datad => \U_ALU|ShiftRight0~67_combout\,
	combout => \U_ALU|Mux30~4_combout\);

-- Location: LCCOMB_X40_Y9_N24
\U_ALU|ShiftRight0~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~69_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftRight1~45_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight0~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_ALU|ShiftRight0~68_combout\,
	datad => \U_ALU|ShiftRight1~45_combout\,
	combout => \U_ALU|ShiftRight0~69_combout\);

-- Location: LCCOMB_X39_Y9_N28
\U_ALU|ShiftRight0~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~64_combout\ = (\U_ALU|ShiftLeft0~39_combout\ & ((\U_REGA_MUX|output[13]~28_combout\) # ((\U_REGA_MUX|output[15]~25_combout\ & \U_ALU|ShiftLeft0~41_combout\)))) # (!\U_ALU|ShiftLeft0~39_combout\ & (\U_REGA_MUX|output[15]~25_combout\ & 
-- ((\U_ALU|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~39_combout\,
	datab => \U_REGA_MUX|output[15]~25_combout\,
	datac => \U_REGA_MUX|output[13]~28_combout\,
	datad => \U_ALU|ShiftLeft0~41_combout\,
	combout => \U_ALU|ShiftRight0~64_combout\);

-- Location: LCCOMB_X39_Y9_N10
\U_ALU|ShiftRight0~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~63_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[16]~27_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[14]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[16]~27_combout\,
	datad => \U_REGA_MUX|output[14]~26_combout\,
	combout => \U_ALU|ShiftRight0~63_combout\);

-- Location: LCCOMB_X39_Y9_N14
\U_ALU|ShiftRight0~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~70_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~64_combout\) # (\U_ALU|ShiftRight0~63_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight0~69_combout\,
	datac => \U_ALU|ShiftRight0~64_combout\,
	datad => \U_ALU|ShiftRight0~63_combout\,
	combout => \U_ALU|ShiftRight0~70_combout\);

-- Location: LCCOMB_X40_Y9_N22
\U_ALU|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~5_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(10) & ((\U_ALU|Mux30~4_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(9) & \U_ALU|ShiftRight0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_ALU|Mux30~4_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_ALU|ShiftRight0~70_combout\,
	combout => \U_ALU|Mux30~5_combout\);

-- Location: LCCOMB_X43_Y9_N24
\U_ALU|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & ((\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_ALU|ShiftRight1~31_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|ShiftRight0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(10),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_ALU|ShiftRight0~44_combout\,
	datad => \U_ALU|ShiftRight1~31_combout\,
	combout => \U_ALU|Mux30~6_combout\);

-- Location: LCCOMB_X43_Y9_N18
\U_ALU|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_ALU|Mux30~5_combout\) # (\U_ALU|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_ALU|Mux30~5_combout\,
	datad => \U_ALU|Mux30~6_combout\,
	combout => \U_ALU|Mux30~7_combout\);

-- Location: LCCOMB_X44_Y9_N0
\U_ALU|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~9_combout\ = (\U_ALU|Mux31~6_combout\ & ((\U_ALU|Mux30~7_combout\) # ((\U_ALU|Mux30~8_combout\ & \U_ALU|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~8_combout\,
	datab => \U_ALU|Mux30~0_combout\,
	datac => \U_ALU|Mux31~6_combout\,
	datad => \U_ALU|Mux30~7_combout\,
	combout => \U_ALU|Mux30~9_combout\);

-- Location: LCCOMB_X44_Y9_N28
\U_ALU|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~12_combout\ = (\U_ALU|Mux30~9_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(5) & (!\U_INSTRUCTION_REG|IR15to0\(3) & \U_ALU|Mux30~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(5),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_ALU|Mux30~11_combout\,
	datad => \U_ALU|Mux30~9_combout\,
	combout => \U_ALU|Mux30~12_combout\);

-- Location: LCCOMB_X45_Y9_N24
\U_ALU|Mux30~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|w513w\(1)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|w569w\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult0|auto_generated|w569w\(1),
	datad => \U_ALU|Mult1|auto_generated|w513w\(1),
	combout => \U_ALU|Mux30~1_combout\);

-- Location: LCCOMB_X45_Y9_N4
\U_ALU|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux30~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & ((\U_ALU|Mux30~1_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_ALU|Mux30~12_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux30~1_combout\,
	combout => \U_ALU|Mux30~13_combout\);

-- Location: FF_X45_Y9_N5
\U_ALU_OUT|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux30~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(1));

-- Location: LCCOMB_X45_Y8_N22
\U_PC_MUX|output[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC_MUX|output[1]~1_combout\ = (!\PCSource[1]~input_o\ & ((\PCSource[0]~input_o\ & (\U_ALU_OUT|output\(1))) # (!\PCSource[0]~input_o\ & ((\U_ALU|Mux30~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[0]~input_o\,
	datab => \PCSource[1]~input_o\,
	datac => \U_ALU_OUT|output\(1),
	datad => \U_ALU|Mux30~13_combout\,
	combout => \U_PC_MUX|output[1]~1_combout\);

-- Location: FF_X45_Y8_N23
\U_PC|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC_MUX|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(1));

-- Location: LCCOMB_X45_Y8_N14
\U_REGA_MUX|output[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[1]~1_combout\ = (\ALUSrcA~input_o\ & ((\U_REGA|output\(1)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(1),
	datad => \U_REGA|output\(1),
	combout => \U_REGA_MUX|output[1]~1_combout\);

-- Location: LCCOMB_X49_Y9_N28
\U_ALU|Result~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~45_combout\ = (\U_REGB_MUX|output[5]~12_combout\) # ((\ALUSrcA~input_o\ & ((\U_REGA|output\(5)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_PC|output\(5),
	datac => \U_REGA|output\(5),
	datad => \U_REGB_MUX|output[5]~12_combout\,
	combout => \U_ALU|Result~45_combout\);

-- Location: LCCOMB_X43_Y9_N30
\U_ALU|Mux26~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & \U_ALU|Add0~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Add0~49_combout\,
	combout => \U_ALU|Mux26~2_combout\);

-- Location: LCCOMB_X39_Y8_N0
\U_ALU|ShiftRight0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~62_combout\ = (\U_ALU|ShiftLeft0~100_combout\) # ((\U_ALU|ShiftRight0~40_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[19]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_REGA_MUX|output[19]~14_combout\,
	datac => \U_ALU|ShiftLeft0~100_combout\,
	datad => \U_ALU|ShiftRight0~40_combout\,
	combout => \U_ALU|ShiftRight0~62_combout\);

-- Location: LCCOMB_X39_Y9_N26
\U_ALU|ShiftRight0~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~65_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~62_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~64_combout\) # (\U_ALU|ShiftRight0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight0~62_combout\,
	datac => \U_ALU|ShiftRight0~64_combout\,
	datad => \U_ALU|ShiftRight0~63_combout\,
	combout => \U_ALU|ShiftRight0~65_combout\);

-- Location: LCCOMB_X39_Y9_N4
\U_ALU|Mux26~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~0_combout\ = (\U_ALU|Mux24~2_combout\ & ((\U_ALU|Mux24~3_combout\ & (\U_ALU|ShiftRight0~65_combout\)) # (!\U_ALU|Mux24~3_combout\ & ((\U_ALU|ShiftRight1~39_combout\))))) # (!\U_ALU|Mux24~2_combout\ & (((\U_ALU|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~65_combout\,
	datab => \U_ALU|Mux24~2_combout\,
	datac => \U_ALU|Mux24~3_combout\,
	datad => \U_ALU|ShiftRight1~39_combout\,
	combout => \U_ALU|Mux26~0_combout\);

-- Location: LCCOMB_X39_Y9_N18
\U_ALU|Mux26~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~1_combout\ = (\U_ALU|Mux24~1_combout\ & (((\U_ALU|Mux26~0_combout\)))) # (!\U_ALU|Mux24~1_combout\ & ((\U_ALU|Mux26~0_combout\ & ((\U_ALU|ShiftRight0~69_combout\))) # (!\U_ALU|Mux26~0_combout\ & (\U_ALU|ShiftRight0~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~67_combout\,
	datab => \U_ALU|Mux24~1_combout\,
	datac => \U_ALU|Mux26~0_combout\,
	datad => \U_ALU|ShiftRight0~69_combout\,
	combout => \U_ALU|Mux26~1_combout\);

-- Location: LCCOMB_X43_Y9_N8
\U_ALU|Mux26~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~3_combout\ = (\U_ALU|Mux24~4_combout\ & ((\U_ALU|Mux24~5_combout\ & (\U_ALU|Mux26~2_combout\)) # (!\U_ALU|Mux24~5_combout\ & ((\U_ALU|Mux26~1_combout\))))) # (!\U_ALU|Mux24~4_combout\ & (\U_ALU|Mux24~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~4_combout\,
	datab => \U_ALU|Mux24~5_combout\,
	datac => \U_ALU|Mux26~2_combout\,
	datad => \U_ALU|Mux26~1_combout\,
	combout => \U_ALU|Mux26~3_combout\);

-- Location: LCCOMB_X43_Y9_N22
\U_ALU|Mux26~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~4_combout\ = (\U_ALU|Mux24~0_combout\ & ((\U_ALU|Mux26~3_combout\ & (\U_ALU|ShiftRight0~49_combout\)) # (!\U_ALU|Mux26~3_combout\ & ((\U_ALU|ShiftLeft0~135_combout\))))) # (!\U_ALU|Mux24~0_combout\ & (((\U_ALU|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~49_combout\,
	datab => \U_ALU|Mux24~0_combout\,
	datac => \U_ALU|Mux26~3_combout\,
	datad => \U_ALU|ShiftLeft0~135_combout\,
	combout => \U_ALU|Mux26~4_combout\);

-- Location: LCCOMB_X50_Y9_N16
\U_ALU|Mux26~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~5_combout\ = (\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~45_combout\ & (\U_ALU|Mux3~3_combout\))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux26~4_combout\) # (!\U_ALU|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Result~45_combout\,
	datac => \U_ALU|Mux3~3_combout\,
	datad => \U_ALU|Mux26~4_combout\,
	combout => \U_ALU|Mux26~5_combout\);

-- Location: LCCOMB_X50_Y9_N2
\U_ALU|Mux26~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux26~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[5]~17_combout\ & (\U_REGB_MUX|output[5]~12_combout\ $ (!\U_ALU|Mux26~5_combout\))) # (!\U_REGA_MUX|output[5]~17_combout\ & 
-- (\U_REGB_MUX|output[5]~12_combout\ & !\U_ALU|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[5]~17_combout\,
	datab => \U_REGB_MUX|output[5]~12_combout\,
	datac => \U_ALU|Mux3~5_combout\,
	datad => \U_ALU|Mux26~5_combout\,
	combout => \U_ALU|Mux26~6_combout\);

-- Location: LCCOMB_X50_Y9_N20
\U_ALU|Mux26~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~7_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & (\U_REGA_MUX|output[5]~17_combout\)) # (!\U_ALU|Mux8~7_combout\ & ((\U_ALU|Mux26~6_combout\))))) # (!\U_ALU|Mux8~8_combout\ & (!\U_ALU|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~8_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_REGA_MUX|output[5]~17_combout\,
	datad => \U_ALU|Mux26~6_combout\,
	combout => \U_ALU|Mux26~7_combout\);

-- Location: LCCOMB_X50_Y9_N18
\U_ALU|Mux26~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux26~7_combout\ & (\U_ALU|Mult0|auto_generated|w569w\(5))) # (!\U_ALU|Mux26~7_combout\ & ((\U_ALU|Mult1|auto_generated|w513w\(5)))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & 
-- (((\U_ALU|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|w569w\(5),
	datab => \U_ALU|Mult1|auto_generated|w513w\(5),
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux26~7_combout\,
	combout => \U_ALU|Mux26~8_combout\);

-- Location: LCCOMB_X50_Y9_N0
\U_ALU|Mux26~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux26~9_combout\ = (\U_ALU|Mux26~8_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mux26~8_combout\,
	combout => \U_ALU|Mux26~9_combout\);

-- Location: FF_X50_Y9_N1
\U_ALU_OUT|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux26~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(5));

-- Location: LCCOMB_X50_Y9_N26
\U_IorD_MUX|output[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[5]~3_combout\ = (\IorD~input_o\ & (\U_ALU_OUT|output\(5))) # (!\IorD~input_o\ & ((\U_PC|output\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(5),
	datac => \IorD~input_o\,
	datad => \U_PC|output\(5),
	combout => \U_IorD_MUX|output[5]~3_combout\);

-- Location: LCCOMB_X55_Y8_N14
\U_MEMORY|U_MUX_3x1|output[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[2]~5_combout\ = (\U_MEMORY|U_MUX_3x1|output[2]~4_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMREAD|output\(1),
	datab => \U_MEMORY|U_MUX_3x1|output[2]~4_combout\,
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(2),
	combout => \U_MEMORY|U_MUX_3x1|output[2]~5_combout\);

-- Location: FF_X47_Y8_N23
\U_INSTRUCTION_REG|IR15to0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[2]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(2));

-- Location: LCCOMB_X45_Y9_N22
\U_ALU|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux0~7_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3) & !\U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux0~7_combout\);

-- Location: LCCOMB_X49_Y8_N14
\U_ALU|Result~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~44_combout\ = (\U_REGB_MUX|output[4]~8_combout\) # ((\ALUSrcA~input_o\ & (\U_REGA|output\(4))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_REGA|output\(4),
	datac => \U_PC|output\(4),
	datad => \U_REGB_MUX|output[4]~8_combout\,
	combout => \U_ALU|Result~44_combout\);

-- Location: LCCOMB_X44_Y8_N8
\U_ALU|Mux27~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~2_combout\ = (\U_ALU|Add0~47_combout\ & \U_INSTRUCTION_REG|IR15to0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|Add0~47_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux27~2_combout\);

-- Location: LCCOMB_X41_Y8_N8
\U_ALU|ShiftRight1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[5]~17_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[4]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[4]~18_combout\,
	datad => \U_REGA_MUX|output[5]~17_combout\,
	combout => \U_ALU|ShiftRight1~12_combout\);

-- Location: LCCOMB_X41_Y8_N20
\U_ALU|ShiftRight0~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~60_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (\U_ALU|ShiftRight1~13_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_ALU|ShiftRight1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|ShiftRight1~13_combout\,
	datac => \U_ALU|ShiftRight1~12_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(7),
	combout => \U_ALU|ShiftRight0~60_combout\);

-- Location: LCCOMB_X40_Y6_N10
\U_ALU|Mux27~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~0_combout\ = (\U_ALU|Mux24~2_combout\ & ((\U_ALU|Mux24~3_combout\ & (\U_ALU|ShiftRight0~57_combout\)) # (!\U_ALU|Mux24~3_combout\ & ((\U_ALU|ShiftRight1~38_combout\))))) # (!\U_ALU|Mux24~2_combout\ & (((\U_ALU|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~57_combout\,
	datab => \U_ALU|Mux24~2_combout\,
	datac => \U_ALU|Mux24~3_combout\,
	datad => \U_ALU|ShiftRight1~38_combout\,
	combout => \U_ALU|Mux27~0_combout\);

-- Location: LCCOMB_X40_Y6_N4
\U_ALU|Mux27~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~1_combout\ = (\U_ALU|Mux24~1_combout\ & (((\U_ALU|Mux27~0_combout\)))) # (!\U_ALU|Mux24~1_combout\ & ((\U_ALU|Mux27~0_combout\ & ((\U_ALU|ShiftRight0~58_combout\))) # (!\U_ALU|Mux27~0_combout\ & (\U_ALU|ShiftRight0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~1_combout\,
	datab => \U_ALU|ShiftRight0~60_combout\,
	datac => \U_ALU|ShiftRight0~58_combout\,
	datad => \U_ALU|Mux27~0_combout\,
	combout => \U_ALU|Mux27~1_combout\);

-- Location: LCCOMB_X44_Y8_N10
\U_ALU|Mux27~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~3_combout\ = (\U_ALU|Mux24~5_combout\ & (((\U_ALU|Mux27~2_combout\)) # (!\U_ALU|Mux24~4_combout\))) # (!\U_ALU|Mux24~5_combout\ & (\U_ALU|Mux24~4_combout\ & ((\U_ALU|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux24~5_combout\,
	datab => \U_ALU|Mux24~4_combout\,
	datac => \U_ALU|Mux27~2_combout\,
	datad => \U_ALU|Mux27~1_combout\,
	combout => \U_ALU|Mux27~3_combout\);

-- Location: LCCOMB_X44_Y8_N0
\U_ALU|Mux27~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~4_combout\ = (\U_ALU|Mux24~0_combout\ & ((\U_ALU|Mux27~3_combout\ & (!\U_ALU|ShiftRight1~37_combout\)) # (!\U_ALU|Mux27~3_combout\ & ((\U_ALU|ShiftLeft0~134_combout\))))) # (!\U_ALU|Mux24~0_combout\ & (((\U_ALU|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~37_combout\,
	datab => \U_ALU|Mux24~0_combout\,
	datac => \U_ALU|ShiftLeft0~134_combout\,
	datad => \U_ALU|Mux27~3_combout\,
	combout => \U_ALU|Mux27~4_combout\);

-- Location: LCCOMB_X44_Y8_N2
\U_ALU|Mux27~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~5_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~44_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux27~4_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Result~44_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux27~4_combout\,
	combout => \U_ALU|Mux27~5_combout\);

-- Location: LCCOMB_X44_Y8_N4
\U_ALU|Mux27~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux27~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGB_MUX|output[4]~8_combout\ & (\U_REGA_MUX|output[4]~18_combout\ $ (!\U_ALU|Mux27~5_combout\))) # (!\U_REGB_MUX|output[4]~8_combout\ & 
-- (\U_REGA_MUX|output[4]~18_combout\ & !\U_ALU|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_REGB_MUX|output[4]~8_combout\,
	datac => \U_REGA_MUX|output[4]~18_combout\,
	datad => \U_ALU|Mux27~5_combout\,
	combout => \U_ALU|Mux27~6_combout\);

-- Location: LCCOMB_X44_Y8_N6
\U_ALU|Mux27~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~7_combout\ = (\U_ALU|Mux8~8_combout\ & ((\U_ALU|Mux8~7_combout\ & ((\U_REGA_MUX|output[4]~18_combout\))) # (!\U_ALU|Mux8~7_combout\ & (\U_ALU|Mux27~6_combout\)))) # (!\U_ALU|Mux8~8_combout\ & (!\U_ALU|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux8~8_combout\,
	datab => \U_ALU|Mux8~7_combout\,
	datac => \U_ALU|Mux27~6_combout\,
	datad => \U_REGA_MUX|output[4]~18_combout\,
	combout => \U_ALU|Mux27~7_combout\);

-- Location: LCCOMB_X44_Y8_N12
\U_ALU|Mux27~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_ALU|Mux27~7_combout\ & ((\U_ALU|Mult0|auto_generated|w569w\(4)))) # (!\U_ALU|Mux27~7_combout\ & (\U_ALU|Mult1|auto_generated|w513w\(4))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & 
-- (((\U_ALU|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mult1|auto_generated|w513w\(4),
	datac => \U_ALU|Mult0|auto_generated|w569w\(4),
	datad => \U_ALU|Mux27~7_combout\,
	combout => \U_ALU|Mux27~8_combout\);

-- Location: LCCOMB_X49_Y8_N10
\U_ALU|Mux27~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux27~9_combout\ = (\U_ALU|Mux27~8_combout\ & ((\U_ALU|Mux0~7_combout\) # (!\U_INSTRUCTION_REG|IR15to0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux0~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux27~8_combout\,
	combout => \U_ALU|Mux27~9_combout\);

-- Location: FF_X49_Y8_N11
\U_ALU_OUT|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux27~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(4));

-- Location: LCCOMB_X49_Y8_N30
\U_PC|output[4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[4]~22_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(4))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux27~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(4),
	datad => \U_ALU|Mux27~9_combout\,
	combout => \U_PC|output[4]~22_combout\);

-- Location: FF_X49_Y8_N31
\U_PC|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[4]~22_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(2),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(4));

-- Location: LCCOMB_X52_Y8_N26
\U_IorD_MUX|output[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[4]~2_combout\ = (\IorD~input_o\ & ((\U_ALU_OUT|output\(4)))) # (!\IorD~input_o\ & (\U_PC|output\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(4),
	datab => \U_ALU_OUT|output\(4),
	datad => \IorD~input_o\,
	combout => \U_IorD_MUX|output[4]~2_combout\);

-- Location: LCCOMB_X54_Y8_N0
\U_MEMORY|U_MUX_3x1|output[5]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[5]~11_combout\ = (\U_MEMORY|U_MUX_3x1|output[5]~10_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMREAD|output\(1),
	datab => \U_MEMORY|U_MUX_3x1|output[5]~10_combout\,
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_MEMORY|U_MUX_3x1|output[5]~11_combout\);

-- Location: FF_X49_Y9_N27
\U_INSTRUCTION_REG|IR15to0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[5]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(5));

-- Location: LCCOMB_X46_Y4_N10
\U_ALU|Mux64~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux64~4_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(5) $ (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(5),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux64~4_combout\);

-- Location: LCCOMB_X43_Y5_N0
\U_ALU|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~1_cout\ = CARRY((!\U_REGA_MUX|output[0]~2_combout\ & \U_REGB_MUX|output[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[0]~2_combout\,
	datab => \U_REGB_MUX|output[0]~0_combout\,
	datad => VCC,
	cout => \U_ALU|LessThan1~1_cout\);

-- Location: LCCOMB_X43_Y5_N2
\U_ALU|LessThan1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~3_cout\ = CARRY((\U_REGB_MUX|output[1]~47_combout\ & (\U_REGA_MUX|output[1]~1_combout\ & !\U_ALU|LessThan1~1_cout\)) # (!\U_REGB_MUX|output[1]~47_combout\ & ((\U_REGA_MUX|output[1]~1_combout\) # (!\U_ALU|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[1]~47_combout\,
	datab => \U_REGA_MUX|output[1]~1_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~1_cout\,
	cout => \U_ALU|LessThan1~3_cout\);

-- Location: LCCOMB_X43_Y5_N4
\U_ALU|LessThan1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~5_cout\ = CARRY((\U_REGB_MUX|output[2]~2_combout\ & ((!\U_ALU|LessThan1~3_cout\) # (!\U_REGA_MUX|output[2]~0_combout\))) # (!\U_REGB_MUX|output[2]~2_combout\ & (!\U_REGA_MUX|output[2]~0_combout\ & !\U_ALU|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[2]~2_combout\,
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~3_cout\,
	cout => \U_ALU|LessThan1~5_cout\);

-- Location: LCCOMB_X43_Y5_N6
\U_ALU|LessThan1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~7_cout\ = CARRY((\U_REGA_MUX|output[3]~23_combout\ & ((!\U_ALU|LessThan1~5_cout\) # (!\U_REGB_MUX|output[3]~6_combout\))) # (!\U_REGA_MUX|output[3]~23_combout\ & (!\U_REGB_MUX|output[3]~6_combout\ & !\U_ALU|LessThan1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[3]~23_combout\,
	datab => \U_REGB_MUX|output[3]~6_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~5_cout\,
	cout => \U_ALU|LessThan1~7_cout\);

-- Location: LCCOMB_X43_Y5_N8
\U_ALU|LessThan1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~9_cout\ = CARRY((\U_REGA_MUX|output[4]~18_combout\ & (\U_REGB_MUX|output[4]~8_combout\ & !\U_ALU|LessThan1~7_cout\)) # (!\U_REGA_MUX|output[4]~18_combout\ & ((\U_REGB_MUX|output[4]~8_combout\) # (!\U_ALU|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[4]~18_combout\,
	datab => \U_REGB_MUX|output[4]~8_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~7_cout\,
	cout => \U_ALU|LessThan1~9_cout\);

-- Location: LCCOMB_X43_Y5_N10
\U_ALU|LessThan1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~11_cout\ = CARRY((\U_REGA_MUX|output[5]~17_combout\ & ((!\U_ALU|LessThan1~9_cout\) # (!\U_REGB_MUX|output[5]~12_combout\))) # (!\U_REGA_MUX|output[5]~17_combout\ & (!\U_REGB_MUX|output[5]~12_combout\ & !\U_ALU|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[5]~17_combout\,
	datab => \U_REGB_MUX|output[5]~12_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~9_cout\,
	cout => \U_ALU|LessThan1~11_cout\);

-- Location: LCCOMB_X43_Y5_N12
\U_ALU|LessThan1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~13_cout\ = CARRY((\U_REGB_MUX|output[6]~10_combout\ & ((!\U_ALU|LessThan1~11_cout\) # (!\U_REGA_MUX|output[6]~22_combout\))) # (!\U_REGB_MUX|output[6]~10_combout\ & (!\U_REGA_MUX|output[6]~22_combout\ & !\U_ALU|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[6]~10_combout\,
	datab => \U_REGA_MUX|output[6]~22_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~11_cout\,
	cout => \U_ALU|LessThan1~13_cout\);

-- Location: LCCOMB_X43_Y5_N14
\U_ALU|LessThan1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~15_cout\ = CARRY((\U_REGB_MUX|output[7]~14_combout\ & (\U_REGA_MUX|output[7]~21_combout\ & !\U_ALU|LessThan1~13_cout\)) # (!\U_REGB_MUX|output[7]~14_combout\ & ((\U_REGA_MUX|output[7]~21_combout\) # (!\U_ALU|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[7]~14_combout\,
	datab => \U_REGA_MUX|output[7]~21_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~13_cout\,
	cout => \U_ALU|LessThan1~15_cout\);

-- Location: LCCOMB_X43_Y5_N16
\U_ALU|LessThan1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~17_cout\ = CARRY((\U_REGA_MUX|output[8]~20_combout\ & (\U_REGB_MUX|output[8]~16_combout\ & !\U_ALU|LessThan1~15_cout\)) # (!\U_REGA_MUX|output[8]~20_combout\ & ((\U_REGB_MUX|output[8]~16_combout\) # (!\U_ALU|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[8]~20_combout\,
	datab => \U_REGB_MUX|output[8]~16_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~15_cout\,
	cout => \U_ALU|LessThan1~17_cout\);

-- Location: LCCOMB_X43_Y5_N18
\U_ALU|LessThan1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~19_cout\ = CARRY((\U_REGA_MUX|output[9]~19_combout\ & ((!\U_ALU|LessThan1~17_cout\) # (!\U_REGB_MUX|output[9]~20_combout\))) # (!\U_REGA_MUX|output[9]~19_combout\ & (!\U_REGB_MUX|output[9]~20_combout\ & !\U_ALU|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[9]~19_combout\,
	datab => \U_REGB_MUX|output[9]~20_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~17_cout\,
	cout => \U_ALU|LessThan1~19_cout\);

-- Location: LCCOMB_X43_Y5_N20
\U_ALU|LessThan1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~21_cout\ = CARRY((\U_REGB_MUX|output[10]~18_combout\ & ((!\U_ALU|LessThan1~19_cout\) # (!\U_REGA_MUX|output[10]~31_combout\))) # (!\U_REGB_MUX|output[10]~18_combout\ & (!\U_REGA_MUX|output[10]~31_combout\ & !\U_ALU|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[10]~18_combout\,
	datab => \U_REGA_MUX|output[10]~31_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~19_cout\,
	cout => \U_ALU|LessThan1~21_cout\);

-- Location: LCCOMB_X43_Y5_N22
\U_ALU|LessThan1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~23_cout\ = CARRY((\U_REGB_MUX|output[11]~22_combout\ & (\U_REGA_MUX|output[11]~30_combout\ & !\U_ALU|LessThan1~21_cout\)) # (!\U_REGB_MUX|output[11]~22_combout\ & ((\U_REGA_MUX|output[11]~30_combout\) # (!\U_ALU|LessThan1~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[11]~22_combout\,
	datab => \U_REGA_MUX|output[11]~30_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~21_cout\,
	cout => \U_ALU|LessThan1~23_cout\);

-- Location: LCCOMB_X43_Y5_N24
\U_ALU|LessThan1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~25_cout\ = CARRY((\U_REGA_MUX|output[12]~29_combout\ & (\U_REGB_MUX|output[12]~24_combout\ & !\U_ALU|LessThan1~23_cout\)) # (!\U_REGA_MUX|output[12]~29_combout\ & ((\U_REGB_MUX|output[12]~24_combout\) # (!\U_ALU|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[12]~29_combout\,
	datab => \U_REGB_MUX|output[12]~24_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~23_cout\,
	cout => \U_ALU|LessThan1~25_cout\);

-- Location: LCCOMB_X43_Y5_N26
\U_ALU|LessThan1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~27_cout\ = CARRY((\U_REGB_MUX|output[13]~26_combout\ & (\U_REGA_MUX|output[13]~28_combout\ & !\U_ALU|LessThan1~25_cout\)) # (!\U_REGB_MUX|output[13]~26_combout\ & ((\U_REGA_MUX|output[13]~28_combout\) # (!\U_ALU|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[13]~26_combout\,
	datab => \U_REGA_MUX|output[13]~28_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~25_cout\,
	cout => \U_ALU|LessThan1~27_cout\);

-- Location: LCCOMB_X43_Y5_N28
\U_ALU|LessThan1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~29_cout\ = CARRY((\U_REGA_MUX|output[14]~26_combout\ & (\U_REGB_MUX|output[14]~28_combout\ & !\U_ALU|LessThan1~27_cout\)) # (!\U_REGA_MUX|output[14]~26_combout\ & ((\U_REGB_MUX|output[14]~28_combout\) # (!\U_ALU|LessThan1~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[14]~26_combout\,
	datab => \U_REGB_MUX|output[14]~28_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~27_cout\,
	cout => \U_ALU|LessThan1~29_cout\);

-- Location: LCCOMB_X43_Y5_N30
\U_ALU|LessThan1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~31_cout\ = CARRY((\U_REGB_MUX|output[15]~32_combout\ & (\U_REGA_MUX|output[15]~25_combout\ & !\U_ALU|LessThan1~29_cout\)) # (!\U_REGB_MUX|output[15]~32_combout\ & ((\U_REGA_MUX|output[15]~25_combout\) # (!\U_ALU|LessThan1~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[15]~32_combout\,
	datab => \U_REGA_MUX|output[15]~25_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~29_cout\,
	cout => \U_ALU|LessThan1~31_cout\);

-- Location: LCCOMB_X43_Y4_N0
\U_ALU|LessThan1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~33_cout\ = CARRY((\U_REGB_MUX|output[16]~30_combout\ & ((!\U_ALU|LessThan1~31_cout\) # (!\U_REGA_MUX|output[16]~27_combout\))) # (!\U_REGB_MUX|output[16]~30_combout\ & (!\U_REGA_MUX|output[16]~27_combout\ & !\U_ALU|LessThan1~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[16]~30_combout\,
	datab => \U_REGA_MUX|output[16]~27_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~31_cout\,
	cout => \U_ALU|LessThan1~33_cout\);

-- Location: LCCOMB_X43_Y4_N2
\U_ALU|LessThan1~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~35_cout\ = CARRY((\U_REGB_MUX|output[17]~34_combout\ & (\U_REGA_MUX|output[17]~24_combout\ & !\U_ALU|LessThan1~33_cout\)) # (!\U_REGB_MUX|output[17]~34_combout\ & ((\U_REGA_MUX|output[17]~24_combout\) # (!\U_ALU|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[17]~34_combout\,
	datab => \U_REGA_MUX|output[17]~24_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~33_cout\,
	cout => \U_ALU|LessThan1~35_cout\);

-- Location: LCCOMB_X43_Y4_N4
\U_ALU|LessThan1~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~37_cout\ = CARRY((\U_REGB_MUX|output[18]~36_combout\ & ((!\U_ALU|LessThan1~35_cout\) # (!\U_REGA_MUX|output[18]~16_combout\))) # (!\U_REGB_MUX|output[18]~36_combout\ & (!\U_REGA_MUX|output[18]~16_combout\ & !\U_ALU|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[18]~36_combout\,
	datab => \U_REGA_MUX|output[18]~16_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~35_cout\,
	cout => \U_ALU|LessThan1~37_cout\);

-- Location: LCCOMB_X43_Y4_N6
\U_ALU|LessThan1~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~39_cout\ = CARRY((\U_REGA_MUX|output[19]~14_combout\ & ((!\U_ALU|LessThan1~37_cout\) # (!\U_REGB_MUX|output[19]~38_combout\))) # (!\U_REGA_MUX|output[19]~14_combout\ & (!\U_REGB_MUX|output[19]~38_combout\ & !\U_ALU|LessThan1~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[19]~14_combout\,
	datab => \U_REGB_MUX|output[19]~38_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~37_cout\,
	cout => \U_ALU|LessThan1~39_cout\);

-- Location: LCCOMB_X43_Y4_N8
\U_ALU|LessThan1~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~41_cout\ = CARRY((\U_REGA_MUX|output[20]~15_combout\ & (\U_REGB_MUX|output[20]~37_combout\ & !\U_ALU|LessThan1~39_cout\)) # (!\U_REGA_MUX|output[20]~15_combout\ & ((\U_REGB_MUX|output[20]~37_combout\) # (!\U_ALU|LessThan1~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_REGB_MUX|output[20]~37_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~39_cout\,
	cout => \U_ALU|LessThan1~41_cout\);

-- Location: LCCOMB_X43_Y4_N10
\U_ALU|LessThan1~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~43_cout\ = CARRY((\U_REGB_MUX|output[21]~39_combout\ & (\U_REGA_MUX|output[21]~13_combout\ & !\U_ALU|LessThan1~41_cout\)) # (!\U_REGB_MUX|output[21]~39_combout\ & ((\U_REGA_MUX|output[21]~13_combout\) # (!\U_ALU|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[21]~39_combout\,
	datab => \U_REGA_MUX|output[21]~13_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~41_cout\,
	cout => \U_ALU|LessThan1~43_cout\);

-- Location: LCCOMB_X43_Y4_N12
\U_ALU|LessThan1~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~45_cout\ = CARRY((\U_REGB_MUX|output[22]~40_combout\ & ((!\U_ALU|LessThan1~43_cout\) # (!\U_REGA_MUX|output[22]~11_combout\))) # (!\U_REGB_MUX|output[22]~40_combout\ & (!\U_REGA_MUX|output[22]~11_combout\ & !\U_ALU|LessThan1~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[22]~40_combout\,
	datab => \U_REGA_MUX|output[22]~11_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~43_cout\,
	cout => \U_ALU|LessThan1~45_cout\);

-- Location: LCCOMB_X43_Y4_N14
\U_ALU|LessThan1~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~47_cout\ = CARRY((\U_REGA_MUX|output[23]~10_combout\ & ((!\U_ALU|LessThan1~45_cout\) # (!\U_REGB_MUX|output[23]~42_combout\))) # (!\U_REGA_MUX|output[23]~10_combout\ & (!\U_REGB_MUX|output[23]~42_combout\ & !\U_ALU|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[23]~10_combout\,
	datab => \U_REGB_MUX|output[23]~42_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~45_cout\,
	cout => \U_ALU|LessThan1~47_cout\);

-- Location: LCCOMB_X43_Y4_N16
\U_ALU|LessThan1~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~49_cout\ = CARRY((\U_REGB_MUX|output[24]~41_combout\ & ((!\U_ALU|LessThan1~47_cout\) # (!\U_REGA_MUX|output[24]~12_combout\))) # (!\U_REGB_MUX|output[24]~41_combout\ & (!\U_REGA_MUX|output[24]~12_combout\ & !\U_ALU|LessThan1~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[24]~41_combout\,
	datab => \U_REGA_MUX|output[24]~12_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~47_cout\,
	cout => \U_ALU|LessThan1~49_cout\);

-- Location: LCCOMB_X43_Y4_N18
\U_ALU|LessThan1~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~51_cout\ = CARRY((\U_REGA_MUX|output[25]~9_combout\ & ((!\U_ALU|LessThan1~49_cout\) # (!\U_REGB_MUX|output[25]~44_combout\))) # (!\U_REGA_MUX|output[25]~9_combout\ & (!\U_REGB_MUX|output[25]~44_combout\ & !\U_ALU|LessThan1~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[25]~9_combout\,
	datab => \U_REGB_MUX|output[25]~44_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~49_cout\,
	cout => \U_ALU|LessThan1~51_cout\);

-- Location: LCCOMB_X43_Y4_N20
\U_ALU|LessThan1~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~53_cout\ = CARRY((\U_REGB_MUX|output[26]~43_combout\ & ((!\U_ALU|LessThan1~51_cout\) # (!\U_REGA_MUX|output[26]~6_combout\))) # (!\U_REGB_MUX|output[26]~43_combout\ & (!\U_REGA_MUX|output[26]~6_combout\ & !\U_ALU|LessThan1~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[26]~43_combout\,
	datab => \U_REGA_MUX|output[26]~6_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~51_cout\,
	cout => \U_ALU|LessThan1~53_cout\);

-- Location: LCCOMB_X43_Y4_N22
\U_ALU|LessThan1~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~55_cout\ = CARRY((\U_REGA_MUX|output[27]~4_combout\ & ((!\U_ALU|LessThan1~53_cout\) # (!\U_REGB_MUX|output[27]~46_combout\))) # (!\U_REGA_MUX|output[27]~4_combout\ & (!\U_REGB_MUX|output[27]~46_combout\ & !\U_ALU|LessThan1~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[27]~4_combout\,
	datab => \U_REGB_MUX|output[27]~46_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~53_cout\,
	cout => \U_ALU|LessThan1~55_cout\);

-- Location: LCCOMB_X43_Y4_N24
\U_ALU|LessThan1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~57_cout\ = CARRY((\U_REGA_MUX|output[28]~5_combout\ & (\U_REGB_MUX|output[28]~45_combout\ & !\U_ALU|LessThan1~55_cout\)) # (!\U_REGA_MUX|output[28]~5_combout\ & ((\U_REGB_MUX|output[28]~45_combout\) # (!\U_ALU|LessThan1~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[28]~5_combout\,
	datab => \U_REGB_MUX|output[28]~45_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~55_cout\,
	cout => \U_ALU|LessThan1~57_cout\);

-- Location: LCCOMB_X43_Y4_N26
\U_ALU|LessThan1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~59_cout\ = CARRY((\U_REGB_MUX|output[29]~49_combout\ & (\U_REGA_MUX|output[29]~3_combout\ & !\U_ALU|LessThan1~57_cout\)) # (!\U_REGB_MUX|output[29]~49_combout\ & ((\U_REGA_MUX|output[29]~3_combout\) # (!\U_ALU|LessThan1~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[29]~49_combout\,
	datab => \U_REGA_MUX|output[29]~3_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~57_cout\,
	cout => \U_ALU|LessThan1~59_cout\);

-- Location: LCCOMB_X43_Y4_N28
\U_ALU|LessThan1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~61_cout\ = CARRY((\U_REGB_MUX|output[30]~48_combout\ & ((!\U_ALU|LessThan1~59_cout\) # (!\U_REGA_MUX|output[30]~8_combout\))) # (!\U_REGB_MUX|output[30]~48_combout\ & (!\U_REGA_MUX|output[30]~8_combout\ & !\U_ALU|LessThan1~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[30]~48_combout\,
	datab => \U_REGA_MUX|output[30]~8_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan1~59_cout\,
	cout => \U_ALU|LessThan1~61_cout\);

-- Location: LCCOMB_X43_Y4_N30
\U_ALU|LessThan1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan1~62_combout\ = (\U_REGA_MUX|output[31]~7_combout\ & (\U_ALU|LessThan1~61_cout\ & \U_REGB_MUX|output[31]~4_combout\)) # (!\U_REGA_MUX|output[31]~7_combout\ & ((\U_ALU|LessThan1~61_cout\) # (\U_REGB_MUX|output[31]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_REGB_MUX|output[31]~4_combout\,
	cin => \U_ALU|LessThan1~61_cout\,
	combout => \U_ALU|LessThan1~62_combout\);

-- Location: LCCOMB_X44_Y5_N0
\U_ALU|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~1_cout\ = CARRY((\U_REGB_MUX|output[0]~0_combout\ & !\U_REGA_MUX|output[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[0]~0_combout\,
	datab => \U_REGA_MUX|output[0]~2_combout\,
	datad => VCC,
	cout => \U_ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X44_Y5_N2
\U_ALU|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~3_cout\ = CARRY((\U_REGB_MUX|output[1]~47_combout\ & (\U_REGA_MUX|output[1]~1_combout\ & !\U_ALU|LessThan0~1_cout\)) # (!\U_REGB_MUX|output[1]~47_combout\ & ((\U_REGA_MUX|output[1]~1_combout\) # (!\U_ALU|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[1]~47_combout\,
	datab => \U_REGA_MUX|output[1]~1_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~1_cout\,
	cout => \U_ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X44_Y5_N4
\U_ALU|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~5_cout\ = CARRY((\U_REGA_MUX|output[2]~0_combout\ & (\U_REGB_MUX|output[2]~2_combout\ & !\U_ALU|LessThan0~3_cout\)) # (!\U_REGA_MUX|output[2]~0_combout\ & ((\U_REGB_MUX|output[2]~2_combout\) # (!\U_ALU|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[2]~0_combout\,
	datab => \U_REGB_MUX|output[2]~2_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~3_cout\,
	cout => \U_ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X44_Y5_N6
\U_ALU|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~7_cout\ = CARRY((\U_REGA_MUX|output[3]~23_combout\ & ((!\U_ALU|LessThan0~5_cout\) # (!\U_REGB_MUX|output[3]~6_combout\))) # (!\U_REGA_MUX|output[3]~23_combout\ & (!\U_REGB_MUX|output[3]~6_combout\ & !\U_ALU|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[3]~23_combout\,
	datab => \U_REGB_MUX|output[3]~6_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~5_cout\,
	cout => \U_ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X44_Y5_N8
\U_ALU|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~9_cout\ = CARRY((\U_REGB_MUX|output[4]~8_combout\ & ((!\U_ALU|LessThan0~7_cout\) # (!\U_REGA_MUX|output[4]~18_combout\))) # (!\U_REGB_MUX|output[4]~8_combout\ & (!\U_REGA_MUX|output[4]~18_combout\ & !\U_ALU|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[4]~8_combout\,
	datab => \U_REGA_MUX|output[4]~18_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~7_cout\,
	cout => \U_ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X44_Y5_N10
\U_ALU|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~11_cout\ = CARRY((\U_REGA_MUX|output[5]~17_combout\ & ((!\U_ALU|LessThan0~9_cout\) # (!\U_REGB_MUX|output[5]~12_combout\))) # (!\U_REGA_MUX|output[5]~17_combout\ & (!\U_REGB_MUX|output[5]~12_combout\ & !\U_ALU|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[5]~17_combout\,
	datab => \U_REGB_MUX|output[5]~12_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~9_cout\,
	cout => \U_ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X44_Y5_N12
\U_ALU|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~13_cout\ = CARRY((\U_REGA_MUX|output[6]~22_combout\ & (\U_REGB_MUX|output[6]~10_combout\ & !\U_ALU|LessThan0~11_cout\)) # (!\U_REGA_MUX|output[6]~22_combout\ & ((\U_REGB_MUX|output[6]~10_combout\) # (!\U_ALU|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[6]~22_combout\,
	datab => \U_REGB_MUX|output[6]~10_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~11_cout\,
	cout => \U_ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X44_Y5_N14
\U_ALU|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~15_cout\ = CARRY((\U_REGA_MUX|output[7]~21_combout\ & ((!\U_ALU|LessThan0~13_cout\) # (!\U_REGB_MUX|output[7]~14_combout\))) # (!\U_REGA_MUX|output[7]~21_combout\ & (!\U_REGB_MUX|output[7]~14_combout\ & !\U_ALU|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[7]~21_combout\,
	datab => \U_REGB_MUX|output[7]~14_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~13_cout\,
	cout => \U_ALU|LessThan0~15_cout\);

-- Location: LCCOMB_X44_Y5_N16
\U_ALU|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~17_cout\ = CARRY((\U_REGB_MUX|output[8]~16_combout\ & ((!\U_ALU|LessThan0~15_cout\) # (!\U_REGA_MUX|output[8]~20_combout\))) # (!\U_REGB_MUX|output[8]~16_combout\ & (!\U_REGA_MUX|output[8]~20_combout\ & !\U_ALU|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[8]~16_combout\,
	datab => \U_REGA_MUX|output[8]~20_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~15_cout\,
	cout => \U_ALU|LessThan0~17_cout\);

-- Location: LCCOMB_X44_Y5_N18
\U_ALU|LessThan0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~19_cout\ = CARRY((\U_REGB_MUX|output[9]~20_combout\ & (\U_REGA_MUX|output[9]~19_combout\ & !\U_ALU|LessThan0~17_cout\)) # (!\U_REGB_MUX|output[9]~20_combout\ & ((\U_REGA_MUX|output[9]~19_combout\) # (!\U_ALU|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[9]~20_combout\,
	datab => \U_REGA_MUX|output[9]~19_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~17_cout\,
	cout => \U_ALU|LessThan0~19_cout\);

-- Location: LCCOMB_X44_Y5_N20
\U_ALU|LessThan0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~21_cout\ = CARRY((\U_REGB_MUX|output[10]~18_combout\ & ((!\U_ALU|LessThan0~19_cout\) # (!\U_REGA_MUX|output[10]~31_combout\))) # (!\U_REGB_MUX|output[10]~18_combout\ & (!\U_REGA_MUX|output[10]~31_combout\ & !\U_ALU|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[10]~18_combout\,
	datab => \U_REGA_MUX|output[10]~31_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~19_cout\,
	cout => \U_ALU|LessThan0~21_cout\);

-- Location: LCCOMB_X44_Y5_N22
\U_ALU|LessThan0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~23_cout\ = CARRY((\U_REGA_MUX|output[11]~30_combout\ & ((!\U_ALU|LessThan0~21_cout\) # (!\U_REGB_MUX|output[11]~22_combout\))) # (!\U_REGA_MUX|output[11]~30_combout\ & (!\U_REGB_MUX|output[11]~22_combout\ & !\U_ALU|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[11]~30_combout\,
	datab => \U_REGB_MUX|output[11]~22_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~21_cout\,
	cout => \U_ALU|LessThan0~23_cout\);

-- Location: LCCOMB_X44_Y5_N24
\U_ALU|LessThan0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~25_cout\ = CARRY((\U_REGA_MUX|output[12]~29_combout\ & (\U_REGB_MUX|output[12]~24_combout\ & !\U_ALU|LessThan0~23_cout\)) # (!\U_REGA_MUX|output[12]~29_combout\ & ((\U_REGB_MUX|output[12]~24_combout\) # (!\U_ALU|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[12]~29_combout\,
	datab => \U_REGB_MUX|output[12]~24_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~23_cout\,
	cout => \U_ALU|LessThan0~25_cout\);

-- Location: LCCOMB_X44_Y5_N26
\U_ALU|LessThan0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~27_cout\ = CARRY((\U_REGB_MUX|output[13]~26_combout\ & (\U_REGA_MUX|output[13]~28_combout\ & !\U_ALU|LessThan0~25_cout\)) # (!\U_REGB_MUX|output[13]~26_combout\ & ((\U_REGA_MUX|output[13]~28_combout\) # (!\U_ALU|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[13]~26_combout\,
	datab => \U_REGA_MUX|output[13]~28_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~25_cout\,
	cout => \U_ALU|LessThan0~27_cout\);

-- Location: LCCOMB_X44_Y5_N28
\U_ALU|LessThan0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~29_cout\ = CARRY((\U_REGB_MUX|output[14]~28_combout\ & ((!\U_ALU|LessThan0~27_cout\) # (!\U_REGA_MUX|output[14]~26_combout\))) # (!\U_REGB_MUX|output[14]~28_combout\ & (!\U_REGA_MUX|output[14]~26_combout\ & !\U_ALU|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[14]~28_combout\,
	datab => \U_REGA_MUX|output[14]~26_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~27_cout\,
	cout => \U_ALU|LessThan0~29_cout\);

-- Location: LCCOMB_X44_Y5_N30
\U_ALU|LessThan0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~31_cout\ = CARRY((\U_REGA_MUX|output[15]~25_combout\ & ((!\U_ALU|LessThan0~29_cout\) # (!\U_REGB_MUX|output[15]~32_combout\))) # (!\U_REGA_MUX|output[15]~25_combout\ & (!\U_REGB_MUX|output[15]~32_combout\ & !\U_ALU|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[15]~25_combout\,
	datab => \U_REGB_MUX|output[15]~32_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~29_cout\,
	cout => \U_ALU|LessThan0~31_cout\);

-- Location: LCCOMB_X44_Y4_N0
\U_ALU|LessThan0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~33_cout\ = CARRY((\U_REGA_MUX|output[16]~27_combout\ & (\U_REGB_MUX|output[16]~30_combout\ & !\U_ALU|LessThan0~31_cout\)) # (!\U_REGA_MUX|output[16]~27_combout\ & ((\U_REGB_MUX|output[16]~30_combout\) # (!\U_ALU|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[16]~27_combout\,
	datab => \U_REGB_MUX|output[16]~30_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~31_cout\,
	cout => \U_ALU|LessThan0~33_cout\);

-- Location: LCCOMB_X44_Y4_N2
\U_ALU|LessThan0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~35_cout\ = CARRY((\U_REGB_MUX|output[17]~34_combout\ & (\U_REGA_MUX|output[17]~24_combout\ & !\U_ALU|LessThan0~33_cout\)) # (!\U_REGB_MUX|output[17]~34_combout\ & ((\U_REGA_MUX|output[17]~24_combout\) # (!\U_ALU|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[17]~34_combout\,
	datab => \U_REGA_MUX|output[17]~24_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~33_cout\,
	cout => \U_ALU|LessThan0~35_cout\);

-- Location: LCCOMB_X44_Y4_N4
\U_ALU|LessThan0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~37_cout\ = CARRY((\U_REGB_MUX|output[18]~36_combout\ & ((!\U_ALU|LessThan0~35_cout\) # (!\U_REGA_MUX|output[18]~16_combout\))) # (!\U_REGB_MUX|output[18]~36_combout\ & (!\U_REGA_MUX|output[18]~16_combout\ & !\U_ALU|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[18]~36_combout\,
	datab => \U_REGA_MUX|output[18]~16_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~35_cout\,
	cout => \U_ALU|LessThan0~37_cout\);

-- Location: LCCOMB_X44_Y4_N6
\U_ALU|LessThan0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~39_cout\ = CARRY((\U_REGB_MUX|output[19]~38_combout\ & (\U_REGA_MUX|output[19]~14_combout\ & !\U_ALU|LessThan0~37_cout\)) # (!\U_REGB_MUX|output[19]~38_combout\ & ((\U_REGA_MUX|output[19]~14_combout\) # (!\U_ALU|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[19]~38_combout\,
	datab => \U_REGA_MUX|output[19]~14_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~37_cout\,
	cout => \U_ALU|LessThan0~39_cout\);

-- Location: LCCOMB_X44_Y4_N8
\U_ALU|LessThan0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~41_cout\ = CARRY((\U_REGA_MUX|output[20]~15_combout\ & (\U_REGB_MUX|output[20]~37_combout\ & !\U_ALU|LessThan0~39_cout\)) # (!\U_REGA_MUX|output[20]~15_combout\ & ((\U_REGB_MUX|output[20]~37_combout\) # (!\U_ALU|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_REGB_MUX|output[20]~37_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~39_cout\,
	cout => \U_ALU|LessThan0~41_cout\);

-- Location: LCCOMB_X44_Y4_N10
\U_ALU|LessThan0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~43_cout\ = CARRY((\U_REGA_MUX|output[21]~13_combout\ & ((!\U_ALU|LessThan0~41_cout\) # (!\U_REGB_MUX|output[21]~39_combout\))) # (!\U_REGA_MUX|output[21]~13_combout\ & (!\U_REGB_MUX|output[21]~39_combout\ & !\U_ALU|LessThan0~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[21]~13_combout\,
	datab => \U_REGB_MUX|output[21]~39_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~41_cout\,
	cout => \U_ALU|LessThan0~43_cout\);

-- Location: LCCOMB_X44_Y4_N12
\U_ALU|LessThan0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~45_cout\ = CARRY((\U_REGA_MUX|output[22]~11_combout\ & (\U_REGB_MUX|output[22]~40_combout\ & !\U_ALU|LessThan0~43_cout\)) # (!\U_REGA_MUX|output[22]~11_combout\ & ((\U_REGB_MUX|output[22]~40_combout\) # (!\U_ALU|LessThan0~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[22]~11_combout\,
	datab => \U_REGB_MUX|output[22]~40_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~43_cout\,
	cout => \U_ALU|LessThan0~45_cout\);

-- Location: LCCOMB_X44_Y4_N14
\U_ALU|LessThan0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~47_cout\ = CARRY((\U_REGB_MUX|output[23]~42_combout\ & (\U_REGA_MUX|output[23]~10_combout\ & !\U_ALU|LessThan0~45_cout\)) # (!\U_REGB_MUX|output[23]~42_combout\ & ((\U_REGA_MUX|output[23]~10_combout\) # (!\U_ALU|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[23]~42_combout\,
	datab => \U_REGA_MUX|output[23]~10_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~45_cout\,
	cout => \U_ALU|LessThan0~47_cout\);

-- Location: LCCOMB_X44_Y4_N16
\U_ALU|LessThan0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~49_cout\ = CARRY((\U_REGB_MUX|output[24]~41_combout\ & ((!\U_ALU|LessThan0~47_cout\) # (!\U_REGA_MUX|output[24]~12_combout\))) # (!\U_REGB_MUX|output[24]~41_combout\ & (!\U_REGA_MUX|output[24]~12_combout\ & !\U_ALU|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[24]~41_combout\,
	datab => \U_REGA_MUX|output[24]~12_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~47_cout\,
	cout => \U_ALU|LessThan0~49_cout\);

-- Location: LCCOMB_X44_Y4_N18
\U_ALU|LessThan0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~51_cout\ = CARRY((\U_REGA_MUX|output[25]~9_combout\ & ((!\U_ALU|LessThan0~49_cout\) # (!\U_REGB_MUX|output[25]~44_combout\))) # (!\U_REGA_MUX|output[25]~9_combout\ & (!\U_REGB_MUX|output[25]~44_combout\ & !\U_ALU|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[25]~9_combout\,
	datab => \U_REGB_MUX|output[25]~44_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~49_cout\,
	cout => \U_ALU|LessThan0~51_cout\);

-- Location: LCCOMB_X44_Y4_N20
\U_ALU|LessThan0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~53_cout\ = CARRY((\U_REGA_MUX|output[26]~6_combout\ & (\U_REGB_MUX|output[26]~43_combout\ & !\U_ALU|LessThan0~51_cout\)) # (!\U_REGA_MUX|output[26]~6_combout\ & ((\U_REGB_MUX|output[26]~43_combout\) # (!\U_ALU|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[26]~6_combout\,
	datab => \U_REGB_MUX|output[26]~43_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~51_cout\,
	cout => \U_ALU|LessThan0~53_cout\);

-- Location: LCCOMB_X44_Y4_N22
\U_ALU|LessThan0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~55_cout\ = CARRY((\U_REGB_MUX|output[27]~46_combout\ & (\U_REGA_MUX|output[27]~4_combout\ & !\U_ALU|LessThan0~53_cout\)) # (!\U_REGB_MUX|output[27]~46_combout\ & ((\U_REGA_MUX|output[27]~4_combout\) # (!\U_ALU|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[27]~46_combout\,
	datab => \U_REGA_MUX|output[27]~4_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~53_cout\,
	cout => \U_ALU|LessThan0~55_cout\);

-- Location: LCCOMB_X44_Y4_N24
\U_ALU|LessThan0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~57_cout\ = CARRY((\U_REGB_MUX|output[28]~45_combout\ & ((!\U_ALU|LessThan0~55_cout\) # (!\U_REGA_MUX|output[28]~5_combout\))) # (!\U_REGB_MUX|output[28]~45_combout\ & (!\U_REGA_MUX|output[28]~5_combout\ & !\U_ALU|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[28]~45_combout\,
	datab => \U_REGA_MUX|output[28]~5_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~55_cout\,
	cout => \U_ALU|LessThan0~57_cout\);

-- Location: LCCOMB_X44_Y4_N26
\U_ALU|LessThan0~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~59_cout\ = CARRY((\U_REGA_MUX|output[29]~3_combout\ & ((!\U_ALU|LessThan0~57_cout\) # (!\U_REGB_MUX|output[29]~49_combout\))) # (!\U_REGA_MUX|output[29]~3_combout\ & (!\U_REGB_MUX|output[29]~49_combout\ & !\U_ALU|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[29]~3_combout\,
	datab => \U_REGB_MUX|output[29]~49_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~57_cout\,
	cout => \U_ALU|LessThan0~59_cout\);

-- Location: LCCOMB_X44_Y4_N28
\U_ALU|LessThan0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~61_cout\ = CARRY((\U_REGB_MUX|output[30]~48_combout\ & ((!\U_ALU|LessThan0~59_cout\) # (!\U_REGA_MUX|output[30]~8_combout\))) # (!\U_REGB_MUX|output[30]~48_combout\ & (!\U_REGA_MUX|output[30]~8_combout\ & !\U_ALU|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[30]~48_combout\,
	datab => \U_REGA_MUX|output[30]~8_combout\,
	datad => VCC,
	cin => \U_ALU|LessThan0~59_cout\,
	cout => \U_ALU|LessThan0~61_cout\);

-- Location: LCCOMB_X44_Y4_N30
\U_ALU|LessThan0~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan0~62_combout\ = (\U_REGB_MUX|output[31]~4_combout\ & (\U_ALU|LessThan0~61_cout\ & \U_REGA_MUX|output[31]~7_combout\)) # (!\U_REGB_MUX|output[31]~4_combout\ & ((\U_ALU|LessThan0~61_cout\) # (\U_REGA_MUX|output[31]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_REGB_MUX|output[31]~4_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	cin => \U_ALU|LessThan0~61_cout\,
	combout => \U_ALU|LessThan0~62_combout\);

-- Location: LCCOMB_X46_Y4_N20
\U_ALU|Mux64~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux64~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_INSTRUCTION_REG|IR15to0\(5) & (\U_ALU|LessThan1~62_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_ALU|LessThan0~62_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_ALU|LessThan1~62_combout\,
	datad => \U_ALU|LessThan0~62_combout\,
	combout => \U_ALU|Mux64~3_combout\);

-- Location: LCCOMB_X46_Y4_N26
\U_ALU|Mux8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux8~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & !\U_INSTRUCTION_REG|IR15to0\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X38_Y7_N22
\U_ALU|LessThan2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~1_combout\ = (\U_REGA_MUX|output[27]~4_combout\) # ((\U_REGA_MUX|output[25]~9_combout\) # ((\U_REGA_MUX|output[26]~6_combout\) # (\U_REGA_MUX|output[24]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[27]~4_combout\,
	datab => \U_REGA_MUX|output[25]~9_combout\,
	datac => \U_REGA_MUX|output[26]~6_combout\,
	datad => \U_REGA_MUX|output[24]~12_combout\,
	combout => \U_ALU|LessThan2~1_combout\);

-- Location: LCCOMB_X39_Y8_N28
\U_ALU|LessThan2~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~3_combout\ = (\U_REGA_MUX|output[19]~14_combout\) # ((\U_REGA_MUX|output[16]~27_combout\) # ((\U_REGA_MUX|output[18]~16_combout\) # (\U_REGA_MUX|output[17]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[19]~14_combout\,
	datab => \U_REGA_MUX|output[16]~27_combout\,
	datac => \U_REGA_MUX|output[18]~16_combout\,
	datad => \U_REGA_MUX|output[17]~24_combout\,
	combout => \U_ALU|LessThan2~3_combout\);

-- Location: LCCOMB_X38_Y7_N4
\U_ALU|LessThan2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~2_combout\ = (\U_REGA_MUX|output[20]~15_combout\) # ((\U_REGA_MUX|output[22]~11_combout\) # ((\U_REGA_MUX|output[23]~10_combout\) # (\U_REGA_MUX|output[21]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[20]~15_combout\,
	datab => \U_REGA_MUX|output[22]~11_combout\,
	datac => \U_REGA_MUX|output[23]~10_combout\,
	datad => \U_REGA_MUX|output[21]~13_combout\,
	combout => \U_ALU|LessThan2~2_combout\);

-- Location: LCCOMB_X38_Y7_N16
\U_ALU|LessThan2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~0_combout\ = (\U_REGA_MUX|output[30]~8_combout\) # ((\U_REGA_MUX|output[29]~3_combout\) # ((\U_REGA_MUX|output[28]~5_combout\) # (\U_REGA_MUX|output[31]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[30]~8_combout\,
	datab => \U_REGA_MUX|output[29]~3_combout\,
	datac => \U_REGA_MUX|output[28]~5_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|LessThan2~0_combout\);

-- Location: LCCOMB_X38_Y7_N14
\U_ALU|LessThan2~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~4_combout\ = (\U_ALU|LessThan2~1_combout\) # ((\U_ALU|LessThan2~3_combout\) # ((\U_ALU|LessThan2~2_combout\) # (\U_ALU|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|LessThan2~1_combout\,
	datab => \U_ALU|LessThan2~3_combout\,
	datac => \U_ALU|LessThan2~2_combout\,
	datad => \U_ALU|LessThan2~0_combout\,
	combout => \U_ALU|LessThan2~4_combout\);

-- Location: LCCOMB_X41_Y9_N24
\U_ALU|LessThan2~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~6_combout\ = (\U_REGA_MUX|output[10]~31_combout\) # ((\U_REGA_MUX|output[11]~30_combout\) # ((\U_REGA_MUX|output[9]~19_combout\) # (\U_REGA_MUX|output[8]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datab => \U_REGA_MUX|output[11]~30_combout\,
	datac => \U_REGA_MUX|output[9]~19_combout\,
	datad => \U_REGA_MUX|output[8]~20_combout\,
	combout => \U_ALU|LessThan2~6_combout\);

-- Location: LCCOMB_X41_Y8_N18
\U_ALU|LessThan2~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~5_combout\ = (\U_REGA_MUX|output[14]~26_combout\) # ((\U_REGA_MUX|output[12]~29_combout\) # ((\U_REGA_MUX|output[15]~25_combout\) # (\U_REGA_MUX|output[13]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[14]~26_combout\,
	datab => \U_REGA_MUX|output[12]~29_combout\,
	datac => \U_REGA_MUX|output[15]~25_combout\,
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|LessThan2~5_combout\);

-- Location: LCCOMB_X41_Y8_N4
\U_ALU|LessThan2~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~7_combout\ = (\U_REGA_MUX|output[7]~21_combout\) # ((\U_REGA_MUX|output[6]~22_combout\) # ((\U_REGA_MUX|output[4]~18_combout\) # (\U_REGA_MUX|output[5]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[7]~21_combout\,
	datab => \U_REGA_MUX|output[6]~22_combout\,
	datac => \U_REGA_MUX|output[4]~18_combout\,
	datad => \U_REGA_MUX|output[5]~17_combout\,
	combout => \U_ALU|LessThan2~7_combout\);

-- Location: LCCOMB_X42_Y8_N2
\U_ALU|LessThan2~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~8_combout\ = (\U_REGA_MUX|output[0]~2_combout\) # ((\U_REGA_MUX|output[2]~0_combout\) # ((\U_REGA_MUX|output[1]~1_combout\) # (\U_REGA_MUX|output[3]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[0]~2_combout\,
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datac => \U_REGA_MUX|output[1]~1_combout\,
	datad => \U_REGA_MUX|output[3]~23_combout\,
	combout => \U_ALU|LessThan2~8_combout\);

-- Location: LCCOMB_X41_Y8_N14
\U_ALU|LessThan2~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|LessThan2~9_combout\ = (\U_ALU|LessThan2~6_combout\) # ((\U_ALU|LessThan2~5_combout\) # ((\U_ALU|LessThan2~7_combout\) # (\U_ALU|LessThan2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|LessThan2~6_combout\,
	datab => \U_ALU|LessThan2~5_combout\,
	datac => \U_ALU|LessThan2~7_combout\,
	datad => \U_ALU|LessThan2~8_combout\,
	combout => \U_ALU|LessThan2~9_combout\);

-- Location: LCCOMB_X46_Y4_N6
\U_ALU|Mux64~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux64~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & (\U_INSTRUCTION_REG|IR15to0\(0) $ (((!\U_ALU|LessThan2~4_combout\ & !\U_ALU|LessThan2~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|LessThan2~4_combout\,
	datad => \U_ALU|LessThan2~9_combout\,
	combout => \U_ALU|Mux64~0_combout\);

-- Location: LCCOMB_X41_Y4_N10
\U_ALU|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~8_combout\ = (\U_REGA_MUX|output[12]~29_combout\ & (\U_REGB_MUX|output[12]~24_combout\ & (\U_REGA_MUX|output[11]~30_combout\ $ (!\U_REGB_MUX|output[11]~22_combout\)))) # (!\U_REGA_MUX|output[12]~29_combout\ & 
-- (!\U_REGB_MUX|output[12]~24_combout\ & (\U_REGA_MUX|output[11]~30_combout\ $ (!\U_REGB_MUX|output[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[12]~29_combout\,
	datab => \U_REGA_MUX|output[11]~30_combout\,
	datac => \U_REGB_MUX|output[11]~22_combout\,
	datad => \U_REGB_MUX|output[12]~24_combout\,
	combout => \U_ALU|Equal0~8_combout\);

-- Location: LCCOMB_X41_Y4_N20
\U_ALU|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~7_combout\ = (\U_REGA_MUX|output[10]~31_combout\ & (\U_REGB_MUX|output[10]~18_combout\ & (\U_REGB_MUX|output[9]~20_combout\ $ (!\U_REGA_MUX|output[9]~19_combout\)))) # (!\U_REGA_MUX|output[10]~31_combout\ & 
-- (!\U_REGB_MUX|output[10]~18_combout\ & (\U_REGB_MUX|output[9]~20_combout\ $ (!\U_REGA_MUX|output[9]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[10]~31_combout\,
	datab => \U_REGB_MUX|output[10]~18_combout\,
	datac => \U_REGB_MUX|output[9]~20_combout\,
	datad => \U_REGA_MUX|output[9]~19_combout\,
	combout => \U_ALU|Equal0~7_combout\);

-- Location: LCCOMB_X43_Y7_N28
\U_ALU|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~9_combout\ = (\U_REGB_MUX|output[13]~26_combout\ & (\U_REGA_MUX|output[13]~28_combout\ & (\U_REGA_MUX|output[14]~26_combout\ $ (!\U_REGB_MUX|output[14]~28_combout\)))) # (!\U_REGB_MUX|output[13]~26_combout\ & 
-- (!\U_REGA_MUX|output[13]~28_combout\ & (\U_REGA_MUX|output[14]~26_combout\ $ (!\U_REGB_MUX|output[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[13]~26_combout\,
	datab => \U_REGA_MUX|output[14]~26_combout\,
	datac => \U_REGB_MUX|output[14]~28_combout\,
	datad => \U_REGA_MUX|output[13]~28_combout\,
	combout => \U_ALU|Equal0~9_combout\);

-- Location: LCCOMB_X43_Y7_N2
\U_ALU|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~10_combout\ = (\U_REGB_MUX|output[16]~30_combout\ & (\U_REGA_MUX|output[16]~27_combout\ & (\U_REGA_MUX|output[15]~25_combout\ $ (!\U_REGB_MUX|output[15]~32_combout\)))) # (!\U_REGB_MUX|output[16]~30_combout\ & 
-- (!\U_REGA_MUX|output[16]~27_combout\ & (\U_REGA_MUX|output[15]~25_combout\ $ (!\U_REGB_MUX|output[15]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[16]~30_combout\,
	datab => \U_REGA_MUX|output[15]~25_combout\,
	datac => \U_REGB_MUX|output[15]~32_combout\,
	datad => \U_REGA_MUX|output[16]~27_combout\,
	combout => \U_ALU|Equal0~10_combout\);

-- Location: LCCOMB_X41_Y4_N24
\U_ALU|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~11_combout\ = (\U_ALU|Equal0~8_combout\ & (\U_ALU|Equal0~7_combout\ & (\U_ALU|Equal0~9_combout\ & \U_ALU|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Equal0~8_combout\,
	datab => \U_ALU|Equal0~7_combout\,
	datac => \U_ALU|Equal0~9_combout\,
	datad => \U_ALU|Equal0~10_combout\,
	combout => \U_ALU|Equal0~11_combout\);

-- Location: LCCOMB_X49_Y4_N30
\U_ALU|Equal0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~22_combout\ = \U_REGB_MUX|output[29]~49_combout\ $ (((\ALUSrcA~input_o\ & (\U_REGA|output\(29))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA|output\(29),
	datab => \ALUSrcA~input_o\,
	datac => \U_PC|output\(29),
	datad => \U_REGB_MUX|output[29]~49_combout\,
	combout => \U_ALU|Equal0~22_combout\);

-- Location: LCCOMB_X45_Y4_N16
\U_ALU|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~19_combout\ = (\U_REGB_MUX|output[0]~0_combout\ & (\U_REGA_MUX|output[0]~2_combout\ & (\U_REGB_MUX|output[1]~47_combout\ $ (!\U_REGA_MUX|output[1]~1_combout\)))) # (!\U_REGB_MUX|output[0]~0_combout\ & (!\U_REGA_MUX|output[0]~2_combout\ & 
-- (\U_REGB_MUX|output[1]~47_combout\ $ (!\U_REGA_MUX|output[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[0]~0_combout\,
	datab => \U_REGA_MUX|output[0]~2_combout\,
	datac => \U_REGB_MUX|output[1]~47_combout\,
	datad => \U_REGA_MUX|output[1]~1_combout\,
	combout => \U_ALU|Equal0~19_combout\);

-- Location: LCCOMB_X45_Y4_N10
\U_ALU|Equal0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~20_combout\ = (!\U_ALU|Equal0~22_combout\ & (\U_ALU|Equal0~19_combout\ & (\U_REGB_MUX|output[30]~48_combout\ $ (!\U_REGA_MUX|output[30]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[30]~48_combout\,
	datab => \U_ALU|Equal0~22_combout\,
	datac => \U_REGA_MUX|output[30]~8_combout\,
	datad => \U_ALU|Equal0~19_combout\,
	combout => \U_ALU|Equal0~20_combout\);

-- Location: LCCOMB_X45_Y4_N26
\U_ALU|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~15_combout\ = (\U_REGA_MUX|output[24]~12_combout\ & (\U_REGB_MUX|output[24]~41_combout\ & (\U_REGA_MUX|output[23]~10_combout\ $ (!\U_REGB_MUX|output[23]~42_combout\)))) # (!\U_REGA_MUX|output[24]~12_combout\ & 
-- (!\U_REGB_MUX|output[24]~41_combout\ & (\U_REGA_MUX|output[23]~10_combout\ $ (!\U_REGB_MUX|output[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[24]~12_combout\,
	datab => \U_REGA_MUX|output[23]~10_combout\,
	datac => \U_REGB_MUX|output[23]~42_combout\,
	datad => \U_REGB_MUX|output[24]~41_combout\,
	combout => \U_ALU|Equal0~15_combout\);

-- Location: LCCOMB_X45_Y4_N24
\U_ALU|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~14_combout\ = (\U_REGA_MUX|output[21]~13_combout\ & (\U_REGB_MUX|output[21]~39_combout\ & (\U_REGB_MUX|output[22]~40_combout\ $ (!\U_REGA_MUX|output[22]~11_combout\)))) # (!\U_REGA_MUX|output[21]~13_combout\ & 
-- (!\U_REGB_MUX|output[21]~39_combout\ & (\U_REGB_MUX|output[22]~40_combout\ $ (!\U_REGA_MUX|output[22]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[21]~13_combout\,
	datab => \U_REGB_MUX|output[21]~39_combout\,
	datac => \U_REGB_MUX|output[22]~40_combout\,
	datad => \U_REGA_MUX|output[22]~11_combout\,
	combout => \U_ALU|Equal0~14_combout\);

-- Location: LCCOMB_X45_Y4_N22
\U_ALU|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~13_combout\ = (\U_REGA_MUX|output[19]~14_combout\ & (\U_REGB_MUX|output[19]~38_combout\ & (\U_REGA_MUX|output[20]~15_combout\ $ (!\U_REGB_MUX|output[20]~37_combout\)))) # (!\U_REGA_MUX|output[19]~14_combout\ & 
-- (!\U_REGB_MUX|output[19]~38_combout\ & (\U_REGA_MUX|output[20]~15_combout\ $ (!\U_REGB_MUX|output[20]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[19]~14_combout\,
	datab => \U_REGA_MUX|output[20]~15_combout\,
	datac => \U_REGB_MUX|output[19]~38_combout\,
	datad => \U_REGB_MUX|output[20]~37_combout\,
	combout => \U_ALU|Equal0~13_combout\);

-- Location: LCCOMB_X45_Y4_N28
\U_ALU|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~12_combout\ = (\U_REGA_MUX|output[17]~24_combout\ & (\U_REGB_MUX|output[17]~34_combout\ & (\U_REGB_MUX|output[18]~36_combout\ $ (!\U_REGA_MUX|output[18]~16_combout\)))) # (!\U_REGA_MUX|output[17]~24_combout\ & 
-- (!\U_REGB_MUX|output[17]~34_combout\ & (\U_REGB_MUX|output[18]~36_combout\ $ (!\U_REGA_MUX|output[18]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_REGB_MUX|output[17]~34_combout\,
	datac => \U_REGB_MUX|output[18]~36_combout\,
	datad => \U_REGA_MUX|output[18]~16_combout\,
	combout => \U_ALU|Equal0~12_combout\);

-- Location: LCCOMB_X45_Y4_N8
\U_ALU|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~16_combout\ = (\U_ALU|Equal0~15_combout\ & (\U_ALU|Equal0~14_combout\ & (\U_ALU|Equal0~13_combout\ & \U_ALU|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Equal0~15_combout\,
	datab => \U_ALU|Equal0~14_combout\,
	datac => \U_ALU|Equal0~13_combout\,
	datad => \U_ALU|Equal0~12_combout\,
	combout => \U_ALU|Equal0~16_combout\);

-- Location: LCCOMB_X45_Y4_N30
\U_ALU|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~18_combout\ = (\U_REGA_MUX|output[28]~5_combout\ & (\U_REGB_MUX|output[28]~45_combout\ & (\U_REGA_MUX|output[27]~4_combout\ $ (!\U_REGB_MUX|output[27]~46_combout\)))) # (!\U_REGA_MUX|output[28]~5_combout\ & 
-- (!\U_REGB_MUX|output[28]~45_combout\ & (\U_REGA_MUX|output[27]~4_combout\ $ (!\U_REGB_MUX|output[27]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[28]~5_combout\,
	datab => \U_REGA_MUX|output[27]~4_combout\,
	datac => \U_REGB_MUX|output[27]~46_combout\,
	datad => \U_REGB_MUX|output[28]~45_combout\,
	combout => \U_ALU|Equal0~18_combout\);

-- Location: LCCOMB_X46_Y4_N16
\U_ALU|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~17_combout\ = (\U_REGA_MUX|output[25]~9_combout\ & (\U_REGB_MUX|output[25]~44_combout\ & (\U_REGB_MUX|output[26]~43_combout\ $ (!\U_REGA_MUX|output[26]~6_combout\)))) # (!\U_REGA_MUX|output[25]~9_combout\ & 
-- (!\U_REGB_MUX|output[25]~44_combout\ & (\U_REGB_MUX|output[26]~43_combout\ $ (!\U_REGA_MUX|output[26]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[25]~9_combout\,
	datab => \U_REGB_MUX|output[26]~43_combout\,
	datac => \U_REGB_MUX|output[25]~44_combout\,
	datad => \U_REGA_MUX|output[26]~6_combout\,
	combout => \U_ALU|Equal0~17_combout\);

-- Location: LCCOMB_X45_Y4_N0
\U_ALU|Equal0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~21_combout\ = (\U_ALU|Equal0~20_combout\ & (\U_ALU|Equal0~16_combout\ & (\U_ALU|Equal0~18_combout\ & \U_ALU|Equal0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Equal0~20_combout\,
	datab => \U_ALU|Equal0~16_combout\,
	datac => \U_ALU|Equal0~18_combout\,
	datad => \U_ALU|Equal0~17_combout\,
	combout => \U_ALU|Equal0~21_combout\);

-- Location: LCCOMB_X41_Y8_N16
\U_ALU|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~4_combout\ = (\U_REGA_MUX|output[6]~22_combout\ & (\U_REGB_MUX|output[6]~10_combout\ & (\U_REGB_MUX|output[5]~12_combout\ $ (!\U_REGA_MUX|output[5]~17_combout\)))) # (!\U_REGA_MUX|output[6]~22_combout\ & (!\U_REGB_MUX|output[6]~10_combout\ & 
-- (\U_REGB_MUX|output[5]~12_combout\ $ (!\U_REGA_MUX|output[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[6]~22_combout\,
	datab => \U_REGB_MUX|output[5]~12_combout\,
	datac => \U_REGB_MUX|output[6]~10_combout\,
	datad => \U_REGA_MUX|output[5]~17_combout\,
	combout => \U_ALU|Equal0~4_combout\);

-- Location: LCCOMB_X42_Y8_N4
\U_ALU|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~2_combout\ = (\U_REGB_MUX|output[31]~4_combout\ & (\U_REGA_MUX|output[31]~7_combout\ & (\U_REGA_MUX|output[2]~0_combout\ $ (!\U_REGB_MUX|output[2]~2_combout\)))) # (!\U_REGB_MUX|output[31]~4_combout\ & (!\U_REGA_MUX|output[31]~7_combout\ & 
-- (\U_REGA_MUX|output[2]~0_combout\ $ (!\U_REGB_MUX|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[31]~4_combout\,
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_REGB_MUX|output[2]~2_combout\,
	combout => \U_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y8_N22
\U_ALU|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~3_combout\ = (\U_REGB_MUX|output[4]~8_combout\ & (\U_REGA_MUX|output[4]~18_combout\ & (\U_REGA_MUX|output[3]~23_combout\ $ (!\U_REGB_MUX|output[3]~6_combout\)))) # (!\U_REGB_MUX|output[4]~8_combout\ & (!\U_REGA_MUX|output[4]~18_combout\ & 
-- (\U_REGA_MUX|output[3]~23_combout\ $ (!\U_REGB_MUX|output[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[4]~8_combout\,
	datab => \U_REGA_MUX|output[3]~23_combout\,
	datac => \U_REGA_MUX|output[4]~18_combout\,
	datad => \U_REGB_MUX|output[3]~6_combout\,
	combout => \U_ALU|Equal0~3_combout\);

-- Location: LCCOMB_X42_Y8_N0
\U_ALU|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~5_combout\ = (\U_REGB_MUX|output[8]~16_combout\ & (\U_REGA_MUX|output[8]~20_combout\ & (\U_REGB_MUX|output[7]~14_combout\ $ (!\U_REGA_MUX|output[7]~21_combout\)))) # (!\U_REGB_MUX|output[8]~16_combout\ & (!\U_REGA_MUX|output[8]~20_combout\ & 
-- (\U_REGB_MUX|output[7]~14_combout\ $ (!\U_REGA_MUX|output[7]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[8]~16_combout\,
	datab => \U_REGB_MUX|output[7]~14_combout\,
	datac => \U_REGA_MUX|output[7]~21_combout\,
	datad => \U_REGA_MUX|output[8]~20_combout\,
	combout => \U_ALU|Equal0~5_combout\);

-- Location: LCCOMB_X42_Y8_N10
\U_ALU|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Equal0~6_combout\ = (\U_ALU|Equal0~4_combout\ & (\U_ALU|Equal0~2_combout\ & (\U_ALU|Equal0~3_combout\ & \U_ALU|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Equal0~4_combout\,
	datab => \U_ALU|Equal0~2_combout\,
	datac => \U_ALU|Equal0~3_combout\,
	datad => \U_ALU|Equal0~5_combout\,
	combout => \U_ALU|Equal0~6_combout\);

-- Location: LCCOMB_X45_Y4_N6
\U_ALU|Mux64~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux64~1_combout\ = \U_INSTRUCTION_REG|IR15to0\(0) $ (((\U_ALU|Equal0~11_combout\ & (\U_ALU|Equal0~21_combout\ & \U_ALU|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Equal0~11_combout\,
	datab => \U_ALU|Equal0~21_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_ALU|Equal0~6_combout\,
	combout => \U_ALU|Mux64~1_combout\);

-- Location: LCCOMB_X46_Y4_N18
\U_ALU|Mux64~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux64~2_combout\ = (\U_ALU|Mux0~8_combout\ & ((\U_ALU|Mux64~0_combout\) # ((\U_ALU|Mux64~1_combout\ & !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux64~0_combout\,
	datab => \U_ALU|Mux64~1_combout\,
	datac => \U_ALU|Mux0~8_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux64~2_combout\);

-- Location: LCCOMB_X46_Y4_N28
\PC_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_en~0_combout\ = (\U_ALU|Mux8~0_combout\ & ((\U_ALU|Mux64~2_combout\) # ((\U_ALU|Mux64~4_combout\ & \U_ALU|Mux64~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux64~4_combout\,
	datab => \U_ALU|Mux64~3_combout\,
	datac => \U_ALU|Mux8~0_combout\,
	datad => \U_ALU|Mux64~2_combout\,
	combout => \PC_en~0_combout\);

-- Location: LCCOMB_X46_Y4_N30
\PC_en~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PC_en~3_combout\ = (\PCWrite~input_o\) # ((\PCWriteCond~input_o\ & ((\PC_en~0_combout\) # (\PC_en~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCWrite~input_o\,
	datab => \PC_en~0_combout\,
	datac => \PCWriteCond~input_o\,
	datad => \PC_en~2_combout\,
	combout => \PC_en~3_combout\);

-- Location: FF_X45_Y8_N25
\U_PC|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(0));

-- Location: LCCOMB_X45_Y8_N16
\U_REGA_MUX|output[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGA_MUX|output[0]~2_combout\ = (\ALUSrcA~input_o\ & (\U_REGA|output\(0))) # (!\ALUSrcA~input_o\ & ((\U_PC|output\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrcA~input_o\,
	datac => \U_REGA|output\(0),
	datad => \U_PC|output\(0),
	combout => \U_REGA_MUX|output[0]~2_combout\);

-- Location: LCCOMB_X40_Y9_N10
\U_ALU|Mux28~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~5_combout\ = (\U_ALU|Mux3~2_combout\ & (((!\U_ALU|ShiftRight0~14_combout\)))) # (!\U_ALU|Mux3~2_combout\ & ((\U_ALU|ShiftRight0~14_combout\ & (\U_ALU|ShiftRight1~42_combout\)) # (!\U_ALU|ShiftRight0~14_combout\ & 
-- ((\U_ALU|ShiftRight1~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~42_combout\,
	datab => \U_ALU|Mux3~2_combout\,
	datac => \U_ALU|ShiftRight0~14_combout\,
	datad => \U_ALU|ShiftRight1~49_combout\,
	combout => \U_ALU|Mux28~5_combout\);

-- Location: LCCOMB_X40_Y9_N8
\U_ALU|Mux28~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~6_combout\ = (\U_ALU|Mux3~2_combout\ & ((\U_ALU|Mux28~5_combout\ & ((\U_ALU|ShiftRight0~72_combout\))) # (!\U_ALU|Mux28~5_combout\ & (\U_ALU|ShiftRight1~44_combout\)))) # (!\U_ALU|Mux3~2_combout\ & (((\U_ALU|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~44_combout\,
	datab => \U_ALU|Mux3~2_combout\,
	datac => \U_ALU|ShiftRight0~72_combout\,
	datad => \U_ALU|Mux28~5_combout\,
	combout => \U_ALU|Mux28~6_combout\);

-- Location: LCCOMB_X41_Y7_N12
\U_ALU|Mux28~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight1~27_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight0~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~27_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|ShiftRight0~45_combout\,
	combout => \U_ALU|Mux28~4_combout\);

-- Location: LCCOMB_X40_Y5_N2
\U_ALU|Mux28~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~7_combout\ = (\U_ALU|Mux22~2_combout\ & ((\U_ALU|Mux28~6_combout\) # ((!\U_ALU|Mux22~1_combout\)))) # (!\U_ALU|Mux22~2_combout\ & (((\U_ALU|Mux22~1_combout\ & \U_ALU|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux28~6_combout\,
	datab => \U_ALU|Mux22~2_combout\,
	datac => \U_ALU|Mux22~1_combout\,
	datad => \U_ALU|Mux28~4_combout\,
	combout => \U_ALU|Mux28~7_combout\);

-- Location: LCCOMB_X45_Y5_N30
\U_ALU|Mux28~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~8_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux28~7_combout\ & ((\U_ALU|ShiftRight0~46_combout\))) # (!\U_ALU|Mux28~7_combout\ & (\U_ALU|ShiftLeft0~133_combout\)))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~0_combout\,
	datab => \U_ALU|ShiftLeft0~133_combout\,
	datac => \U_ALU|Mux28~7_combout\,
	datad => \U_ALU|ShiftRight0~46_combout\,
	combout => \U_ALU|Mux28~8_combout\);

-- Location: LCCOMB_X50_Y5_N0
\U_ALU|Result~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~43_combout\ = (\U_REGB_MUX|output[3]~6_combout\) # ((\ALUSrcA~input_o\ & ((\U_REGA|output\(3)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(3),
	datab => \ALUSrcA~input_o\,
	datac => \U_REGB_MUX|output[3]~6_combout\,
	datad => \U_REGA|output\(3),
	combout => \U_ALU|Result~43_combout\);

-- Location: LCCOMB_X45_Y5_N24
\U_ALU|Mux28~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~9_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & ((\U_ALU|Result~43_combout\))) # (!\U_ALU|Mux3~4_combout\ & (\U_ALU|Mux28~8_combout\)))) # (!\U_ALU|Mux3~3_combout\ & (!\U_ALU|Mux3~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Mux28~8_combout\,
	datad => \U_ALU|Result~43_combout\,
	combout => \U_ALU|Mux28~9_combout\);

-- Location: LCCOMB_X45_Y5_N26
\U_ALU|Mux28~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~10_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux28~9_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[3]~23_combout\ & (\U_REGB_MUX|output[3]~6_combout\ $ (!\U_ALU|Mux28~9_combout\))) # (!\U_REGA_MUX|output[3]~23_combout\ & 
-- (\U_REGB_MUX|output[3]~6_combout\ & !\U_ALU|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[3]~23_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_REGB_MUX|output[3]~6_combout\,
	datad => \U_ALU|Mux28~9_combout\,
	combout => \U_ALU|Mux28~10_combout\);

-- Location: LCCOMB_X45_Y9_N0
\U_ALU|Mux28~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~15_combout\ = (\U_ALU|Mux30~0_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGA_MUX|output[3]~23_combout\ & !\U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGA_MUX|output[3]~23_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux28~15_combout\);

-- Location: LCCOMB_X45_Y9_N2
\U_ALU|Mux28~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~11_combout\ = (\U_ALU|Mux0~7_combout\ & \U_ALU|Mult0|auto_generated|w569w\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mult0|auto_generated|w569w\(3),
	combout => \U_ALU|Mux28~11_combout\);

-- Location: LCCOMB_X45_Y9_N28
\U_ALU|Mux28~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~12_combout\ = (\U_ALU|Add0~3_combout\ & (!\U_ALU|Mux4~8_combout\)) # (!\U_ALU|Add0~3_combout\ & ((\U_ALU|Mux4~8_combout\ & ((\U_ALU|Mux28~11_combout\))) # (!\U_ALU|Mux4~8_combout\ & (\U_ALU|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~3_combout\,
	datab => \U_ALU|Mux4~8_combout\,
	datac => \U_ALU|Mux28~15_combout\,
	datad => \U_ALU|Mux28~11_combout\,
	combout => \U_ALU|Mux28~12_combout\);

-- Location: LCCOMB_X45_Y5_N28
\U_ALU|Mux28~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~13_combout\ = (\U_ALU|Mux4~22_combout\ & ((\U_ALU|Mux28~12_combout\ & ((\U_ALU|Mux28~10_combout\))) # (!\U_ALU|Mux28~12_combout\ & (\U_ALU|Add0~45_combout\)))) # (!\U_ALU|Mux4~22_combout\ & (((\U_ALU|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~22_combout\,
	datab => \U_ALU|Add0~45_combout\,
	datac => \U_ALU|Mux28~10_combout\,
	datad => \U_ALU|Mux28~12_combout\,
	combout => \U_ALU|Mux28~13_combout\);

-- Location: LCCOMB_X45_Y5_N20
\U_ALU|Mux28~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux28~14_combout\ = (\U_ALU|Mux4~9_combout\ & (\U_ALU|Mult1|auto_generated|w513w\(3))) # (!\U_ALU|Mux4~9_combout\ & ((\U_ALU|Mux28~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux4~9_combout\,
	datac => \U_ALU|Mult1|auto_generated|w513w\(3),
	datad => \U_ALU|Mux28~13_combout\,
	combout => \U_ALU|Mux28~14_combout\);

-- Location: FF_X45_Y5_N21
\U_ALU_OUT|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux28~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(3));

-- Location: LCCOMB_X50_Y5_N28
\U_PC|output[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_PC|output[3]~12_combout\ = (\U_PC_MUX|Equal0~0_combout\ & (\U_ALU_OUT|output\(3))) # (!\U_PC_MUX|Equal0~0_combout\ & ((\U_ALU|Mux28~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC_MUX|Equal0~0_combout\,
	datab => \U_ALU_OUT|output\(3),
	datad => \U_ALU|Mux28~14_combout\,
	combout => \U_PC|output[3]~12_combout\);

-- Location: FF_X50_Y5_N29
\U_PC|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_PC|output[3]~12_combout\,
	asdata => \U_INSTRUCTION_REG|IR15to0\(1),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PC_en~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_PC|output\(3));

-- Location: LCCOMB_X50_Y5_N26
\U_IorD_MUX|output[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[3]~1_combout\ = (\IorD~input_o\ & ((\U_ALU_OUT|output\(3)))) # (!\IorD~input_o\ & (\U_PC|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IorD~input_o\,
	datac => \U_PC|output\(3),
	datad => \U_ALU_OUT|output\(3),
	combout => \U_IorD_MUX|output[3]~1_combout\);

-- Location: LCCOMB_X52_Y8_N28
\U_MEMORY|U_MUX_3x1|output[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[3]~7_combout\ = (\U_MEMORY|U_MUX_3x1|output[3]~6_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MUX_3x1|output[3]~6_combout\,
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(3),
	combout => \U_MEMORY|U_MUX_3x1|output[3]~7_combout\);

-- Location: FF_X49_Y9_N31
\U_INSTRUCTION_REG|IR15to0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[3]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(3));

-- Location: LCCOMB_X47_Y4_N10
\U_ALU|Mux31~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~21_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (((!\U_INSTRUCTION_REG|IR15to0\(5))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_INSTRUCTION_REG|IR15to0\(5) & ((\U_INSTRUCTION_REG|IR15to0\(1)))) # (!\U_INSTRUCTION_REG|IR15to0\(5) & 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & !\U_INSTRUCTION_REG|IR15to0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_INSTRUCTION_REG|IR15to0\(5),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux31~21_combout\);

-- Location: LCCOMB_X47_Y4_N12
\U_ALU|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & \U_ALU|Mux31~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_ALU|Mux31~21_combout\,
	combout => \U_ALU|Mux31~7_combout\);

-- Location: LCCOMB_X47_Y4_N2
\U_ALU|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~8_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_INSTRUCTION_REG|IR15to0\(1)) # ((\U_ALU|Mult0|auto_generated|w569w\(0))))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_REGA_MUX|output[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_REGA_MUX|output[0]~2_combout\,
	datad => \U_ALU|Mult0|auto_generated|w569w\(0),
	combout => \U_ALU|Mux31~8_combout\);

-- Location: LCCOMB_X47_Y4_N4
\U_ALU|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~9_combout\ = (\U_ALU|Mux31~7_combout\ & ((\U_ALU|Mux31~8_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(5) & !\U_INSTRUCTION_REG|IR15to0\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux31~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	datad => \U_ALU|Mux31~8_combout\,
	combout => \U_ALU|Mux31~9_combout\);

-- Location: LCCOMB_X47_Y4_N26
\U_ALU|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~10_combout\ = (\U_ALU|Mux31~9_combout\ & ((\U_ALU|Mult1|auto_generated|w513w\(0)) # (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mux31~9_combout\,
	datad => \U_ALU|Mult1|auto_generated|w513w\(0),
	combout => \U_ALU|Mux31~10_combout\);

-- Location: LCCOMB_X46_Y4_N12
\U_ALU|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~18_combout\ = (\U_INSTRUCTION_REG|IR15to0\(5) & ((\U_INSTRUCTION_REG|IR15to0\(0) & (!\U_ALU|LessThan1~62_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(0) & ((!\U_ALU|LessThan0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_ALU|LessThan1~62_combout\,
	datad => \U_ALU|LessThan0~62_combout\,
	combout => \U_ALU|Mux31~18_combout\);

-- Location: LCCOMB_X42_Y8_N12
\U_ALU|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~12_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[0]~2_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1)) # (!\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[0]~2_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux31~12_combout\);

-- Location: LCCOMB_X42_Y8_N26
\U_ALU|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~13_combout\ = (\U_ALU|Mux31~12_combout\) # ((\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[1]~1_combout\ & \U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux31~12_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(6),
	datac => \U_REGA_MUX|output[1]~1_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux31~13_combout\);

-- Location: LCCOMB_X42_Y8_N16
\U_ALU|ShiftRight1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight1~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_REGA_MUX|output[3]~23_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(6) & (\U_REGA_MUX|output[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[3]~23_combout\,
	combout => \U_ALU|ShiftRight1~15_combout\);

-- Location: LCCOMB_X42_Y8_N20
\U_ALU|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(7) & (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|ShiftRight1~15_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (((\U_ALU|Mux31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(7),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mux31~13_combout\,
	datad => \U_ALU|ShiftRight1~15_combout\,
	combout => \U_ALU|Mux31~14_combout\);

-- Location: LCCOMB_X41_Y8_N30
\U_ALU|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (\U_ALU|ShiftRight0~60_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(8),
	datab => \U_ALU|ShiftRight0~60_combout\,
	datac => \U_ALU|Mux31~14_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux31~15_combout\);

-- Location: LCCOMB_X45_Y7_N4
\U_ALU|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(9) & (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|ShiftRight0~59_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (((\U_ALU|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mux31~15_combout\,
	datad => \U_ALU|ShiftRight0~59_combout\,
	combout => \U_ALU|Mux31~16_combout\);

-- Location: LCCOMB_X45_Y7_N6
\U_ALU|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(10) & (\U_ALU|ShiftRight0~37_combout\ & ((\U_INSTRUCTION_REG|IR15to0\(1))))) # (!\U_INSTRUCTION_REG|IR15to0\(10) & (((\U_ALU|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~37_combout\,
	datab => \U_ALU|Mux31~16_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(10),
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux31~17_combout\);

-- Location: LCCOMB_X45_Y4_N4
\U_ALU|Mux31~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~22_combout\ = (\U_INSTRUCTION_REG|IR15to0\(5) & (\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|Add0~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(5) & (((\U_ALU|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(5),
	datac => \U_ALU|Add0~9_combout\,
	datad => \U_ALU|Mux31~17_combout\,
	combout => \U_ALU|Mux31~22_combout\);

-- Location: LCCOMB_X45_Y4_N14
\U_ALU|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~11_combout\ = (\U_REGB_MUX|output[0]~0_combout\ & (\U_INSTRUCTION_REG|IR15to0\(1) $ (((\U_INSTRUCTION_REG|IR15to0\(0)) # (\U_REGA_MUX|output[0]~2_combout\))))) # (!\U_REGB_MUX|output[0]~0_combout\ & (\U_REGA_MUX|output[0]~2_combout\ & 
-- (\U_INSTRUCTION_REG|IR15to0\(1) $ (\U_INSTRUCTION_REG|IR15to0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGB_MUX|output[0]~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_INSTRUCTION_REG|IR15to0\(0),
	datad => \U_REGA_MUX|output[0]~2_combout\,
	combout => \U_ALU|Mux31~11_combout\);

-- Location: LCCOMB_X46_Y4_N14
\U_ALU|Mux31~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~23_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(5) & ((\U_ALU|Mux31~11_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_ALU|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(5),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_ALU|Mux31~22_combout\,
	datad => \U_ALU|Mux31~11_combout\,
	combout => \U_ALU|Mux31~23_combout\);

-- Location: LCCOMB_X47_Y4_N0
\U_ALU|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~19_combout\ = (\U_ALU|Mux31~18_combout\ & (((!\U_INSTRUCTION_REG|IR15to0\(3) & \U_ALU|Mux31~23_combout\)))) # (!\U_ALU|Mux31~18_combout\ & ((\U_ALU|Mux31~9_combout\) # ((!\U_INSTRUCTION_REG|IR15to0\(3) & \U_ALU|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux31~18_combout\,
	datab => \U_ALU|Mux31~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(3),
	datad => \U_ALU|Mux31~23_combout\,
	combout => \U_ALU|Mux31~19_combout\);

-- Location: LCCOMB_X47_Y4_N20
\U_ALU|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux31~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_ALU|Mux31~10_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux31~10_combout\,
	datad => \U_ALU|Mux31~19_combout\,
	combout => \U_ALU|Mux31~20_combout\);

-- Location: FF_X47_Y4_N21
\U_ALU_OUT|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux31~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(0));

-- Location: LCCOMB_X55_Y8_N18
\U_MEMORY_DATA_REG|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY_DATA_REG|output[0]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMORY|U_MUX_3x1|output[0]~1_combout\,
	combout => \U_MEMORY_DATA_REG|output[0]~feeder_combout\);

-- Location: FF_X55_Y8_N19
\U_MEMORY_DATA_REG|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY_DATA_REG|output[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY_DATA_REG|output\(0));

-- Location: LCCOMB_X55_Y11_N24
\U_MEMTOREG_MUX|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMTOREG_MUX|output[0]~0_combout\ = (\MemToReg~input_o\ & ((\U_MEMORY_DATA_REG|output\(0)))) # (!\MemToReg~input_o\ & (\U_ALU_OUT|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \U_ALU_OUT|output\(0),
	datad => \U_MEMORY_DATA_REG|output\(0),
	combout => \U_MEMTOREG_MUX|output[0]~0_combout\);

-- Location: LCCOMB_X45_Y12_N20
\U_REGISTER_FILE|registers[4][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[4][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[4][0]~feeder_combout\);

-- Location: FF_X45_Y12_N21
\U_REGISTER_FILE|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[4][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[4][0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[4][0]~q\);

-- Location: LCCOMB_X44_Y12_N24
\U_REGISTER_FILE|registers[8][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[8][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[8][0]~feeder_combout\);

-- Location: FF_X44_Y12_N25
\U_REGISTER_FILE|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[8][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[8][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[8][0]~q\);

-- Location: FF_X45_Y12_N27
\U_REGISTER_FILE|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[0][0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[0][0]~q\);

-- Location: LCCOMB_X45_Y12_N26
\U_REGISTER_FILE|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~14_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[8][0]~q\) # ((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|registers[0][0]~q\ & 
-- !\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[8][0]~q\,
	datac => \U_REGISTER_FILE|registers[0][0]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux31~14_combout\);

-- Location: FF_X44_Y12_N27
\U_REGISTER_FILE|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[12][0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[12][0]~q\);

-- Location: LCCOMB_X44_Y12_N26
\U_REGISTER_FILE|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~15_combout\ = (\U_REGISTER_FILE|Mux31~14_combout\ & (((\U_REGISTER_FILE|registers[12][0]~q\) # (!\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_REGISTER_FILE|Mux31~14_combout\ & (\U_REGISTER_FILE|registers[4][0]~q\ & 
-- ((\U_INSTRUCTION_REG|IR15to0\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[4][0]~q\,
	datab => \U_REGISTER_FILE|Mux31~14_combout\,
	datac => \U_REGISTER_FILE|registers[12][0]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux31~15_combout\);

-- Location: LCCOMB_X54_Y11_N24
\U_REGISTER_FILE|registers[6][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[6][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[6][0]~feeder_combout\);

-- Location: FF_X54_Y11_N25
\U_REGISTER_FILE|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[6][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[6][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[6][0]~q\);

-- Location: FF_X55_Y11_N13
\U_REGISTER_FILE|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[14][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[14][0]~q\);

-- Location: FF_X54_Y13_N7
\U_REGISTER_FILE|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[2][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[2][0]~q\);

-- Location: LCCOMB_X54_Y13_N28
\U_REGISTER_FILE|registers[10][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[10][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[10][0]~feeder_combout\);

-- Location: FF_X54_Y13_N29
\U_REGISTER_FILE|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[10][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[10][0]~q\);

-- Location: LCCOMB_X54_Y13_N6
\U_REGISTER_FILE|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~12_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2)) # ((\U_REGISTER_FILE|registers[10][0]~q\)))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[2][0]~q\,
	datad => \U_REGISTER_FILE|registers[10][0]~q\,
	combout => \U_REGISTER_FILE|Mux31~12_combout\);

-- Location: LCCOMB_X55_Y11_N12
\U_REGISTER_FILE|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~13_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux31~12_combout\ & ((\U_REGISTER_FILE|registers[14][0]~q\))) # (!\U_REGISTER_FILE|Mux31~12_combout\ & (\U_REGISTER_FILE|registers[6][0]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[6][0]~q\,
	datac => \U_REGISTER_FILE|registers[14][0]~q\,
	datad => \U_REGISTER_FILE|Mux31~12_combout\,
	combout => \U_REGISTER_FILE|Mux31~13_combout\);

-- Location: LCCOMB_X47_Y12_N20
\U_REGISTER_FILE|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~16_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(0)) # ((\U_REGISTER_FILE|Mux31~13_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (!\U_INSTRUCTION_REG|IR15to0\(0) & 
-- (\U_REGISTER_FILE|Mux31~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(0),
	datac => \U_REGISTER_FILE|Mux31~15_combout\,
	datad => \U_REGISTER_FILE|Mux31~13_combout\,
	combout => \U_REGISTER_FILE|Mux31~16_combout\);

-- Location: LCCOMB_X52_Y12_N4
\U_REGISTER_FILE|registers[7][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[7][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[7][0]~feeder_combout\);

-- Location: FF_X52_Y12_N5
\U_REGISTER_FILE|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[7][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[7][0]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[7][0]~q\);

-- Location: FF_X51_Y12_N11
\U_REGISTER_FILE|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[3][0]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[3][0]~q\);

-- Location: LCCOMB_X51_Y12_N10
\U_REGISTER_FILE|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~17_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[7][0]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[7][0]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[3][0]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux31~17_combout\);

-- Location: FF_X51_Y12_N5
\U_REGISTER_FILE|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[11][0]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[11][0]~q\);

-- Location: LCCOMB_X50_Y12_N28
\U_REGISTER_FILE|registers[15][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[15][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[15][0]~feeder_combout\);

-- Location: FF_X50_Y12_N29
\U_REGISTER_FILE|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[15][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[15][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[15][0]~q\);

-- Location: LCCOMB_X51_Y12_N4
\U_REGISTER_FILE|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~18_combout\ = (\U_REGISTER_FILE|Mux31~17_combout\ & (((\U_REGISTER_FILE|registers[15][0]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux31~17_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux31~17_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[11][0]~q\,
	datad => \U_REGISTER_FILE|registers[15][0]~q\,
	combout => \U_REGISTER_FILE|Mux31~18_combout\);

-- Location: LCCOMB_X46_Y14_N4
\U_REGISTER_FILE|registers[13][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[13][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[13][0]~feeder_combout\);

-- Location: FF_X46_Y14_N5
\U_REGISTER_FILE|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[13][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[13][0]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[13][0]~q\);

-- Location: FF_X47_Y14_N9
\U_REGISTER_FILE|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[9][0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[9][0]~q\);

-- Location: FF_X49_Y14_N19
\U_REGISTER_FILE|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[1][0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[1][0]~q\);

-- Location: LCCOMB_X49_Y14_N20
\U_REGISTER_FILE|registers[5][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[5][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[5][0]~feeder_combout\);

-- Location: FF_X49_Y14_N21
\U_REGISTER_FILE|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[5][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[5][0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[5][0]~q\);

-- Location: LCCOMB_X49_Y14_N18
\U_REGISTER_FILE|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~10_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (\U_INSTRUCTION_REG|IR15to0\(2))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|registers[5][0]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & 
-- (\U_REGISTER_FILE|registers[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[1][0]~q\,
	datad => \U_REGISTER_FILE|registers[5][0]~q\,
	combout => \U_REGISTER_FILE|Mux31~10_combout\);

-- Location: LCCOMB_X47_Y14_N8
\U_REGISTER_FILE|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~11_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux31~10_combout\ & (\U_REGISTER_FILE|registers[13][0]~q\)) # (!\U_REGISTER_FILE|Mux31~10_combout\ & ((\U_REGISTER_FILE|registers[9][0]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_REGISTER_FILE|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|registers[13][0]~q\,
	datac => \U_REGISTER_FILE|registers[9][0]~q\,
	datad => \U_REGISTER_FILE|Mux31~10_combout\,
	combout => \U_REGISTER_FILE|Mux31~11_combout\);

-- Location: LCCOMB_X47_Y12_N6
\U_REGISTER_FILE|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~19_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & ((\U_REGISTER_FILE|Mux31~16_combout\ & (\U_REGISTER_FILE|Mux31~18_combout\)) # (!\U_REGISTER_FILE|Mux31~16_combout\ & ((\U_REGISTER_FILE|Mux31~11_combout\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux31~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux31~16_combout\,
	datac => \U_REGISTER_FILE|Mux31~18_combout\,
	datad => \U_REGISTER_FILE|Mux31~11_combout\,
	combout => \U_REGISTER_FILE|Mux31~19_combout\);

-- Location: LCCOMB_X52_Y16_N4
\U_REGISTER_FILE|registers[30][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[30][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[30][0]~feeder_combout\);

-- Location: FF_X52_Y16_N5
\U_REGISTER_FILE|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[30][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[30][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[30][0]~q\);

-- Location: FF_X44_Y16_N13
\U_REGISTER_FILE|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[22][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[22][0]~q\);

-- Location: LCCOMB_X51_Y16_N8
\U_REGISTER_FILE|registers[26][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[26][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[26][0]~feeder_combout\);

-- Location: FF_X51_Y16_N9
\U_REGISTER_FILE|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[26][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[26][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[26][0]~q\);

-- Location: FF_X51_Y16_N31
\U_REGISTER_FILE|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[18][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[18][0]~q\);

-- Location: LCCOMB_X51_Y16_N30
\U_REGISTER_FILE|Mux31~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_INSTRUCTION_REG|IR15to0\(3))))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|registers[26][0]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3) 
-- & ((\U_REGISTER_FILE|registers[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_REGISTER_FILE|registers[26][0]~q\,
	datac => \U_REGISTER_FILE|registers[18][0]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(3),
	combout => \U_REGISTER_FILE|Mux31~0_combout\);

-- Location: LCCOMB_X44_Y16_N12
\U_REGISTER_FILE|Mux31~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux31~0_combout\ & (\U_REGISTER_FILE|registers[30][0]~q\)) # (!\U_REGISTER_FILE|Mux31~0_combout\ & ((\U_REGISTER_FILE|registers[22][0]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[30][0]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[22][0]~q\,
	datad => \U_REGISTER_FILE|Mux31~0_combout\,
	combout => \U_REGISTER_FILE|Mux31~1_combout\);

-- Location: LCCOMB_X55_Y17_N8
\U_REGISTER_FILE|registers[23][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[23][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[23][0]~feeder_combout\);

-- Location: FF_X55_Y17_N9
\U_REGISTER_FILE|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[23][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[23][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[23][0]~q\);

-- Location: FF_X51_Y17_N21
\U_REGISTER_FILE|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[19][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[19][0]~q\);

-- Location: LCCOMB_X51_Y17_N20
\U_REGISTER_FILE|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[23][0]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[23][0]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[19][0]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux31~7_combout\);

-- Location: FF_X50_Y17_N31
\U_REGISTER_FILE|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[31][0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[31][0]~q\);

-- Location: LCCOMB_X50_Y17_N12
\U_REGISTER_FILE|registers[27][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[27][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[27][0]~feeder_combout\);

-- Location: FF_X50_Y17_N13
\U_REGISTER_FILE|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[27][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[27][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[27][0]~q\);

-- Location: LCCOMB_X50_Y17_N30
\U_REGISTER_FILE|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~8_combout\ = (\U_REGISTER_FILE|Mux31~7_combout\ & (((\U_REGISTER_FILE|registers[31][0]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(3)))) # (!\U_REGISTER_FILE|Mux31~7_combout\ & (\U_INSTRUCTION_REG|IR15to0\(3) & 
-- ((\U_REGISTER_FILE|registers[27][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux31~7_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[31][0]~q\,
	datad => \U_REGISTER_FILE|registers[27][0]~q\,
	combout => \U_REGISTER_FILE|Mux31~8_combout\);

-- Location: LCCOMB_X44_Y14_N8
\U_REGISTER_FILE|registers[20][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[20][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[20][0]~feeder_combout\);

-- Location: FF_X44_Y14_N9
\U_REGISTER_FILE|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[20][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[20][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[20][0]~q\);

-- Location: FF_X44_Y15_N11
\U_REGISTER_FILE|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[28][0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[28][0]~q\);

-- Location: FF_X44_Y14_N11
\U_REGISTER_FILE|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[16][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[16][0]~q\);

-- Location: LCCOMB_X45_Y14_N16
\U_REGISTER_FILE|registers[24][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[24][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[24][0]~feeder_combout\);

-- Location: FF_X45_Y14_N17
\U_REGISTER_FILE|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[24][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[24][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[24][0]~q\);

-- Location: LCCOMB_X44_Y14_N10
\U_REGISTER_FILE|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & (\U_INSTRUCTION_REG|IR15to0\(3))) # (!\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|registers[24][0]~q\))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & 
-- (\U_REGISTER_FILE|registers[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(2),
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[16][0]~q\,
	datad => \U_REGISTER_FILE|registers[24][0]~q\,
	combout => \U_REGISTER_FILE|Mux31~4_combout\);

-- Location: LCCOMB_X44_Y15_N10
\U_REGISTER_FILE|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~5_combout\ = (\U_INSTRUCTION_REG|IR15to0\(2) & ((\U_REGISTER_FILE|Mux31~4_combout\ & ((\U_REGISTER_FILE|registers[28][0]~q\))) # (!\U_REGISTER_FILE|Mux31~4_combout\ & (\U_REGISTER_FILE|registers[20][0]~q\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(2) & (((\U_REGISTER_FILE|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[20][0]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(2),
	datac => \U_REGISTER_FILE|registers[28][0]~q\,
	datad => \U_REGISTER_FILE|Mux31~4_combout\,
	combout => \U_REGISTER_FILE|Mux31~5_combout\);

-- Location: LCCOMB_X45_Y15_N12
\U_REGISTER_FILE|registers[21][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[21][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[21][0]~feeder_combout\);

-- Location: FF_X45_Y15_N13
\U_REGISTER_FILE|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[21][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[21][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[21][0]~q\);

-- Location: FF_X45_Y15_N23
\U_REGISTER_FILE|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[17][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[17][0]~q\);

-- Location: LCCOMB_X45_Y15_N22
\U_REGISTER_FILE|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~2_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & (((\U_INSTRUCTION_REG|IR15to0\(2))))) # (!\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_INSTRUCTION_REG|IR15to0\(2) & (\U_REGISTER_FILE|registers[21][0]~q\)) # (!\U_INSTRUCTION_REG|IR15to0\(2) 
-- & ((\U_REGISTER_FILE|registers[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|registers[21][0]~q\,
	datab => \U_INSTRUCTION_REG|IR15to0\(3),
	datac => \U_REGISTER_FILE|registers[17][0]~q\,
	datad => \U_INSTRUCTION_REG|IR15to0\(2),
	combout => \U_REGISTER_FILE|Mux31~2_combout\);

-- Location: FF_X44_Y15_N17
\U_REGISTER_FILE|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMTOREG_MUX|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_REGISTER_FILE|registers[29][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[29][0]~q\);

-- Location: LCCOMB_X44_Y17_N0
\U_REGISTER_FILE|registers[25][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|registers[25][0]~feeder_combout\ = \U_MEMTOREG_MUX|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMTOREG_MUX|output[0]~0_combout\,
	combout => \U_REGISTER_FILE|registers[25][0]~feeder_combout\);

-- Location: FF_X44_Y17_N1
\U_REGISTER_FILE|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|registers[25][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_REGISTER_FILE|registers[25][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGISTER_FILE|registers[25][0]~q\);

-- Location: LCCOMB_X44_Y15_N16
\U_REGISTER_FILE|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~3_combout\ = (\U_INSTRUCTION_REG|IR15to0\(3) & ((\U_REGISTER_FILE|Mux31~2_combout\ & (\U_REGISTER_FILE|registers[29][0]~q\)) # (!\U_REGISTER_FILE|Mux31~2_combout\ & ((\U_REGISTER_FILE|registers[25][0]~q\))))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(3) & (\U_REGISTER_FILE|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(3),
	datab => \U_REGISTER_FILE|Mux31~2_combout\,
	datac => \U_REGISTER_FILE|registers[29][0]~q\,
	datad => \U_REGISTER_FILE|registers[25][0]~q\,
	combout => \U_REGISTER_FILE|Mux31~3_combout\);

-- Location: LCCOMB_X44_Y12_N12
\U_REGISTER_FILE|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(0) & (((\U_INSTRUCTION_REG|IR15to0\(1)) # (\U_REGISTER_FILE|Mux31~3_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(0) & (\U_REGISTER_FILE|Mux31~5_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_REGISTER_FILE|Mux31~5_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux31~3_combout\,
	combout => \U_REGISTER_FILE|Mux31~6_combout\);

-- Location: LCCOMB_X44_Y12_N10
\U_REGISTER_FILE|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_REGISTER_FILE|Mux31~6_combout\ & ((\U_REGISTER_FILE|Mux31~8_combout\))) # (!\U_REGISTER_FILE|Mux31~6_combout\ & (\U_REGISTER_FILE|Mux31~1_combout\)))) # 
-- (!\U_INSTRUCTION_REG|IR15to0\(1) & (((\U_REGISTER_FILE|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux31~1_combout\,
	datab => \U_REGISTER_FILE|Mux31~8_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGISTER_FILE|Mux31~6_combout\,
	combout => \U_REGISTER_FILE|Mux31~9_combout\);

-- Location: LCCOMB_X47_Y8_N16
\U_REGISTER_FILE|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_REGISTER_FILE|Mux31~20_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & ((\U_REGISTER_FILE|Mux31~9_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_REGISTER_FILE|Mux31~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGISTER_FILE|Mux31~19_combout\,
	datab => \U_REGISTER_FILE|Mux31~9_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(4),
	combout => \U_REGISTER_FILE|Mux31~20_combout\);

-- Location: FF_X47_Y8_N17
\U_REGA|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_REGISTER_FILE|Mux31~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_REGA|output\(0));

-- Location: LCCOMB_X52_Y7_N22
\U_MEMORY|U_MUX_3x1|output[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[6]~18_combout\ = (\U_MEMORY|U_MUX_3x1|output[6]~17_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_MUX_3x1|output[6]~17_combout\,
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_MEMORY|U_MUX_3x1|output[6]~18_combout\);

-- Location: FF_X45_Y7_N15
\U_INSTRUCTION_REG|IR15to0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[6]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(6));

-- Location: LCCOMB_X39_Y8_N10
\U_ALU|ShiftRight0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~40_combout\ = (\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[20]~15_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[18]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(6),
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_REGA_MUX|output[18]~16_combout\,
	datad => \U_REGA_MUX|output[20]~15_combout\,
	combout => \U_ALU|ShiftRight0~40_combout\);

-- Location: LCCOMB_X39_Y8_N8
\U_ALU|ShiftRight0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~41_combout\ = (!\U_INSTRUCTION_REG|IR15to0\(6) & ((\U_INSTRUCTION_REG|IR15to0\(7) & ((\U_REGA_MUX|output[19]~14_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(7) & (\U_REGA_MUX|output[17]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[17]~24_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(7),
	datac => \U_INSTRUCTION_REG|IR15to0\(6),
	datad => \U_REGA_MUX|output[19]~14_combout\,
	combout => \U_ALU|ShiftRight0~41_combout\);

-- Location: LCCOMB_X39_Y8_N22
\U_ALU|ShiftRight0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~42_combout\ = (\U_INSTRUCTION_REG|IR15to0\(8) & (((\U_ALU|ShiftRight0~39_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(8) & ((\U_ALU|ShiftRight0~40_combout\) # ((\U_ALU|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~40_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(8),
	datac => \U_ALU|ShiftRight0~41_combout\,
	datad => \U_ALU|ShiftRight0~39_combout\,
	combout => \U_ALU|ShiftRight0~42_combout\);

-- Location: LCCOMB_X41_Y6_N22
\U_ALU|Mux22~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~7_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & (\U_REGA_MUX|output[31]~7_combout\)) # (!\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(1),
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_REGA_MUX|output[31]~7_combout\,
	datad => \U_ALU|ShiftRight1~30_combout\,
	combout => \U_ALU|Mux22~7_combout\);

-- Location: LCCOMB_X41_Y6_N4
\U_ALU|Mux22~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~8_combout\ = (\U_ALU|Mux22~2_combout\ & (((\U_ALU|ShiftRight0~70_combout\)) # (!\U_ALU|Mux22~1_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux22~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~2_combout\,
	datab => \U_ALU|Mux22~1_combout\,
	datac => \U_ALU|Mux22~7_combout\,
	datad => \U_ALU|ShiftRight0~70_combout\,
	combout => \U_ALU|Mux22~8_combout\);

-- Location: LCCOMB_X42_Y5_N28
\U_ALU|Mux22~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~9_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux22~8_combout\ & (\U_ALU|ShiftRight0~28_combout\)) # (!\U_ALU|Mux22~8_combout\ & ((\U_ALU|ShiftLeft0~131_combout\))))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~28_combout\,
	datab => \U_ALU|Mux22~0_combout\,
	datac => \U_ALU|Mux22~8_combout\,
	datad => \U_ALU|ShiftLeft0~131_combout\,
	combout => \U_ALU|Mux22~9_combout\);

-- Location: LCCOMB_X41_Y4_N14
\U_ALU|Mux22~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~10_combout\ = (\U_ALU|Mux3~3_combout\ & (((\U_REGB_MUX|output[9]~20_combout\) # (\U_REGA_MUX|output[9]~19_combout\)) # (!\U_ALU|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Mux3~3_combout\,
	datac => \U_REGB_MUX|output[9]~20_combout\,
	datad => \U_REGA_MUX|output[9]~19_combout\,
	combout => \U_ALU|Mux22~10_combout\);

-- Location: LCCOMB_X41_Y4_N4
\U_ALU|Mux22~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~11_combout\ = (\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux22~10_combout\)))) # (!\U_ALU|Mux3~4_combout\ & (((\U_INSTRUCTION_REG|IR15to0\(0) & \U_ALU|Add0~57_combout\)) # (!\U_ALU|Mux22~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(0),
	datab => \U_ALU|Mux3~4_combout\,
	datac => \U_ALU|Mux22~10_combout\,
	datad => \U_ALU|Add0~57_combout\,
	combout => \U_ALU|Mux22~11_combout\);

-- Location: LCCOMB_X41_Y4_N26
\U_ALU|Mux22~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~12_combout\ = (\U_ALU|Mux3~5_combout\ & (\U_ALU|Mux22~11_combout\)) # (!\U_ALU|Mux3~5_combout\ & ((\U_ALU|Mux22~11_combout\ & (\U_REGB_MUX|output[9]~20_combout\ & \U_REGA_MUX|output[9]~19_combout\)) # (!\U_ALU|Mux22~11_combout\ & 
-- (\U_REGB_MUX|output[9]~20_combout\ $ (\U_REGA_MUX|output[9]~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~5_combout\,
	datab => \U_ALU|Mux22~11_combout\,
	datac => \U_REGB_MUX|output[9]~20_combout\,
	datad => \U_REGA_MUX|output[9]~19_combout\,
	combout => \U_ALU|Mux22~12_combout\);

-- Location: LCCOMB_X41_Y4_N0
\U_ALU|Mux22~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~13_combout\ = (\U_ALU|Mux22~4_combout\ & (((\U_ALU|Mux22~5_combout\ & \U_REGA_MUX|output[9]~19_combout\)))) # (!\U_ALU|Mux22~4_combout\ & ((\U_ALU|Mux22~12_combout\) # ((!\U_ALU|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~12_combout\,
	datab => \U_ALU|Mux22~4_combout\,
	datac => \U_ALU|Mux22~5_combout\,
	datad => \U_REGA_MUX|output[9]~19_combout\,
	combout => \U_ALU|Mux22~13_combout\);

-- Location: LCCOMB_X46_Y5_N12
\U_ALU|Mux22~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~14_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux22~13_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux22~13_combout\ & ((\U_ALU|Mux22~9_combout\))) # (!\U_ALU|Mux22~13_combout\ & (\U_ALU|ShiftRight0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~42_combout\,
	datab => \U_ALU|Mux3~7_combout\,
	datac => \U_ALU|Mux22~9_combout\,
	datad => \U_ALU|Mux22~13_combout\,
	combout => \U_ALU|Mux22~14_combout\);

-- Location: LCCOMB_X47_Y9_N14
\U_ALU|Mux22~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~6_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|w513w\(9)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|w569w\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mult0|auto_generated|w569w\(9),
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_ALU|Mult1|auto_generated|w513w\(9),
	combout => \U_ALU|Mux22~6_combout\);

-- Location: LCCOMB_X46_Y5_N4
\U_ALU|Mux22~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux22~15_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux22~6_combout\ & \U_ALU|Mux0~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux22~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~14_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux22~6_combout\,
	datad => \U_ALU|Mux0~7_combout\,
	combout => \U_ALU|Mux22~15_combout\);

-- Location: FF_X46_Y5_N5
\U_ALU_OUT|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux22~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(9));

-- Location: LCCOMB_X46_Y5_N14
\U_IorD_MUX|output[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[9]~7_combout\ = (\IorD~input_o\ & (\U_ALU_OUT|output\(9))) # (!\IorD~input_o\ & ((\U_PC|output\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU_OUT|output\(9),
	datac => \U_PC|output\(9),
	datad => \IorD~input_o\,
	combout => \U_IorD_MUX|output[9]~7_combout\);

-- Location: LCCOMB_X46_Y9_N8
\U_IorD_MUX|output[10]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[10]~8_combout\ = (\IorD~input_o\ & ((\U_ALU_OUT|output\(10)))) # (!\IorD~input_o\ & (\U_PC|output\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_PC|output\(10),
	datac => \U_ALU_OUT|output\(10),
	datad => \IorD~input_o\,
	combout => \U_IorD_MUX|output[10]~8_combout\);

-- Location: LCCOMB_X46_Y9_N12
\U_MEMORY|U_MEMORY_LOGIC|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~6_combout\ = (\U_IorD_MUX|output[10]~8_combout\ & ((\IorD~input_o\ & (\U_ALU_OUT|output\(11))) # (!\IorD~input_o\ & ((\U_PC|output\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_IorD_MUX|output[10]~8_combout\,
	datab => \U_ALU_OUT|output\(11),
	datac => \U_PC|output\(11),
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~6_combout\);

-- Location: LCCOMB_X52_Y9_N0
\U_MEMORY|U_MEMORY_LOGIC|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~7_combout\ = (\U_IorD_MUX|output[9]~7_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|Equal0~6_combout\ & (\U_IorD_MUX|output[7]~5_combout\ & \U_IorD_MUX|output[8]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_IorD_MUX|output[9]~7_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|Equal0~6_combout\,
	datac => \U_IorD_MUX|output[7]~5_combout\,
	datad => \U_IorD_MUX|output[8]~6_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~7_combout\);

-- Location: LCCOMB_X47_Y6_N10
\U_MEMORY|U_MEMORY_LOGIC|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~3_combout\ = (\IorD~input_o\ & (((\U_ALU_OUT|output\(15))))) # (!\IorD~input_o\ & (\U_PC|output\(15) & ((!\U_PC|output\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(15),
	datab => \U_ALU_OUT|output\(15),
	datac => \U_PC|output\(1),
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~3_combout\);

-- Location: LCCOMB_X47_Y6_N22
\U_MEMORY|U_MEMORY_LOGIC|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~2_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(1) & \U_ALU_OUT|output\(14))))) # (!\IorD~input_o\ & (\U_PC|output\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(14),
	datab => \U_ALU_OUT|output\(1),
	datac => \U_ALU_OUT|output\(14),
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~2_combout\);

-- Location: LCCOMB_X51_Y8_N2
\U_MEMORY|U_MEMORY_LOGIC|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~1_combout\ = (\IorD~input_o\ & (((\U_ALU_OUT|output\(13))))) # (!\IorD~input_o\ & (!\U_PC|output\(0) & (\U_PC|output\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(0),
	datab => \U_PC|output\(13),
	datac => \IorD~input_o\,
	datad => \U_ALU_OUT|output\(13),
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~1_combout\);

-- Location: LCCOMB_X51_Y8_N8
\U_MEMORY|U_MEMORY_LOGIC|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~0_combout\ = (\IorD~input_o\ & (((\U_ALU_OUT|output\(12) & !\U_ALU_OUT|output\(0))))) # (!\IorD~input_o\ & (\U_PC|output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(12),
	datab => \U_ALU_OUT|output\(12),
	datac => \IorD~input_o\,
	datad => \U_ALU_OUT|output\(0),
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~0_combout\);

-- Location: LCCOMB_X52_Y6_N28
\U_MEMORY|U_MEMORY_LOGIC|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~4_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|Equal0~3_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|Equal0~2_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|Equal0~1_combout\ & \U_MEMORY|U_MEMORY_LOGIC|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|Equal0~3_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|Equal0~2_combout\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|Equal0~1_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|Equal0~0_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~4_combout\);

-- Location: LCCOMB_X52_Y8_N20
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~8_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(20))))) # (!\IorD~input_o\ & (!\U_PC|output\(20) & ((!\U_PC|output\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(20),
	datab => \IorD~input_o\,
	datac => \U_ALU_OUT|output\(20),
	datad => \U_PC|output\(19),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~8_combout\);

-- Location: LCCOMB_X51_Y8_N0
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~7_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(19) & !\U_ALU_OUT|output\(18))))) # (!\IorD~input_o\ & (!\U_PC|output\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(18),
	datab => \U_ALU_OUT|output\(19),
	datac => \IorD~input_o\,
	datad => \U_ALU_OUT|output\(18),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~7_combout\);

-- Location: LCCOMB_X51_Y8_N30
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~6_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(17))))) # (!\IorD~input_o\ & (!\U_PC|output\(17) & (!\U_PC|output\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(17),
	datab => \IorD~input_o\,
	datac => \U_PC|output\(16),
	datad => \U_ALU_OUT|output\(17),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~6_combout\);

-- Location: LCCOMB_X51_Y8_N24
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~5_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(16) & !\U_ALU_OUT|output\(25))))) # (!\IorD~input_o\ & (!\U_PC|output\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(25),
	datab => \IorD~input_o\,
	datac => \U_ALU_OUT|output\(16),
	datad => \U_ALU_OUT|output\(25),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~5_combout\);

-- Location: LCCOMB_X51_Y8_N10
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~9_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~8_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~7_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~6_combout\ & \U_MEMORY|U_MEMORY_LOGIC|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~8_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~7_combout\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~6_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~5_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~9_combout\);

-- Location: LCCOMB_X51_Y8_N28
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~10_combout\ = (\IorD~input_o\ & (!\U_ALU_OUT|output\(21) & ((!\U_ALU_OUT|output\(22))))) # (!\IorD~input_o\ & (((!\U_PC|output\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(21),
	datab => \IorD~input_o\,
	datac => \U_PC|output\(21),
	datad => \U_ALU_OUT|output\(22),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~10_combout\);

-- Location: LCCOMB_X51_Y7_N8
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~11_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(23))))) # (!\IorD~input_o\ & (!\U_PC|output\(22) & (!\U_PC|output\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IorD~input_o\,
	datab => \U_PC|output\(22),
	datac => \U_PC|output\(23),
	datad => \U_ALU_OUT|output\(23),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~11_combout\);

-- Location: LCCOMB_X51_Y7_N16
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~12_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~11_combout\ & ((\IorD~input_o\ & (!\U_ALU_OUT|output\(24))) # (!\IorD~input_o\ & ((!\U_PC|output\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(24),
	datab => \U_PC|output\(24),
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~11_combout\,
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~12_combout\);

-- Location: LCCOMB_X51_Y6_N4
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~1_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(29))))) # (!\IorD~input_o\ & (!\U_PC|output\(30) & ((!\U_PC|output\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IorD~input_o\,
	datab => \U_PC|output\(30),
	datac => \U_ALU_OUT|output\(29),
	datad => \U_PC|output\(29),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~1_combout\);

-- Location: LCCOMB_X49_Y5_N10
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~3_combout\ = (\IorD~input_o\ & (((!\U_ALU_OUT|output\(26))))) # (!\IorD~input_o\ & (!\U_PC|output\(26) & ((!\U_PC|output\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IorD~input_o\,
	datab => \U_PC|output\(26),
	datac => \U_ALU_OUT|output\(26),
	datad => \U_PC|output\(27),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~3_combout\);

-- Location: LCCOMB_X51_Y6_N22
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~0_combout\ = (\IorD~input_o\ & (!\U_ALU_OUT|output\(30) & ((!\U_ALU_OUT|output\(31))))) # (!\IorD~input_o\ & (((!\U_PC|output\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IorD~input_o\,
	datab => \U_ALU_OUT|output\(30),
	datac => \U_PC|output\(31),
	datad => \U_ALU_OUT|output\(31),
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~0_combout\);

-- Location: LCCOMB_X50_Y6_N0
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~2_combout\ = (\IorD~input_o\ & (!\U_ALU_OUT|output\(27) & ((!\U_ALU_OUT|output\(28))))) # (!\IorD~input_o\ & (((!\U_PC|output\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(27),
	datab => \U_PC|output\(28),
	datac => \U_ALU_OUT|output\(28),
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~2_combout\);

-- Location: LCCOMB_X50_Y6_N2
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~4_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~1_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~3_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~0_combout\ & \U_MEMORY|U_MEMORY_LOGIC|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~1_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~3_combout\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~0_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~2_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~4_combout\);

-- Location: LCCOMB_X51_Y8_N6
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~9_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~10_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~12_combout\ & \U_MEMORY|U_MEMORY_LOGIC|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~9_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~10_combout\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~12_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~4_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\);

-- Location: LCCOMB_X52_Y6_N18
\U_MEMORY|U_MEMORY_LOGIC|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~5_combout\ = (\U_IorD_MUX|output[5]~3_combout\ & (\U_IorD_MUX|output[3]~1_combout\ & (\U_IorD_MUX|output[4]~2_combout\ & \U_IorD_MUX|output[6]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_IorD_MUX|output[5]~3_combout\,
	datab => \U_IorD_MUX|output[3]~1_combout\,
	datac => \U_IorD_MUX|output[4]~2_combout\,
	datad => \U_IorD_MUX|output[6]~4_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~5_combout\);

-- Location: LCCOMB_X52_Y6_N16
\U_MEMORY|U_MEMORY_LOGIC|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|Equal0~7_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|Equal0~4_combout\ & (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\ & \U_MEMORY|U_MEMORY_LOGIC|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|Equal0~7_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|Equal0~4_combout\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|Equal0~5_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\);

-- Location: LCCOMB_X52_Y4_N18
\U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~0_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\ & (!\MemWrite~input_o\ & (\U_IorD_MUX|output[2]~0_combout\ & \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\,
	datab => \MemWrite~input_o\,
	datac => \U_IorD_MUX|output[2]~0_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~0_combout\);

-- Location: IOIBUF_X40_Y0_N29
\MemRead~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemRead,
	o => \MemRead~input_o\);

-- Location: FF_X52_Y4_N19
\U_MEMORY|U_MEMREAD|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \MemRead~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_MEMREAD|output\(0));

-- Location: LCCOMB_X52_Y4_N16
\U_MEMORY|U_MUX_3x1|output[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[4]~8_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(4))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(4),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(4),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[4]~8_combout\);

-- Location: LCCOMB_X52_Y8_N30
\U_MEMORY|U_MUX_3x1|output[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[4]~9_combout\ = (\U_MEMORY|U_MUX_3x1|output[4]~8_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MUX_3x1|output[4]~8_combout\,
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(4),
	combout => \U_MEMORY|U_MUX_3x1|output[4]~9_combout\);

-- Location: FF_X47_Y8_N11
\U_INSTRUCTION_REG|IR15to0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[4]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(4));

-- Location: LCCOMB_X46_Y5_N30
\U_ALU|Mux4~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux4~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux0~7_combout\ & \U_INSTRUCTION_REG|IR15to0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(4),
	datab => \U_ALU|Mux0~7_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux4~9_combout\);

-- Location: LCCOMB_X45_Y5_N18
\U_ALU|Result~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Result~32_combout\ = (\U_REGB_MUX|output[2]~2_combout\) # ((\ALUSrcA~input_o\ & ((\U_REGA|output\(2)))) # (!\ALUSrcA~input_o\ & (\U_PC|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datab => \U_PC|output\(2),
	datac => \U_REGA|output\(2),
	datad => \U_REGB_MUX|output[2]~2_combout\,
	combout => \U_ALU|Result~32_combout\);

-- Location: LCCOMB_X40_Y5_N4
\U_ALU|Mux29~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~4_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_ALU|ShiftRight1~11_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~16_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(9),
	datac => \U_ALU|ShiftRight1~11_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(1),
	combout => \U_ALU|Mux29~4_combout\);

-- Location: LCCOMB_X41_Y8_N6
\U_ALU|Mux29~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~5_combout\ = (\U_ALU|ShiftRight0~14_combout\ & (((!\U_ALU|Mux3~2_combout\ & \U_ALU|ShiftRight1~15_combout\)))) # (!\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftRight1~14_combout\) # ((\U_ALU|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight1~14_combout\,
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_ALU|Mux3~2_combout\,
	datad => \U_ALU|ShiftRight1~15_combout\,
	combout => \U_ALU|Mux29~5_combout\);

-- Location: LCCOMB_X41_Y8_N28
\U_ALU|Mux29~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~6_combout\ = (\U_ALU|Mux3~2_combout\ & ((\U_ALU|Mux29~5_combout\ & ((\U_ALU|ShiftRight0~19_combout\))) # (!\U_ALU|Mux29~5_combout\ & (\U_ALU|ShiftRight1~12_combout\)))) # (!\U_ALU|Mux3~2_combout\ & (((\U_ALU|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~2_combout\,
	datab => \U_ALU|ShiftRight1~12_combout\,
	datac => \U_ALU|ShiftRight0~19_combout\,
	datad => \U_ALU|Mux29~5_combout\,
	combout => \U_ALU|Mux29~6_combout\);

-- Location: LCCOMB_X40_Y5_N22
\U_ALU|Mux29~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~7_combout\ = (\U_ALU|Mux22~1_combout\ & ((\U_ALU|Mux22~2_combout\ & ((\U_ALU|Mux29~6_combout\))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux29~4_combout\)))) # (!\U_ALU|Mux22~1_combout\ & (\U_ALU|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~1_combout\,
	datab => \U_ALU|Mux22~2_combout\,
	datac => \U_ALU|Mux29~4_combout\,
	datad => \U_ALU|Mux29~6_combout\,
	combout => \U_ALU|Mux29~7_combout\);

-- Location: LCCOMB_X45_Y5_N10
\U_ALU|Mux29~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~8_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux29~7_combout\ & (\U_ALU|ShiftRight0~17_combout\)) # (!\U_ALU|Mux29~7_combout\ & ((\U_ALU|ShiftLeft0~40_combout\))))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux22~0_combout\,
	datab => \U_ALU|ShiftRight0~17_combout\,
	datac => \U_ALU|ShiftLeft0~40_combout\,
	datad => \U_ALU|Mux29~7_combout\,
	combout => \U_ALU|Mux29~8_combout\);

-- Location: LCCOMB_X45_Y5_N8
\U_ALU|Mux29~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~9_combout\ = (\U_ALU|Mux3~3_combout\ & ((\U_ALU|Mux3~4_combout\ & (\U_ALU|Result~32_combout\)) # (!\U_ALU|Mux3~4_combout\ & ((\U_ALU|Mux29~8_combout\))))) # (!\U_ALU|Mux3~3_combout\ & (((!\U_ALU|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~3_combout\,
	datab => \U_ALU|Result~32_combout\,
	datac => \U_ALU|Mux3~4_combout\,
	datad => \U_ALU|Mux29~8_combout\,
	combout => \U_ALU|Mux29~9_combout\);

-- Location: LCCOMB_X45_Y5_N14
\U_ALU|Mux29~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~10_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux29~9_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[2]~0_combout\ & (\U_ALU|Mux29~9_combout\ $ (!\U_REGB_MUX|output[2]~2_combout\))) # (!\U_REGA_MUX|output[2]~0_combout\ & 
-- (!\U_ALU|Mux29~9_combout\ & \U_REGB_MUX|output[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[2]~0_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_ALU|Mux29~9_combout\,
	datad => \U_REGB_MUX|output[2]~2_combout\,
	combout => \U_ALU|Mux29~10_combout\);

-- Location: LCCOMB_X45_Y9_N30
\U_ALU|Mux29~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~15_combout\ = (\U_ALU|Mux30~0_combout\ & (\U_REGA_MUX|output[2]~0_combout\ & (!\U_INSTRUCTION_REG|IR15to0\(2) & !\U_INSTRUCTION_REG|IR15to0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux30~0_combout\,
	datab => \U_REGA_MUX|output[2]~0_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(2),
	datad => \U_INSTRUCTION_REG|IR15to0\(5),
	combout => \U_ALU|Mux29~15_combout\);

-- Location: LCCOMB_X45_Y9_N12
\U_ALU|Mux29~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~11_combout\ = (\U_ALU|Mux0~7_combout\ & \U_ALU|Mult0|auto_generated|w569w\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_ALU|Mux0~7_combout\,
	datad => \U_ALU|Mult0|auto_generated|w569w\(2),
	combout => \U_ALU|Mux29~11_combout\);

-- Location: LCCOMB_X45_Y9_N6
\U_ALU|Mux29~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~12_combout\ = (\U_ALU|Add0~3_combout\ & (!\U_ALU|Mux4~8_combout\)) # (!\U_ALU|Add0~3_combout\ & ((\U_ALU|Mux4~8_combout\ & ((\U_ALU|Mux29~11_combout\))) # (!\U_ALU|Mux4~8_combout\ & (\U_ALU|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Add0~3_combout\,
	datab => \U_ALU|Mux4~8_combout\,
	datac => \U_ALU|Mux29~15_combout\,
	datad => \U_ALU|Mux29~11_combout\,
	combout => \U_ALU|Mux29~12_combout\);

-- Location: LCCOMB_X45_Y5_N16
\U_ALU|Mux29~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~13_combout\ = (\U_ALU|Mux4~22_combout\ & ((\U_ALU|Mux29~12_combout\ & ((\U_ALU|Mux29~10_combout\))) # (!\U_ALU|Mux29~12_combout\ & (\U_ALU|Add0~13_combout\)))) # (!\U_ALU|Mux4~22_combout\ & (((\U_ALU|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux4~22_combout\,
	datab => \U_ALU|Add0~13_combout\,
	datac => \U_ALU|Mux29~10_combout\,
	datad => \U_ALU|Mux29~12_combout\,
	combout => \U_ALU|Mux29~13_combout\);

-- Location: LCCOMB_X45_Y5_N2
\U_ALU|Mux29~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux29~14_combout\ = (\U_ALU|Mux4~9_combout\ & (\U_ALU|Mult1|auto_generated|w513w\(2))) # (!\U_ALU|Mux4~9_combout\ & ((\U_ALU|Mux29~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU|Mux4~9_combout\,
	datac => \U_ALU|Mult1|auto_generated|w513w\(2),
	datad => \U_ALU|Mux29~13_combout\,
	combout => \U_ALU|Mux29~14_combout\);

-- Location: FF_X45_Y5_N3
\U_ALU_OUT|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux29~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(2));

-- Location: LCCOMB_X46_Y5_N18
\U_IorD_MUX|output[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[2]~0_combout\ = (\IorD~input_o\ & (\U_ALU_OUT|output\(2))) # (!\IorD~input_o\ & ((\U_PC|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(2),
	datac => \U_PC|output\(2),
	datad => \IorD~input_o\,
	combout => \U_IorD_MUX|output[2]~0_combout\);

-- Location: LCCOMB_X52_Y4_N2
\U_MEMORY|U_MEMORY_LOGIC|ram_wen~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|ram_wen~0_combout\ = (!\U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\ & (\MemWrite~input_o\ & ((!\U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\) # (!\U_IorD_MUX|output[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\,
	datab => \MemWrite~input_o\,
	datac => \U_IorD_MUX|output[2]~0_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|ram_wen~0_combout\);

-- Location: IOIBUF_X56_Y0_N1
\switches[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(1),
	o => \switches[1]~input_o\);

-- Location: LCCOMB_X51_Y4_N10
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|IN_PORT1|output[1]~feeder_combout\ = \switches[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[1]~input_o\,
	combout => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[1]~feeder_combout\);

-- Location: FF_X51_Y4_N11
\U_MEMORY|U_IO_PORTS|IN_PORT1|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|IN_PORT1|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \InPort1_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(1));

-- Location: FF_X52_Y4_N7
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[1]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(1));

-- Location: LCCOMB_X52_Y4_N6
\U_MEMORY|U_MUX_3x1|output[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[1]~2_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(1))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(1),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(1),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[1]~2_combout\);

-- Location: LCCOMB_X52_Y8_N14
\U_MEMORY|U_MUX_3x1|output[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[1]~3_combout\ = (\U_MEMORY|U_MUX_3x1|output[1]~2_combout\) # ((\U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(1) & \U_MEMORY|U_MEMREAD|output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(1),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_MUX_3x1|output[1]~2_combout\,
	combout => \U_MEMORY|U_MUX_3x1|output[1]~3_combout\);

-- Location: FF_X49_Y9_N13
\U_INSTRUCTION_REG|IR15to0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[1]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR15to0\(1));

-- Location: LCCOMB_X46_Y5_N6
\U_ALU|Mux18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~0_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_ALU|Mult1|auto_generated|w513w\(13)))) # (!\U_INSTRUCTION_REG|IR15to0\(1) & (\U_ALU|Mult0|auto_generated|w569w\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_INSTRUCTION_REG|IR15to0\(1),
	datac => \U_ALU|Mult0|auto_generated|w569w\(13),
	datad => \U_ALU|Mult1|auto_generated|w513w\(13),
	combout => \U_ALU|Mux18~0_combout\);

-- Location: LCCOMB_X40_Y5_N6
\U_ALU|ShiftRight0~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|ShiftRight0~61_combout\ = (\U_ALU|ShiftRight0~14_combout\ & ((\U_ALU|ShiftRight1~22_combout\) # ((\U_ALU|ShiftLeft0~41_combout\ & \U_REGA_MUX|output[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftLeft0~41_combout\,
	datab => \U_ALU|ShiftRight0~14_combout\,
	datac => \U_ALU|ShiftRight1~22_combout\,
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|ShiftRight0~61_combout\);

-- Location: LCCOMB_X39_Y8_N30
\U_ALU|Mux18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~1_combout\ = (\U_INSTRUCTION_REG|IR15to0\(1) & ((\U_INSTRUCTION_REG|IR15to0\(9) & ((\U_REGA_MUX|output[31]~7_combout\))) # (!\U_INSTRUCTION_REG|IR15to0\(9) & (\U_ALU|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_INSTRUCTION_REG|IR15to0\(9),
	datab => \U_ALU|ShiftRight1~52_combout\,
	datac => \U_INSTRUCTION_REG|IR15to0\(1),
	datad => \U_REGA_MUX|output[31]~7_combout\,
	combout => \U_ALU|Mux18~1_combout\);

-- Location: LCCOMB_X40_Y7_N24
\U_ALU|Mux18~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~2_combout\ = (\U_ALU|Mux22~2_combout\ & (((\U_ALU|ShiftRight0~65_combout\) # (!\U_ALU|Mux22~1_combout\)))) # (!\U_ALU|Mux22~2_combout\ & (\U_ALU|Mux18~1_combout\ & ((\U_ALU|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux18~1_combout\,
	datab => \U_ALU|ShiftRight0~65_combout\,
	datac => \U_ALU|Mux22~2_combout\,
	datad => \U_ALU|Mux22~1_combout\,
	combout => \U_ALU|Mux18~2_combout\);

-- Location: LCCOMB_X40_Y5_N0
\U_ALU|Mux18~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~3_combout\ = (\U_ALU|Mux22~0_combout\ & ((\U_ALU|Mux18~2_combout\ & (\U_ALU|ShiftRight0~61_combout\)) # (!\U_ALU|Mux18~2_combout\ & ((\U_ALU|ShiftLeft0~97_combout\))))) # (!\U_ALU|Mux22~0_combout\ & (((\U_ALU|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|ShiftRight0~61_combout\,
	datab => \U_ALU|Mux22~0_combout\,
	datac => \U_ALU|Mux18~2_combout\,
	datad => \U_ALU|ShiftLeft0~97_combout\,
	combout => \U_ALU|Mux18~3_combout\);

-- Location: LCCOMB_X43_Y7_N22
\U_ALU|Mux18~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~4_combout\ = (\U_ALU|Mux3~3_combout\ & (((\U_REGA_MUX|output[13]~28_combout\) # (\U_REGB_MUX|output[13]~26_combout\)) # (!\U_ALU|Mux3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_REGA_MUX|output[13]~28_combout\,
	datac => \U_REGB_MUX|output[13]~26_combout\,
	datad => \U_ALU|Mux3~3_combout\,
	combout => \U_ALU|Mux18~4_combout\);

-- Location: LCCOMB_X43_Y7_N0
\U_ALU|Mux18~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~5_combout\ = (\U_ALU|Mux3~4_combout\ & (((\U_ALU|Mux18~4_combout\)))) # (!\U_ALU|Mux3~4_combout\ & (((\U_ALU|Add0~65_combout\ & \U_INSTRUCTION_REG|IR15to0\(0))) # (!\U_ALU|Mux18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~4_combout\,
	datab => \U_ALU|Add0~65_combout\,
	datac => \U_ALU|Mux18~4_combout\,
	datad => \U_INSTRUCTION_REG|IR15to0\(0),
	combout => \U_ALU|Mux18~5_combout\);

-- Location: LCCOMB_X43_Y7_N14
\U_ALU|Mux18~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~6_combout\ = (\U_ALU|Mux3~5_combout\ & (((\U_ALU|Mux18~5_combout\)))) # (!\U_ALU|Mux3~5_combout\ & ((\U_REGA_MUX|output[13]~28_combout\ & (\U_REGB_MUX|output[13]~26_combout\ $ (!\U_ALU|Mux18~5_combout\))) # 
-- (!\U_REGA_MUX|output[13]~28_combout\ & (\U_REGB_MUX|output[13]~26_combout\ & !\U_ALU|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[13]~28_combout\,
	datab => \U_ALU|Mux3~5_combout\,
	datac => \U_REGB_MUX|output[13]~26_combout\,
	datad => \U_ALU|Mux18~5_combout\,
	combout => \U_ALU|Mux18~6_combout\);

-- Location: LCCOMB_X43_Y7_N24
\U_ALU|Mux18~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~7_combout\ = (\U_ALU|Mux22~5_combout\ & ((\U_ALU|Mux22~4_combout\ & (\U_REGA_MUX|output[13]~28_combout\)) # (!\U_ALU|Mux22~4_combout\ & ((\U_ALU|Mux18~6_combout\))))) # (!\U_ALU|Mux22~5_combout\ & (((!\U_ALU|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_REGA_MUX|output[13]~28_combout\,
	datab => \U_ALU|Mux18~6_combout\,
	datac => \U_ALU|Mux22~5_combout\,
	datad => \U_ALU|Mux22~4_combout\,
	combout => \U_ALU|Mux18~7_combout\);

-- Location: LCCOMB_X45_Y5_N4
\U_ALU|Mux18~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~8_combout\ = (\U_ALU|Mux3~7_combout\ & (((\U_ALU|Mux18~7_combout\)))) # (!\U_ALU|Mux3~7_combout\ & ((\U_ALU|Mux18~7_combout\ & (\U_ALU|Mux18~3_combout\)) # (!\U_ALU|Mux18~7_combout\ & ((\U_ALU|ShiftRight0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux3~7_combout\,
	datab => \U_ALU|Mux18~3_combout\,
	datac => \U_ALU|ShiftRight0~48_combout\,
	datad => \U_ALU|Mux18~7_combout\,
	combout => \U_ALU|Mux18~8_combout\);

-- Location: LCCOMB_X46_Y5_N10
\U_ALU|Mux18~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_ALU|Mux18~9_combout\ = (\U_INSTRUCTION_REG|IR15to0\(4) & (\U_ALU|Mux18~0_combout\ & ((\U_ALU|Mux0~7_combout\)))) # (!\U_INSTRUCTION_REG|IR15to0\(4) & (((\U_ALU|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU|Mux18~0_combout\,
	datab => \U_INSTRUCTION_REG|IR15to0\(4),
	datac => \U_ALU|Mux18~8_combout\,
	datad => \U_ALU|Mux0~7_combout\,
	combout => \U_ALU|Mux18~9_combout\);

-- Location: FF_X46_Y5_N11
\U_ALU_OUT|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_ALU|Mux18~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_ALU_OUT|output\(13));

-- Location: LCCOMB_X51_Y8_N20
\U_IorD_MUX|output[12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[12]~9_combout\ = (\IorD~input_o\ & (\U_ALU_OUT|output\(12))) # (!\IorD~input_o\ & ((\U_PC|output\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_ALU_OUT|output\(12),
	datac => \IorD~input_o\,
	datad => \U_PC|output\(12),
	combout => \U_IorD_MUX|output[12]~9_combout\);

-- Location: LCCOMB_X51_Y8_N22
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~15_combout\ = (\U_IorD_MUX|output[12]~9_combout\) # ((\IorD~input_o\ & (\U_ALU_OUT|output\(13))) # (!\IorD~input_o\ & ((\U_PC|output\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(13),
	datab => \U_IorD_MUX|output[12]~9_combout\,
	datac => \U_PC|output\(13),
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~15_combout\);

-- Location: LCCOMB_X46_Y9_N30
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~14_combout\ = (\U_IorD_MUX|output[10]~8_combout\) # ((\IorD~input_o\ & (\U_ALU_OUT|output\(11))) # (!\IorD~input_o\ & ((\U_PC|output\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IorD~input_o\,
	datab => \U_ALU_OUT|output\(11),
	datac => \U_PC|output\(11),
	datad => \U_IorD_MUX|output[10]~8_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~14_combout\);

-- Location: LCCOMB_X47_Y6_N28
\U_IorD_MUX|output[14]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_IorD_MUX|output[14]~10_combout\ = (\IorD~input_o\ & (\U_ALU_OUT|output\(14))) # (!\IorD~input_o\ & ((\U_PC|output\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_ALU_OUT|output\(14),
	datac => \U_PC|output\(14),
	datad => \IorD~input_o\,
	combout => \U_IorD_MUX|output[14]~10_combout\);

-- Location: LCCOMB_X47_Y6_N26
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~16_combout\ = (\U_IorD_MUX|output[14]~10_combout\) # ((\IorD~input_o\ & ((\U_ALU_OUT|output\(15)))) # (!\IorD~input_o\ & (\U_PC|output\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_PC|output\(15),
	datab => \U_IorD_MUX|output[14]~10_combout\,
	datac => \U_ALU_OUT|output\(15),
	datad => \IorD~input_o\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~16_combout\);

-- Location: LCCOMB_X51_Y8_N16
\U_MEMORY|U_MEMORY_LOGIC|LessThan0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\ = (\U_MEMORY|U_MEMORY_LOGIC|LessThan0~15_combout\) # ((\U_MEMORY|U_MEMORY_LOGIC|LessThan0~14_combout\) # ((\U_MEMORY|U_MEMORY_LOGIC|LessThan0~16_combout\) # (!\U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~15_combout\,
	datab => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~14_combout\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~16_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~13_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\);

-- Location: LCCOMB_X52_Y4_N0
\U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~1_combout\ = (\MemWrite~input_o\) # ((!\U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\) # (!\U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemWrite~input_o\,
	datac => \U_MEMORY|U_MEMORY_LOGIC|LessThan0~17_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~1_combout\);

-- Location: FF_X52_Y4_N1
\U_MEMORY|U_MEMREAD|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_MEMORY_LOGIC|hw_sel[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \MemRead~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_MEMREAD|output\(1));

-- Location: FF_X52_Y4_N21
\U_MEMORY|U_IO_PORTS|IN_PORT0|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[0]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \InPort0_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(0));

-- Location: LCCOMB_X52_Y4_N20
\U_MEMORY|U_MUX_3x1|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[0]~0_combout\ = (!\U_MEMORY|U_MEMREAD|output\(1) & ((\U_MEMORY|U_MEMREAD|output\(0) & (\U_MEMORY|U_IO_PORTS|IN_PORT1|output\(0))) # (!\U_MEMORY|U_MEMREAD|output\(0) & ((\U_MEMORY|U_IO_PORTS|IN_PORT0|output\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_IO_PORTS|IN_PORT1|output\(0),
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datac => \U_MEMORY|U_IO_PORTS|IN_PORT0|output\(0),
	datad => \U_MEMORY|U_MEMREAD|output\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[0]~0_combout\);

-- Location: LCCOMB_X52_Y8_N12
\U_MEMORY|U_MUX_3x1|output[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MUX_3x1|output[0]~1_combout\ = (\U_MEMORY|U_MUX_3x1|output[0]~0_combout\) # ((\U_MEMORY|U_MEMREAD|output\(1) & \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_MEMORY|U_MUX_3x1|output[0]~0_combout\,
	datab => \U_MEMORY|U_MEMREAD|output\(1),
	datad => \U_MEMORY|U_RAM|altsyncram_component|auto_generated|q_a\(0),
	combout => \U_MEMORY|U_MUX_3x1|output[0]~1_combout\);

-- Location: LCCOMB_X55_Y8_N16
\U_INSTRUCTION_REG|IR31to26[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR31to26[0]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMORY|U_MUX_3x1|output[0]~1_combout\,
	combout => \U_INSTRUCTION_REG|IR31to26[0]~feeder_combout\);

-- Location: FF_X55_Y8_N17
\U_INSTRUCTION_REG|IR31to26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR31to26[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR31to26\(0));

-- Location: FF_X52_Y8_N13
\U_INSTRUCTION_REG|IR31to26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_MEMORY|U_MUX_3x1|output[1]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR31to26\(1));

-- Location: LCCOMB_X55_Y8_N22
\U_INSTRUCTION_REG|IR31to26[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR31to26[2]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[2]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[2]~5_combout\,
	combout => \U_INSTRUCTION_REG|IR31to26[2]~feeder_combout\);

-- Location: FF_X55_Y8_N23
\U_INSTRUCTION_REG|IR31to26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR31to26[2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR31to26\(2));

-- Location: LCCOMB_X55_Y8_N24
\U_INSTRUCTION_REG|IR31to26[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR31to26[3]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[3]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[3]~7_combout\,
	combout => \U_INSTRUCTION_REG|IR31to26[3]~feeder_combout\);

-- Location: FF_X55_Y8_N25
\U_INSTRUCTION_REG|IR31to26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR31to26[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR31to26\(3));

-- Location: LCCOMB_X55_Y8_N26
\U_INSTRUCTION_REG|IR31to26[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR31to26[4]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[4]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_MEMORY|U_MUX_3x1|output[4]~9_combout\,
	combout => \U_INSTRUCTION_REG|IR31to26[4]~feeder_combout\);

-- Location: FF_X55_Y8_N27
\U_INSTRUCTION_REG|IR31to26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR31to26[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR31to26\(4));

-- Location: LCCOMB_X55_Y8_N0
\U_INSTRUCTION_REG|IR31to26[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_INSTRUCTION_REG|IR31to26[5]~feeder_combout\ = \U_MEMORY|U_MUX_3x1|output[5]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_MEMORY|U_MUX_3x1|output[5]~11_combout\,
	combout => \U_INSTRUCTION_REG|IR31to26[5]~feeder_combout\);

-- Location: FF_X55_Y8_N1
\U_INSTRUCTION_REG|IR31to26[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_INSTRUCTION_REG|IR31to26[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \IRWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_INSTRUCTION_REG|IR31to26\(5));

-- Location: LCCOMB_X45_Y3_N0
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[0]~feeder_combout\ = \U_REGA|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(0),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[0]~feeder_combout\);

-- Location: LCCOMB_X52_Y4_N28
\U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\ = (\MemWrite~input_o\ & (\U_IorD_MUX|output[2]~0_combout\ & \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemWrite~input_o\,
	datac => \U_IorD_MUX|output[2]~0_combout\,
	datad => \U_MEMORY|U_MEMORY_LOGIC|Equal0~8_combout\,
	combout => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\);

-- Location: FF_X45_Y3_N1
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(0));

-- Location: LCCOMB_X45_Y3_N22
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[1]~feeder_combout\ = \U_REGA|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(1),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[1]~feeder_combout\);

-- Location: FF_X45_Y3_N23
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(1));

-- Location: FF_X45_Y5_N1
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_REGA|output\(2),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(2));

-- Location: LCCOMB_X50_Y5_N14
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[3]~feeder_combout\ = \U_REGA|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(3),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[3]~feeder_combout\);

-- Location: FF_X50_Y5_N15
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(3));

-- Location: LCCOMB_X50_Y5_N8
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[4]~feeder_combout\ = \U_REGA|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(4),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[4]~feeder_combout\);

-- Location: FF_X50_Y5_N9
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(4));

-- Location: LCCOMB_X50_Y4_N12
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[5]~feeder_combout\ = \U_REGA|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(5),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[5]~feeder_combout\);

-- Location: FF_X50_Y4_N13
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(5));

-- Location: LCCOMB_X54_Y4_N28
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[6]~feeder_combout\ = \U_REGA|output\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(6),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[6]~feeder_combout\);

-- Location: FF_X54_Y4_N29
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(6));

-- Location: LCCOMB_X54_Y4_N30
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[7]~feeder_combout\ = \U_REGA|output\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(7),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[7]~feeder_combout\);

-- Location: FF_X54_Y4_N31
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(7));

-- Location: LCCOMB_X54_Y4_N4
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[8]~feeder_combout\ = \U_REGA|output\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(8),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[8]~feeder_combout\);

-- Location: FF_X54_Y4_N5
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(8));

-- Location: LCCOMB_X54_Y4_N26
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[9]~feeder_combout\ = \U_REGA|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(9),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[9]~feeder_combout\);

-- Location: FF_X54_Y4_N27
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(9));

-- Location: LCCOMB_X54_Y4_N24
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[10]~feeder_combout\ = \U_REGA|output\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(10),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[10]~feeder_combout\);

-- Location: FF_X54_Y4_N25
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(10));

-- Location: LCCOMB_X46_Y3_N24
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[11]~feeder_combout\ = \U_REGA|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(11),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[11]~feeder_combout\);

-- Location: FF_X46_Y3_N25
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(11));

-- Location: LCCOMB_X50_Y4_N14
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[12]~feeder_combout\ = \U_REGA|output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(12),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[12]~feeder_combout\);

-- Location: FF_X50_Y4_N15
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(12));

-- Location: LCCOMB_X54_Y4_N10
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[13]~feeder_combout\ = \U_REGA|output\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(13),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[13]~feeder_combout\);

-- Location: FF_X54_Y4_N11
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(13));

-- Location: LCCOMB_X47_Y3_N24
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[14]~feeder_combout\ = \U_REGA|output\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(14),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[14]~feeder_combout\);

-- Location: FF_X47_Y3_N25
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(14));

-- Location: LCCOMB_X54_Y4_N8
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[15]~feeder_combout\ = \U_REGA|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(15),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[15]~feeder_combout\);

-- Location: FF_X54_Y4_N9
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(15));

-- Location: LCCOMB_X54_Y4_N22
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[16]~feeder_combout\ = \U_REGA|output\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(16),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[16]~feeder_combout\);

-- Location: FF_X54_Y4_N23
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(16));

-- Location: LCCOMB_X54_Y4_N20
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[17]~feeder_combout\ = \U_REGA|output\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(17),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[17]~feeder_combout\);

-- Location: FF_X54_Y4_N21
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(17));

-- Location: LCCOMB_X50_Y4_N20
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[18]~feeder_combout\ = \U_REGA|output\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(18),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[18]~feeder_combout\);

-- Location: FF_X50_Y4_N21
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(18));

-- Location: LCCOMB_X54_Y4_N14
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[19]~feeder_combout\ = \U_REGA|output\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(19),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[19]~feeder_combout\);

-- Location: FF_X54_Y4_N15
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(19));

-- Location: LCCOMB_X45_Y3_N8
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[20]~feeder_combout\ = \U_REGA|output\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(20),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[20]~feeder_combout\);

-- Location: FF_X45_Y3_N9
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(20));

-- Location: LCCOMB_X54_Y4_N12
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[21]~feeder_combout\ = \U_REGA|output\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(21),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[21]~feeder_combout\);

-- Location: FF_X54_Y4_N13
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(21));

-- Location: LCCOMB_X47_Y3_N22
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[22]~feeder_combout\ = \U_REGA|output\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(22),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[22]~feeder_combout\);

-- Location: FF_X47_Y3_N23
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(22));

-- Location: LCCOMB_X54_Y4_N18
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[23]~feeder_combout\ = \U_REGA|output\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(23),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[23]~feeder_combout\);

-- Location: FF_X54_Y4_N19
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(23));

-- Location: LCCOMB_X54_Y4_N16
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[24]~feeder_combout\ = \U_REGA|output\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(24),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[24]~feeder_combout\);

-- Location: FF_X54_Y4_N17
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(24));

-- Location: LCCOMB_X46_Y3_N30
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[25]~feeder_combout\ = \U_REGA|output\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(25),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[25]~feeder_combout\);

-- Location: FF_X46_Y3_N31
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(25));

-- Location: LCCOMB_X54_Y4_N6
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[26]~feeder_combout\ = \U_REGA|output\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(26),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[26]~feeder_combout\);

-- Location: FF_X54_Y4_N7
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(26));

-- Location: LCCOMB_X46_Y3_N0
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[27]~feeder_combout\ = \U_REGA|output\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(27),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[27]~feeder_combout\);

-- Location: FF_X46_Y3_N1
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(27));

-- Location: LCCOMB_X50_Y4_N30
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[28]~feeder_combout\ = \U_REGA|output\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(28),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[28]~feeder_combout\);

-- Location: FF_X50_Y4_N31
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(28));

-- Location: LCCOMB_X47_Y3_N12
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[29]~feeder_combout\ = \U_REGA|output\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(29),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[29]~feeder_combout\);

-- Location: FF_X47_Y3_N13
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(29));

-- Location: LCCOMB_X54_Y4_N0
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[30]~feeder_combout\ = \U_REGA|output\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_REGA|output\(30),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[30]~feeder_combout\);

-- Location: FF_X54_Y4_N1
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(30));

-- Location: LCCOMB_X46_Y3_N18
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \U_MEMORY|U_IO_PORTS|OUT_PORT|output[31]~feeder_combout\ = \U_REGA|output\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_REGA|output\(31),
	combout => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[31]~feeder_combout\);

-- Location: FF_X46_Y3_N19
\U_MEMORY|U_IO_PORTS|OUT_PORT|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_MEMORY|U_IO_PORTS|OUT_PORT|output[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \U_MEMORY|U_MEMORY_LOGIC|OutPort_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_MEMORY|U_IO_PORTS|OUT_PORT|output\(31));

-- Location: IOIBUF_X66_Y54_N8
\ALUOp[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUOp(0),
	o => \ALUOp[0]~input_o\);

-- Location: IOIBUF_X24_Y39_N29
\ALUOp[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUOp(1),
	o => \ALUOp[1]~input_o\);

-- Location: IOIBUF_X0_Y36_N1
\RegDst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegDst,
	o => \RegDst~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_IR31to26(0) <= \IR31to26[0]~output_o\;

ww_IR31to26(1) <= \IR31to26[1]~output_o\;

ww_IR31to26(2) <= \IR31to26[2]~output_o\;

ww_IR31to26(3) <= \IR31to26[3]~output_o\;

ww_IR31to26(4) <= \IR31to26[4]~output_o\;

ww_IR31to26(5) <= \IR31to26[5]~output_o\;

ww_LEDs(0) <= \LEDs[0]~output_o\;

ww_LEDs(1) <= \LEDs[1]~output_o\;

ww_LEDs(2) <= \LEDs[2]~output_o\;

ww_LEDs(3) <= \LEDs[3]~output_o\;

ww_LEDs(4) <= \LEDs[4]~output_o\;

ww_LEDs(5) <= \LEDs[5]~output_o\;

ww_LEDs(6) <= \LEDs[6]~output_o\;

ww_LEDs(7) <= \LEDs[7]~output_o\;

ww_LEDs(8) <= \LEDs[8]~output_o\;

ww_LEDs(9) <= \LEDs[9]~output_o\;

ww_LEDs(10) <= \LEDs[10]~output_o\;

ww_LEDs(11) <= \LEDs[11]~output_o\;

ww_LEDs(12) <= \LEDs[12]~output_o\;

ww_LEDs(13) <= \LEDs[13]~output_o\;

ww_LEDs(14) <= \LEDs[14]~output_o\;

ww_LEDs(15) <= \LEDs[15]~output_o\;

ww_LEDs(16) <= \LEDs[16]~output_o\;

ww_LEDs(17) <= \LEDs[17]~output_o\;

ww_LEDs(18) <= \LEDs[18]~output_o\;

ww_LEDs(19) <= \LEDs[19]~output_o\;

ww_LEDs(20) <= \LEDs[20]~output_o\;

ww_LEDs(21) <= \LEDs[21]~output_o\;

ww_LEDs(22) <= \LEDs[22]~output_o\;

ww_LEDs(23) <= \LEDs[23]~output_o\;

ww_LEDs(24) <= \LEDs[24]~output_o\;

ww_LEDs(25) <= \LEDs[25]~output_o\;

ww_LEDs(26) <= \LEDs[26]~output_o\;

ww_LEDs(27) <= \LEDs[27]~output_o\;

ww_LEDs(28) <= \LEDs[28]~output_o\;

ww_LEDs(29) <= \LEDs[29]~output_o\;

ww_LEDs(30) <= \LEDs[30]~output_o\;

ww_LEDs(31) <= \LEDs[31]~output_o\;
END structure;


