Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: RAM_DataPath_01.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAM_DataPath_01.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAM_DataPath_01"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : RAM_DataPath_01
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto26/Reg_4bits.vhd" in Library work.
Architecture behavioral of Entity reg_4bits is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto26/ALU_4bits.vhd" in Library work.
Architecture behavioral of Entity alu_4bits is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto26/FFD.vhd" in Library work.
Architecture behavioral of Entity ffd is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto26/RAM_16x4.vhd" in Library work.
Architecture behavioral of Entity ram_16x4 is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto26/DataPath_01.vhd" in Library work.
Architecture behavioral of Entity datapath_01 is up to date.
Compiling vhdl file "C:/Users/Jesus/Xilinx/Proyecto26/RAM_DataPath_01.vhd" in Library work.
Entity <ram_datapath_01> compiled.
Entity <ram_datapath_01> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RAM_DataPath_01> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RAM_16x4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataPath_01> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg_4bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_4bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FFD> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RAM_DataPath_01> in library <work> (Architecture <behavioral>).
Entity <RAM_DataPath_01> analyzed. Unit <RAM_DataPath_01> generated.

Analyzing Entity <RAM_16x4> in library <work> (Architecture <behavioral>).
Entity <RAM_16x4> analyzed. Unit <RAM_16x4> generated.

Analyzing Entity <DataPath_01> in library <work> (Architecture <behavioral>).
Entity <DataPath_01> analyzed. Unit <DataPath_01> generated.

Analyzing Entity <Reg_4bits> in library <work> (Architecture <behavioral>).
Entity <Reg_4bits> analyzed. Unit <Reg_4bits> generated.

Analyzing Entity <ALU_4bits> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Jesus/Xilinx/Proyecto26/ALU_4bits.vhd" line 55: Mux is complete : default of case is discarded
Entity <ALU_4bits> analyzed. Unit <ALU_4bits> generated.

Analyzing Entity <FFD> in library <work> (Architecture <behavioral>).
Entity <FFD> analyzed. Unit <FFD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RAM_16x4>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto26/RAM_16x4.vhd".
    Found 16x4-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 4-bit register for signal <DataOut>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <RAM_16x4> synthesized.


Synthesizing Unit <Reg_4bits>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto26/Reg_4bits.vhd".
    Found 4-bit register for signal <DataOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reg_4bits> synthesized.


Synthesizing Unit <ALU_4bits>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto26/ALU_4bits.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <Resultado>.
    Found 4-bit addsub for signal <Resultado$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ALU_4bits> synthesized.


Synthesizing Unit <FFD>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto26/FFD.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFD> synthesized.


Synthesizing Unit <DataPath_01>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto26/DataPath_01.vhd".
Unit <DataPath_01> synthesized.


Synthesizing Unit <RAM_DataPath_01>.
    Related source file is "C:/Users/Jesus/Xilinx/Proyecto26/RAM_DataPath_01.vhd".
Unit <RAM_DataPath_01> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 4-bit register                                        : 3
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM_16x4>.
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <DataIn>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_16x4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RAM_DataPath_01> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAM_DataPath_01, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RAM_DataPath_01.ngr
Top Level Output File Name         : RAM_DataPath_01
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 21
#      INV                         : 1
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT3_L                      : 1
#      LUT4                        : 10
#      LUT4_D                      : 2
#      MUXF5                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 13
#      FDCE                        : 9
#      FDE                         : 4
# RAMS                             : 4
#      RAM16X1S                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 11
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       13  out of    960     1%  
 Number of Slice Flip Flops:             13  out of   1920     0%  
 Number of 4 input LUTs:                 21  out of   1920     1%  
    Number used as logic:                17
    Number used as RAMs:                  4
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     83    34%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.764ns (Maximum Frequency: 209.897MHz)
   Minimum input arrival time before clock: 6.890ns
   Maximum output required time after clock: 7.668ns
   Maximum combinational path delay: 9.789ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.764ns (frequency: 209.897MHz)
  Total number of paths / destination ports: 70 / 17
-------------------------------------------------------------------------
Delay:               4.764ns (Levels of Logic = 4)
  Source:            Inst_DataPath_01/REGA/DataOut_0 (FF)
  Destination:       Inst_DataPath_01/Inst_FFD/Q (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_DataPath_01/REGA/DataOut_0 to Inst_DataPath_01/Inst_FFD/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.568  Inst_DataPath_01/REGA/DataOut_0 (Inst_DataPath_01/REGA/DataOut_0)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado2_SW1 (N11)
     LUT4:I3->O            2   0.612   0.380  Inst_DataPath_01/Inst_ALU_4bits/Maddsub_Resultado_addsub0000_cy<1>1 (Inst_DataPath_01/Inst_ALU_4bits/Maddsub_Resultado_addsub0000_cy<1>)
     MUXF5:S->O            3   0.641   0.454  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado3 (SalALU_2_OBUF)
     LUT4:I3->O            1   0.612   0.000  Inst_DataPath_01/Inst_ALU_4bits/SalFZ_cmp_eq00001 (Inst_DataPath_01/FlagZero)
     FDCE:D                    0.268          Inst_DataPath_01/Inst_FFD/Q
    ----------------------------------------
    Total                      4.764ns (3.259ns logic, 1.505ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 108 / 42
-------------------------------------------------------------------------
Offset:              6.890ns (Levels of Logic = 6)
  Source:            Sel_ALU<1> (PAD)
  Destination:       Inst_DataPath_01/Inst_FFD/Q (FF)
  Destination Clock: CLK rising

  Data Path: Sel_ALU<1> to Inst_DataPath_01/Inst_FFD/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  Sel_ALU_1_IBUF (Sel_ALU_1_IBUF)
     LUT2:I0->O            5   0.612   0.690  Inst_DataPath_01/Inst_ALU_4bits/Resultado_mux00001 (Inst_DataPath_01/Inst_ALU_4bits/Resultado_mux0000)
     LUT4_D:I0->LO         1   0.612   0.103  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado2_SW2 (N30)
     LUT4:I3->O            3   0.612   0.451  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado2 (SalALU_1_OBUF)
     MUXF5:S->O            1   0.641   0.387  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado4_SW2 (N13)
     LUT4:I2->O            1   0.612   0.000  Inst_DataPath_01/Inst_ALU_4bits/SalFZ_cmp_eq00001 (Inst_DataPath_01/FlagZero)
     FDCE:D                    0.268          Inst_DataPath_01/Inst_FFD/Q
    ----------------------------------------
    Total                      6.890ns (4.463ns logic, 2.427ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 36 / 17
-------------------------------------------------------------------------
Offset:              7.668ns (Levels of Logic = 5)
  Source:            Inst_DataPath_01/REGA/DataOut_0 (FF)
  Destination:       SalALU<3> (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_DataPath_01/REGA/DataOut_0 to SalALU<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.568  Inst_DataPath_01/REGA/DataOut_0 (Inst_DataPath_01/REGA/DataOut_0)
     LUT3_L:I1->LO         1   0.612   0.103  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado2_SW1 (N11)
     LUT4:I3->O            2   0.612   0.383  Inst_DataPath_01/Inst_ALU_4bits/Maddsub_Resultado_addsub0000_cy<1>1 (Inst_DataPath_01/Inst_ALU_4bits/Maddsub_Resultado_addsub0000_cy<1>)
     LUT4_D:I3->LO         1   0.612   0.103  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado4_SW1 (N31)
     LUT4:I3->O            2   0.612   0.380  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado4 (SalALU_3_OBUF)
     OBUF:I->O                 3.169          SalALU_3_OBUF (SalALU<3>)
    ----------------------------------------
    Total                      7.668ns (6.131ns logic, 1.537ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 4
-------------------------------------------------------------------------
Delay:               9.789ns (Levels of Logic = 7)
  Source:            Sel_ALU<1> (PAD)
  Destination:       SalALU<3> (PAD)

  Data Path: Sel_ALU<1> to SalALU<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.106   0.795  Sel_ALU_1_IBUF (Sel_ALU_1_IBUF)
     LUT2:I0->O            5   0.612   0.690  Inst_DataPath_01/Inst_ALU_4bits/Resultado_mux00001 (Inst_DataPath_01/Inst_ALU_4bits/Resultado_mux0000)
     LUT3_L:I0->LO         1   0.612   0.103  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado2_SW1 (N11)
     LUT4:I3->O            2   0.612   0.383  Inst_DataPath_01/Inst_ALU_4bits/Maddsub_Resultado_addsub0000_cy<1>1 (Inst_DataPath_01/Inst_ALU_4bits/Maddsub_Resultado_addsub0000_cy<1>)
     LUT4_D:I3->LO         1   0.612   0.103  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado4_SW1 (N31)
     LUT4:I3->O            2   0.612   0.380  Inst_DataPath_01/Inst_ALU_4bits/Mmux_Resultado4 (SalALU_3_OBUF)
     OBUF:I->O                 3.169          SalALU_3_OBUF (SalALU<3>)
    ----------------------------------------
    Total                      9.789ns (7.335ns logic, 2.454ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.43 secs
 
--> 

Total memory usage is 259332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

