{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662426403118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662426403118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 19:06:43 2022 " "Processing started: Mon Sep 05 19:06:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662426403118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426403118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema_2 -c Problema_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema_2 -c Problema_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426403118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662426403467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662426403467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorn.sv 1 1 " "Found 1 design units, including 1 entities, in source file xorn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorN " "Found entity 1: XorN" {  } { { "XorN.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/XorN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testcalcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testCalcu " "Found entity 1: testCalcu" {  } { { "testCalcu.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/testCalcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "Suma.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshift.sv 1 1 " "Found 1 design units, including 1 entities, in source file rightshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RightShift " "Found entity 1: RightShift" {  } { { "RightShift.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RightShift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "Resta.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orn.sv 1 1 " "Found 1 design units, including 1 entities, in source file orn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrN " "Found entity 1: OrN" {  } { { "OrN.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/OrN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418174 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Mux.sv" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1662426418178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "Multiplicacion.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "Modulo.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 1 1 " "Found 1 design units, including 1 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "LeftShift.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/LeftShift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_detector " "Found entity 1: flag_detector" {  } { { "flag_detector.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/flag_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Division " "Found entity 1: Division" {  } { { "Division.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayHex " "Found entity 1: DisplayHex" {  } { { "DisplayHex.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/DisplayHex.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file calcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Calcu " "Found entity 1: Calcu" {  } { { "Calcu.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Calcu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file button_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_Switch " "Found entity 1: Button_Switch" {  } { { "Button_Switch.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/Button_Switch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andn.sv 1 1 " "Found 1 design units, including 1 entities, in source file andn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndN " "Found entity 1: AndN" {  } { { "AndN.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/AndN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargainput.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargainput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaInput " "Found entity 1: RegistroCargaInput" {  } { { "RegistroCargaInput.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaInput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargaouput.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargaouput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaOutput " "Found entity 1: RegistroCargaOutput" {  } { { "RegistroCargaOuput.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaOuput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargatop.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargatop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaTop " "Found entity 1: RegistroCargaTop" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrocargatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrocargatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegistroCargaTest " "Found entity 1: RegistroCargaTest" {  } { { "RegistroCargaTest.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662426418228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426418228 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistroCargaTop " "Elaborating entity \"RegistroCargaTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662426418310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_Switch Button_Switch:button1 " "Elaborating entity \"Button_Switch\" for hierarchy \"Button_Switch:button1\"" {  } { { "RegistroCargaTop.sv" "button1" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCargaInput RegistroCargaInput:regCargaIn " "Elaborating entity \"RegistroCargaInput\" for hierarchy \"RegistroCargaInput:regCargaIn\"" {  } { { "RegistroCargaTop.sv" "regCargaIn" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 RegistroCargaInput.sv(7) " "Verilog HDL assignment warning at RegistroCargaInput.sv(7): truncated value with size 12 to match size of target (1)" {  } { { "RegistroCargaInput.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaInput.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662426418319 "|RegistroCargaTop|RegistroCargaInput:regCargaIn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_ " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_\"" {  } { { "RegistroCargaTop.sv" "alu_" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma ALU:alu_\|Suma:sumador " "Elaborating entity \"Suma\" for hierarchy \"ALU:alu_\|Suma:sumador\"" {  } { { "ALU.sv" "sumador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resta ALU:alu_\|Resta:restador " "Elaborating entity \"Resta\" for hierarchy \"ALU:alu_\|Resta:restador\"" {  } { { "ALU.sv" "restador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo ALU:alu_\|Modulo:modulador " "Elaborating entity \"Modulo\" for hierarchy \"ALU:alu_\|Modulo:modulador\"" {  } { { "ALU.sv" "modulador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion ALU:alu_\|Multiplicacion:multiplicador " "Elaborating entity \"Multiplicacion\" for hierarchy \"ALU:alu_\|Multiplicacion:multiplicador\"" {  } { { "ALU.sv" "multiplicador" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division ALU:alu_\|Division:divisor " "Elaborating entity \"Division\" for hierarchy \"ALU:alu_\|Division:divisor\"" {  } { { "ALU.sv" "divisor" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndN ALU:alu_\|AndN:ander " "Elaborating entity \"AndN\" for hierarchy \"ALU:alu_\|AndN:ander\"" {  } { { "ALU.sv" "ander" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrN ALU:alu_\|OrN:orer " "Elaborating entity \"OrN\" for hierarchy \"ALU:alu_\|OrN:orer\"" {  } { { "ALU.sv" "orer" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorN ALU:alu_\|XorN:xorer " "Elaborating entity \"XorN\" for hierarchy \"ALU:alu_\|XorN:xorer\"" {  } { { "ALU.sv" "xorer" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift ALU:alu_\|LeftShift:lShifter " "Elaborating entity \"LeftShift\" for hierarchy \"ALU:alu_\|LeftShift:lShifter\"" {  } { { "ALU.sv" "lShifter" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShift ALU:alu_\|RightShift:rShifter " "Elaborating entity \"RightShift\" for hierarchy \"ALU:alu_\|RightShift:rShifter\"" {  } { { "ALU.sv" "rShifter" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:mux_ " "Elaborating entity \"Mux\" for hierarchy \"Mux:mux_\"" {  } { { "RegistroCargaTop.sv" "mux_" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_detector flag_detector:flag_dec " "Elaborating entity \"flag_detector\" for hierarchy \"flag_detector:flag_dec\"" {  } { { "RegistroCargaTop.sv" "flag_dec" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow flag_detector:flag_dec\|Overflow:overflow " "Elaborating entity \"Overflow\" for hierarchy \"flag_detector:flag_dec\|Overflow:overflow\"" {  } { { "flag_detector.sv" "overflow" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/flag_detector.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroCargaOutput RegistroCargaOutput:regCargaOut " "Elaborating entity \"RegistroCargaOutput\" for hierarchy \"RegistroCargaOutput:regCargaOut\"" {  } { { "RegistroCargaTop.sv" "regCargaOut" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 RegistroCargaOuput.sv(8) " "Verilog HDL assignment warning at RegistroCargaOuput.sv(8): truncated value with size 9 to match size of target (1)" {  } { { "RegistroCargaOuput.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaOuput.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662426418363 "|RegistroCargaTop|RegistroCargaOutput:regCargaOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayHex DisplayHex:display2 " "Elaborating entity \"DisplayHex\" for hierarchy \"DisplayHex:display2\"" {  } { { "RegistroCargaTop.sv" "display2" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426418374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outDisplay\[1\] GND " "Pin \"outDisplay\[1\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|outDisplay[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outDisplay\[2\] GND " "Pin \"outDisplay\[2\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|outDisplay[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outDisplay\[6\] VCC " "Pin \"outDisplay\[6\]\" is stuck at VCC" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|outDisplay[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] GND " "Pin \"flags\[0\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[1\] GND " "Pin \"flags\[1\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|flags[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|flags[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[1\] GND " "Pin \"salida\[1\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[2\] GND " "Pin \"salida\[2\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|salida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[3\] GND " "Pin \"salida\[3\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|salida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[4\] GND " "Pin \"salida\[4\]\" is stuck at GND" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662426419131 "|RegistroCargaTop|salida[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662426419131 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662426419276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662426420048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662426420048 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "RegistroCargaTop.sv" "" { Text "C:/Users/Lenovo/Documents/GitHub/Lab03_TallerDisenio/Problema_2/RegistroCargaTop.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1662426420107 "|RegistroCargaTop|b[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1662426420107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662426420108 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662426420108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662426420108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662426420108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662426420271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 19:07:00 2022 " "Processing ended: Mon Sep 05 19:07:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662426420271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662426420271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662426420271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662426420271 ""}
