 
****************************************
Report : qor
Design : UNITY_DECODER
Version: Q-2019.12-SP5-5
Date   : Thu Apr  6 13:16:20 2023
****************************************


  Timing Path Group 'vclk'
  -----------------------------------
  Levels of Logic:              39.00
  Critical Path Length:          0.81
  Critical Path Slack:          -0.56
  Critical Path Clk Period:      0.25
  Total Negative Slack:        -36.28
  No. of Violating Paths:       65.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        161
  Leaf Cell Count:              12116
  Buf/Inv Cell Count:            2130
  Buf Cell Count:                  74
  Inv Cell Count:                2056
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12100
  Sequential Cell Count:           16
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    10114.271932
  Noncombinational Area:    21.504000
  Buf/Inv Area:           1109.975989
  Total Buffer Area:           123.82
  Total Inverter Area:         986.16
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             10135.775932
  Design Area:           10135.775932


  Design Rules
  -----------------------------------
  Total Number of Nets:         12202
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: exa01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  144.47
  Logic Optimization:                137.62
  Mapping Optimization:              553.81
  -----------------------------------------
  Overall Compile Time:              945.65
  Overall Compile Wall Clock Time:   948.34

  --------------------------------------------------------------------

  Design  WNS: 0.56  TNS: 36.28  Number of Violating Paths: 65


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
