Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     15.935       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                      5.939       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                     15.602       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    94.361       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in             995.040       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    98.119       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc              990.954       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    35.345       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.100       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK              23.365       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              19.603       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE           47.851       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.226       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                     13.218       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                      3.334       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.209       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in               0.314       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.406       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc                0.314       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.400       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.026       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK               0.312       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              24.692       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE            0.406       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.122       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.809       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    94.754       0.000              0              1
 top|pix_clk_in         top|pix_clk_in             996.862       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc              997.486       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.269       0.000              0             41
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.593       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.474       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     3.057       0.000              0              1
 top|pix_clk_in         top|pix_clk_in               1.436       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc                1.289       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.437       0.000              0             41
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     17.079       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                      7.505       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                     17.222       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.064       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in             996.444       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    98.665       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc              993.668       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    36.708       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.630       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK              23.836       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              21.316       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE           48.349       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.183       0.000              0           4772
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m                     11.927       0.000              0             16
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m                      2.014       0.000              0              4
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.155       0.000              0           1091
 top|pix_clk_in         top|pix_clk_in               0.252       0.000              0            992
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     0.320       0.000              0             16
 top|rgmii_rxc          top|rgmii_rxc                0.252       0.000              0           6467
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.269       0.000              0            106
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.835       0.000              0              2
 DebugCore_JCLK         DebugCore_JCLK               0.251       0.000              0           2600
 DebugCore_CAPTURE      DebugCore_JCLK              24.935       0.000              0            134
 DebugCore_JCLK         DebugCore_CAPTURE            0.544       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     17.171       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    18.050       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.261       0.000              0              1
 top|pix_clk_in         top|pix_clk_in             997.763       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc              998.205       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.667       0.000              0             41
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.446       0.000              0           2320
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.536       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.131       0.000              0              1
 top|pix_clk_in         top|pix_clk_in               0.998       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc                0.913       0.000              0             16
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.463       0.000              0             41
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

