FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c)  2020 Intel Corporation */

bool igc_reg_test(struct igc_adapter *adapter, u64 *data);
bool igc_eeprom_test(struct igc_adapter *adapter, u64 *data);
bool igc_link_test(struct igc_adapter *adapter, u64 *data);

struct igc_reg_test {
/* bench 7746.1.0 ee7ba97adb78 */
/* bench 7746.1.1 33e97bf69144 */
/* bench 7746.1.2 e3722189c36f */
/* bench 7746.1.3 de0ecba8fbb1 */
/* bench 7746.1.4 c65133a5d34c */
/* bench 7746.1.5 5ec2d12d7a66 */
/* bench 7746.1.6 d5b526c00c6b */
/* bench 7746.1.7 ef2654dfe447 */
/* bench 7746.1.8 cbeca04abe72 */
	u8 test_type;
	u32 mask;
	u32 write;
};

/* In the hardware, registers are laid out either singly, in arrays
 * spaced 0x40 bytes apart, or in contiguous tables.  We assume
 * most tests take place on arrays or single registers (handled
 * as a single-element array) and special-case the tables.
/* bench 7716.2.0 145690f0ed20 */
/* bench 7716.2.1 53fecddc22e8 */
/* bench 7716.2.2 ab23466b6bf0 */
/* bench 7716.2.3 4628dc874af2 */
/* bench 7716.2.4 1adcefc6b2ec */
/* bench 7716.2.5 a0f7ff14e128 */
/* bench 7716.2.6 2dc34fa23727 */
/* bench 7716.2.7 122c110f51ad */
 * Table tests are always pattern tests.
 *
 * We also make provision for some required setup steps by specifying
 * registers to be written without any read-back testing.
 */

#define PATTERN_TEST	1
#define SET_READ_TEST	2
#define TABLE32_TEST	3
#define TABLE64_TEST_LO	4
#define TABLE64_TEST_HI	5
