INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module mux7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/io_subsystem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dMemoryDecoder
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/FDu/second1/DL/lab/Mips_cpu/Mips_cpu.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
