// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 222 10/21/2009 SJ Web Edition"

// DATE "03/21/2010 22:17:52"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MaxValStaticRAM (
	rdy,
	clk,
	start,
	wr_en,
	rd_en,
	\input ,
	addr,
	maxValue,
	readOut);
output 	rdy;
input 	clk;
input 	start;
input 	wr_en;
input 	rd_en;
input 	[7:0] \input ;
input 	[9:0] addr;
output 	[7:0] maxValue;
output 	[7:0] readOut;

// Design Ports Information
// rdy	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// maxValue[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// readOut[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// start	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_en	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rd_en	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[2]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[6]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[7]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[8]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr[9]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MaxValStaticRAM_v.sdo");
// synopsys translate_on

wire \inst2|rd_addr[8]~27 ;
wire \inst2|rd_addr[9]~28_combout ;
wire \inst2|maxVal~0_combout ;
wire \inst2|maxVal~2_combout ;
wire \inst2|maxVal~3_combout ;
wire \inst2|maxVal~6_combout ;
wire \inst2|maxVal~7_combout ;
wire \inst2|maxVal~8_combout ;
wire \inst2|maxVal~12_combout ;
wire \inst2|maxVal~13_combout ;
wire \inst2|maxVal~14_combout ;
wire \inst2|maxVal~17_combout ;
wire \inst2|maxVal~18_combout ;
wire \wr_en~combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \inst2|rd_addr[0]~10_combout ;
wire \start~combout ;
wire \inst2|EN~1_combout ;
wire \inst2|always0~0_combout ;
wire \inst2|rd_addr[0]~11 ;
wire \inst2|rd_addr[1]~12_combout ;
wire \inst2|rd_addr[1]~13 ;
wire \inst2|rd_addr[2]~14_combout ;
wire \inst2|rd_addr[2]~15 ;
wire \inst2|rd_addr[3]~16_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|rd_addr[3]~17 ;
wire \inst2|rd_addr[4]~19 ;
wire \inst2|rd_addr[5]~20_combout ;
wire \inst2|rd_addr[5]~21 ;
wire \inst2|rd_addr[6]~23 ;
wire \inst2|rd_addr[7]~24_combout ;
wire \inst2|rd_addr[7]~25 ;
wire \inst2|rd_addr[8]~26_combout ;
wire \inst2|rd_addr[4]~18_combout ;
wire \inst2|Equal0~1_combout ;
wire \inst2|Equal0~2_combout ;
wire \inst2|ready~0_combout ;
wire \inst2|ready~regout ;
wire \rd_en~combout ;
wire \inst11~combout ;
wire \inst4|$00000|auto_generated|result_node[0]~0_combout ;
wire \inst4|$00000|auto_generated|result_node[1]~1_combout ;
wire \inst4|$00000|auto_generated|result_node[2]~2_combout ;
wire \inst4|$00000|auto_generated|result_node[3]~3_combout ;
wire \inst4|$00000|auto_generated|result_node[4]~4_combout ;
wire \inst4|$00000|auto_generated|result_node[5]~5_combout ;
wire \inst2|rd_addr[6]~22_combout ;
wire \inst4|$00000|auto_generated|result_node[6]~6_combout ;
wire \inst4|$00000|auto_generated|result_node[7]~7_combout ;
wire \inst4|$00000|auto_generated|result_node[8]~8_combout ;
wire \inst4|$00000|auto_generated|result_node[9]~9_combout ;
wire \inst2|maxVal~11_combout ;
wire \inst2|out[7]~23 ;
wire \inst2|LessThan0~0_combout ;
wire \inst2|maxVal~9_combout ;
wire \inst2|EN~0_combout ;
wire \inst2|maxVal~1_combout ;
wire \inst2|maxVal~4_combout ;
wire \inst2|maxVal~5_combout ;
wire \inst2|LessThan1~1_cout ;
wire \inst2|LessThan1~3_cout ;
wire \inst2|LessThan1~5_cout ;
wire \inst2|LessThan1~7_cout ;
wire \inst2|LessThan1~9_cout ;
wire \inst2|LessThan1~11_cout ;
wire \inst2|LessThan1~13_cout ;
wire \inst2|LessThan1~14_combout ;
wire \inst2|maxVal~10_combout ;
wire \inst2|maxVal~15_combout ;
wire \inst2|maxVal~16_combout ;
wire \inst2|out[0]~9 ;
wire \inst2|out[1]~11 ;
wire \inst2|out[2]~13 ;
wire \inst2|out[3]~15 ;
wire \inst2|out[4]~17 ;
wire \inst2|out[5]~19 ;
wire \inst2|out[6]~21 ;
wire \inst2|out[7]~22_combout ;
wire \inst2|out[6]~20_combout ;
wire \inst2|out[5]~18_combout ;
wire \inst2|out[4]~16_combout ;
wire \inst2|out[3]~14_combout ;
wire \inst2|out[2]~12_combout ;
wire \inst2|out[1]~10_combout ;
wire \inst2|out[0]~8_combout ;
wire [7:0] \inst|altsyncram_component|auto_generated|q_b ;
wire [31:0] \inst2|EN ;
wire [7:0] \inst2|maxVal ;
wire [7:0] \inst2|out ;
wire [9:0] \inst2|rd_addr ;
wire [9:0] \addr~combout ;
wire [7:0] \input~combout ;

wire [3:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_b [4] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_b [5] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_b [6] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_b [7] = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \inst|altsyncram_component|auto_generated|q_b [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_b [1] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_b [2] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_b [3] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: LCFF_X32_Y1_N23
cycloneii_lcell_ff \inst2|rd_addr[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[9]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [9]));

// Location: LCCOMB_X32_Y1_N20
cycloneii_lcell_comb \inst2|rd_addr[8]~26 (
// Equation(s):
// \inst2|rd_addr[8]~26_combout  = (\inst2|rd_addr [8] & (\inst2|rd_addr[7]~25  $ (GND))) # (!\inst2|rd_addr [8] & (!\inst2|rd_addr[7]~25  & VCC))
// \inst2|rd_addr[8]~27  = CARRY((\inst2|rd_addr [8] & !\inst2|rd_addr[7]~25 ))

	.dataa(\inst2|rd_addr [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[7]~25 ),
	.combout(\inst2|rd_addr[8]~26_combout ),
	.cout(\inst2|rd_addr[8]~27 ));
// synopsys translate_off
defparam \inst2|rd_addr[8]~26 .lut_mask = 16'hA50A;
defparam \inst2|rd_addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N22
cycloneii_lcell_comb \inst2|rd_addr[9]~28 (
// Equation(s):
// \inst2|rd_addr[9]~28_combout  = \inst2|rd_addr[8]~27  $ (\inst2|rd_addr [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|rd_addr [9]),
	.cin(\inst2|rd_addr[8]~27 ),
	.combout(\inst2|rd_addr[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rd_addr[9]~28 .lut_mask = 16'h0FF0;
defparam \inst2|rd_addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y1_N1
cycloneii_lcell_ff \inst2|maxVal[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [7]));

// Location: LCFF_X31_Y1_N5
cycloneii_lcell_ff \inst2|maxVal[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [5]));

// Location: LCFF_X31_Y1_N7
cycloneii_lcell_ff \inst2|maxVal[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [4]));

// Location: LCFF_X31_Y1_N9
cycloneii_lcell_ff \inst2|maxVal[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [3]));

// Location: LCFF_X32_Y1_N27
cycloneii_lcell_ff \inst2|maxVal[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [0]));

// Location: LCCOMB_X31_Y1_N0
cycloneii_lcell_comb \inst2|maxVal~0 (
// Equation(s):
// \inst2|maxVal~0_combout  = (\inst|altsyncram_component|auto_generated|q_b [7] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [7]),
	.datac(\start~combout ),
	.datad(\inst2|EN [0]),
	.cin(gnd),
	.combout(\inst2|maxVal~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~0 .lut_mask = 16'hC4C0;
defparam \inst2|maxVal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N0
cycloneii_lcell_comb \inst2|maxVal~2 (
// Equation(s):
// \inst2|maxVal~2_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [6])) # (!\inst2|LessThan0~0_combout  & ((\inst2|maxVal [6]))))) # (!\inst2|Equal0~2_combout  & (((\inst2|maxVal [6]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|maxVal [6]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~2 .lut_mask = 16'hB8F0;
defparam \inst2|maxVal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N2
cycloneii_lcell_comb \inst2|maxVal~3 (
// Equation(s):
// \inst2|maxVal~3_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & ((\inst|altsyncram_component|auto_generated|q_b [5]))) # (!\inst2|LessThan0~0_combout  & (\inst2|maxVal [5])))) # (!\inst2|Equal0~2_combout  & (\inst2|maxVal [5]))

	.dataa(\inst2|maxVal [5]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_b [5]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~3 .lut_mask = 16'hE2AA;
defparam \inst2|maxVal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N8
cycloneii_lcell_comb \inst2|maxVal~6 (
// Equation(s):
// \inst2|maxVal~6_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & (\inst|altsyncram_component|auto_generated|q_b [2])) # (!\inst2|LessThan0~0_combout  & ((\inst2|maxVal [2]))))) # (!\inst2|Equal0~2_combout  & (((\inst2|maxVal [2]))))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|maxVal [2]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~6 .lut_mask = 16'hB8F0;
defparam \inst2|maxVal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N10
cycloneii_lcell_comb \inst2|maxVal~7 (
// Equation(s):
// \inst2|maxVal~7_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & ((\inst|altsyncram_component|auto_generated|q_b [1]))) # (!\inst2|LessThan0~0_combout  & (\inst2|maxVal [1])))) # (!\inst2|Equal0~2_combout  & (\inst2|maxVal [1]))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst2|maxVal [1]),
	.datac(\inst|altsyncram_component|auto_generated|q_b [1]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~7 .lut_mask = 16'hE4CC;
defparam \inst2|maxVal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N12
cycloneii_lcell_comb \inst2|maxVal~8 (
// Equation(s):
// \inst2|maxVal~8_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & ((\inst|altsyncram_component|auto_generated|q_b [0]))) # (!\inst2|LessThan0~0_combout  & (\inst2|maxVal [0])))) # (!\inst2|Equal0~2_combout  & (\inst2|maxVal [0]))

	.dataa(\inst2|maxVal [0]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~8 .lut_mask = 16'hE2AA;
defparam \inst2|maxVal~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N4
cycloneii_lcell_comb \inst2|maxVal~12 (
// Equation(s):
// \inst2|maxVal~12_combout  = (\inst|altsyncram_component|auto_generated|q_b [5] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\start~combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(\inst2|Equal0~2_combout ),
	.datad(\inst2|EN [0]),
	.cin(gnd),
	.combout(\inst2|maxVal~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~12 .lut_mask = 16'h8C88;
defparam \inst2|maxVal~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N6
cycloneii_lcell_comb \inst2|maxVal~13 (
// Equation(s):
// \inst2|maxVal~13_combout  = (\inst|altsyncram_component|auto_generated|q_b [4] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(\start~combout ),
	.datad(\inst2|EN [0]),
	.cin(gnd),
	.combout(\inst2|maxVal~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~13 .lut_mask = 16'hC4C0;
defparam \inst2|maxVal~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N8
cycloneii_lcell_comb \inst2|maxVal~14 (
// Equation(s):
// \inst2|maxVal~14_combout  = (\inst|altsyncram_component|auto_generated|q_b [3] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\start~combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(\inst2|Equal0~2_combout ),
	.datad(\inst2|EN [0]),
	.cin(gnd),
	.combout(\inst2|maxVal~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~14 .lut_mask = 16'h8C88;
defparam \inst2|maxVal~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N30
cycloneii_lcell_comb \inst2|maxVal~17 (
// Equation(s):
// \inst2|maxVal~17_combout  = (!\inst2|always0~0_combout  & ((\inst2|maxVal~9_combout  & ((\inst|altsyncram_component|auto_generated|q_b [0]))) # (!\inst2|maxVal~9_combout  & (\inst2|maxVal [0]))))

	.dataa(\inst2|always0~0_combout ),
	.datab(\inst2|maxVal [0]),
	.datac(\inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(\inst2|maxVal~9_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~17 .lut_mask = 16'h5044;
defparam \inst2|maxVal~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N26
cycloneii_lcell_comb \inst2|maxVal~18 (
// Equation(s):
// \inst2|maxVal~18_combout  = (\inst2|EN~0_combout  & ((\inst2|LessThan1~14_combout  & ((\inst|altsyncram_component|auto_generated|q_b [0]))) # (!\inst2|LessThan1~14_combout  & (\inst2|maxVal~17_combout )))) # (!\inst2|EN~0_combout  & 
// (\inst2|maxVal~17_combout ))

	.dataa(\inst2|EN~0_combout ),
	.datab(\inst2|maxVal~17_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_b [0]),
	.datad(\inst2|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~18 .lut_mask = 16'hE4CC;
defparam \inst2|maxVal~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_en));
// synopsys translate_off
defparam \wr_en~I .input_async_reset = "none";
defparam \wr_en~I .input_power_up = "low";
defparam \wr_en~I .input_register_mode = "none";
defparam \wr_en~I .input_sync_reset = "none";
defparam \wr_en~I .oe_async_reset = "none";
defparam \wr_en~I .oe_power_up = "low";
defparam \wr_en~I .oe_register_mode = "none";
defparam \wr_en~I .oe_sync_reset = "none";
defparam \wr_en~I .operation_mode = "input";
defparam \wr_en~I .output_async_reset = "none";
defparam \wr_en~I .output_power_up = "low";
defparam \wr_en~I .output_register_mode = "none";
defparam \wr_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N4
cycloneii_lcell_comb \inst2|rd_addr[0]~10 (
// Equation(s):
// \inst2|rd_addr[0]~10_combout  = (\inst2|EN~0_combout  & (\inst2|rd_addr [0] $ (VCC))) # (!\inst2|EN~0_combout  & (\inst2|rd_addr [0] & VCC))
// \inst2|rd_addr[0]~11  = CARRY((\inst2|EN~0_combout  & \inst2|rd_addr [0]))

	.dataa(\inst2|EN~0_combout ),
	.datab(\inst2|rd_addr [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|rd_addr[0]~10_combout ),
	.cout(\inst2|rd_addr[0]~11 ));
// synopsys translate_off
defparam \inst2|rd_addr[0]~10 .lut_mask = 16'h6688;
defparam \inst2|rd_addr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N30
cycloneii_lcell_comb \inst2|EN~1 (
// Equation(s):
// \inst2|EN~1_combout  = ((!\inst2|Equal0~2_combout  & \inst2|EN [0])) # (!\start~combout )

	.dataa(vcc),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|EN [0]),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\inst2|EN~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|EN~1 .lut_mask = 16'h30FF;
defparam \inst2|EN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y1_N31
cycloneii_lcell_ff \inst2|EN[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|EN~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|EN [0]));

// Location: LCCOMB_X32_Y1_N2
cycloneii_lcell_comb \inst2|always0~0 (
// Equation(s):
// \inst2|always0~0_combout  = (!\start~combout  & ((\inst2|Equal0~2_combout ) # (!\inst2|EN [0])))

	.dataa(\start~combout ),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|EN [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always0~0 .lut_mask = 16'h4545;
defparam \inst2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y1_N5
cycloneii_lcell_ff \inst2|rd_addr[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [0]));

// Location: LCCOMB_X32_Y1_N6
cycloneii_lcell_comb \inst2|rd_addr[1]~12 (
// Equation(s):
// \inst2|rd_addr[1]~12_combout  = (\inst2|rd_addr [1] & (!\inst2|rd_addr[0]~11 )) # (!\inst2|rd_addr [1] & ((\inst2|rd_addr[0]~11 ) # (GND)))
// \inst2|rd_addr[1]~13  = CARRY((!\inst2|rd_addr[0]~11 ) # (!\inst2|rd_addr [1]))

	.dataa(\inst2|rd_addr [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[0]~11 ),
	.combout(\inst2|rd_addr[1]~12_combout ),
	.cout(\inst2|rd_addr[1]~13 ));
// synopsys translate_off
defparam \inst2|rd_addr[1]~12 .lut_mask = 16'h5A5F;
defparam \inst2|rd_addr[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y1_N7
cycloneii_lcell_ff \inst2|rd_addr[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [1]));

// Location: LCCOMB_X32_Y1_N8
cycloneii_lcell_comb \inst2|rd_addr[2]~14 (
// Equation(s):
// \inst2|rd_addr[2]~14_combout  = (\inst2|rd_addr [2] & (\inst2|rd_addr[1]~13  $ (GND))) # (!\inst2|rd_addr [2] & (!\inst2|rd_addr[1]~13  & VCC))
// \inst2|rd_addr[2]~15  = CARRY((\inst2|rd_addr [2] & !\inst2|rd_addr[1]~13 ))

	.dataa(vcc),
	.datab(\inst2|rd_addr [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[1]~13 ),
	.combout(\inst2|rd_addr[2]~14_combout ),
	.cout(\inst2|rd_addr[2]~15 ));
// synopsys translate_off
defparam \inst2|rd_addr[2]~14 .lut_mask = 16'hC30C;
defparam \inst2|rd_addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y1_N9
cycloneii_lcell_ff \inst2|rd_addr[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [2]));

// Location: LCCOMB_X32_Y1_N10
cycloneii_lcell_comb \inst2|rd_addr[3]~16 (
// Equation(s):
// \inst2|rd_addr[3]~16_combout  = (\inst2|rd_addr [3] & (!\inst2|rd_addr[2]~15 )) # (!\inst2|rd_addr [3] & ((\inst2|rd_addr[2]~15 ) # (GND)))
// \inst2|rd_addr[3]~17  = CARRY((!\inst2|rd_addr[2]~15 ) # (!\inst2|rd_addr [3]))

	.dataa(\inst2|rd_addr [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[2]~15 ),
	.combout(\inst2|rd_addr[3]~16_combout ),
	.cout(\inst2|rd_addr[3]~17 ));
// synopsys translate_off
defparam \inst2|rd_addr[3]~16 .lut_mask = 16'h5A5F;
defparam \inst2|rd_addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y1_N11
cycloneii_lcell_ff \inst2|rd_addr[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [3]));

// Location: LCCOMB_X29_Y1_N18
cycloneii_lcell_comb \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = (\inst2|rd_addr [2] & (\inst2|rd_addr [1] & (\inst2|rd_addr [3] & \inst2|rd_addr [0])))

	.dataa(\inst2|rd_addr [2]),
	.datab(\inst2|rd_addr [1]),
	.datac(\inst2|rd_addr [3]),
	.datad(\inst2|rd_addr [0]),
	.cin(gnd),
	.combout(\inst2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = 16'h8000;
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N12
cycloneii_lcell_comb \inst2|rd_addr[4]~18 (
// Equation(s):
// \inst2|rd_addr[4]~18_combout  = (\inst2|rd_addr [4] & (\inst2|rd_addr[3]~17  $ (GND))) # (!\inst2|rd_addr [4] & (!\inst2|rd_addr[3]~17  & VCC))
// \inst2|rd_addr[4]~19  = CARRY((\inst2|rd_addr [4] & !\inst2|rd_addr[3]~17 ))

	.dataa(\inst2|rd_addr [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[3]~17 ),
	.combout(\inst2|rd_addr[4]~18_combout ),
	.cout(\inst2|rd_addr[4]~19 ));
// synopsys translate_off
defparam \inst2|rd_addr[4]~18 .lut_mask = 16'hA50A;
defparam \inst2|rd_addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N14
cycloneii_lcell_comb \inst2|rd_addr[5]~20 (
// Equation(s):
// \inst2|rd_addr[5]~20_combout  = (\inst2|rd_addr [5] & (!\inst2|rd_addr[4]~19 )) # (!\inst2|rd_addr [5] & ((\inst2|rd_addr[4]~19 ) # (GND)))
// \inst2|rd_addr[5]~21  = CARRY((!\inst2|rd_addr[4]~19 ) # (!\inst2|rd_addr [5]))

	.dataa(vcc),
	.datab(\inst2|rd_addr [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[4]~19 ),
	.combout(\inst2|rd_addr[5]~20_combout ),
	.cout(\inst2|rd_addr[5]~21 ));
// synopsys translate_off
defparam \inst2|rd_addr[5]~20 .lut_mask = 16'h3C3F;
defparam \inst2|rd_addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y1_N15
cycloneii_lcell_ff \inst2|rd_addr[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [5]));

// Location: LCCOMB_X32_Y1_N16
cycloneii_lcell_comb \inst2|rd_addr[6]~22 (
// Equation(s):
// \inst2|rd_addr[6]~22_combout  = (\inst2|rd_addr [6] & (\inst2|rd_addr[5]~21  $ (GND))) # (!\inst2|rd_addr [6] & (!\inst2|rd_addr[5]~21  & VCC))
// \inst2|rd_addr[6]~23  = CARRY((\inst2|rd_addr [6] & !\inst2|rd_addr[5]~21 ))

	.dataa(\inst2|rd_addr [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[5]~21 ),
	.combout(\inst2|rd_addr[6]~22_combout ),
	.cout(\inst2|rd_addr[6]~23 ));
// synopsys translate_off
defparam \inst2|rd_addr[6]~22 .lut_mask = 16'hA50A;
defparam \inst2|rd_addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N18
cycloneii_lcell_comb \inst2|rd_addr[7]~24 (
// Equation(s):
// \inst2|rd_addr[7]~24_combout  = (\inst2|rd_addr [7] & (!\inst2|rd_addr[6]~23 )) # (!\inst2|rd_addr [7] & ((\inst2|rd_addr[6]~23 ) # (GND)))
// \inst2|rd_addr[7]~25  = CARRY((!\inst2|rd_addr[6]~23 ) # (!\inst2|rd_addr [7]))

	.dataa(vcc),
	.datab(\inst2|rd_addr [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|rd_addr[6]~23 ),
	.combout(\inst2|rd_addr[7]~24_combout ),
	.cout(\inst2|rd_addr[7]~25 ));
// synopsys translate_off
defparam \inst2|rd_addr[7]~24 .lut_mask = 16'h3C3F;
defparam \inst2|rd_addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y1_N19
cycloneii_lcell_ff \inst2|rd_addr[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [7]));

// Location: LCFF_X32_Y1_N21
cycloneii_lcell_ff \inst2|rd_addr[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[8]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [8]));

// Location: LCFF_X32_Y1_N13
cycloneii_lcell_ff \inst2|rd_addr[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [4]));

// Location: LCCOMB_X32_Y1_N24
cycloneii_lcell_comb \inst2|Equal0~1 (
// Equation(s):
// \inst2|Equal0~1_combout  = (\inst2|rd_addr [6] & (\inst2|rd_addr [7] & (\inst2|rd_addr [5] & \inst2|rd_addr [4])))

	.dataa(\inst2|rd_addr [6]),
	.datab(\inst2|rd_addr [7]),
	.datac(\inst2|rd_addr [5]),
	.datad(\inst2|rd_addr [4]),
	.cin(gnd),
	.combout(\inst2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~1 .lut_mask = 16'h8000;
defparam \inst2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N28
cycloneii_lcell_comb \inst2|Equal0~2 (
// Equation(s):
// \inst2|Equal0~2_combout  = (\inst2|rd_addr [9] & (\inst2|Equal0~0_combout  & (\inst2|rd_addr [8] & \inst2|Equal0~1_combout )))

	.dataa(\inst2|rd_addr [9]),
	.datab(\inst2|Equal0~0_combout ),
	.datac(\inst2|rd_addr [8]),
	.datad(\inst2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal0~2 .lut_mask = 16'h8000;
defparam \inst2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneii_lcell_comb \inst2|ready~0 (
// Equation(s):
// \inst2|ready~0_combout  = (\inst2|Equal0~2_combout  & (((!\start~combout )))) # (!\inst2|Equal0~2_combout  & ((\inst2|ready~regout ) # ((!\inst2|EN [0] & !\start~combout ))))

	.dataa(\inst2|EN [0]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|ready~regout ),
	.datad(\start~combout ),
	.cin(gnd),
	.combout(\inst2|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|ready~0 .lut_mask = 16'h30FD;
defparam \inst2|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y1_N9
cycloneii_lcell_ff \inst2|ready (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|ready~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|ready~regout ));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rd_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rd_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_en));
// synopsys translate_off
defparam \rd_en~I .input_async_reset = "none";
defparam \rd_en~I .input_power_up = "low";
defparam \rd_en~I .input_register_mode = "none";
defparam \rd_en~I .input_sync_reset = "none";
defparam \rd_en~I .oe_async_reset = "none";
defparam \rd_en~I .oe_power_up = "low";
defparam \rd_en~I .oe_register_mode = "none";
defparam \rd_en~I .oe_sync_reset = "none";
defparam \rd_en~I .operation_mode = "input";
defparam \rd_en~I .output_async_reset = "none";
defparam \rd_en~I .output_power_up = "low";
defparam \rd_en~I .output_register_mode = "none";
defparam \rd_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N24
cycloneii_lcell_comb inst11(
// Equation(s):
// \inst11~combout  = (\inst2|ready~regout ) # (!\rd_en~combout )

	.dataa(vcc),
	.datab(\inst2|ready~regout ),
	.datac(\rd_en~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst11~combout ),
	.cout());
// synopsys translate_off
defparam inst11.lut_mask = 16'hCFCF;
defparam inst11.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [4]));
// synopsys translate_off
defparam \input[4]~I .input_async_reset = "none";
defparam \input[4]~I .input_power_up = "low";
defparam \input[4]~I .input_register_mode = "none";
defparam \input[4]~I .input_sync_reset = "none";
defparam \input[4]~I .oe_async_reset = "none";
defparam \input[4]~I .oe_power_up = "low";
defparam \input[4]~I .oe_register_mode = "none";
defparam \input[4]~I .oe_sync_reset = "none";
defparam \input[4]~I .operation_mode = "input";
defparam \input[4]~I .output_async_reset = "none";
defparam \input[4]~I .output_power_up = "low";
defparam \input[4]~I .output_register_mode = "none";
defparam \input[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[0]));
// synopsys translate_off
defparam \addr[0]~I .input_async_reset = "none";
defparam \addr[0]~I .input_power_up = "low";
defparam \addr[0]~I .input_register_mode = "none";
defparam \addr[0]~I .input_sync_reset = "none";
defparam \addr[0]~I .oe_async_reset = "none";
defparam \addr[0]~I .oe_power_up = "low";
defparam \addr[0]~I .oe_register_mode = "none";
defparam \addr[0]~I .oe_sync_reset = "none";
defparam \addr[0]~I .operation_mode = "input";
defparam \addr[0]~I .output_async_reset = "none";
defparam \addr[0]~I .output_power_up = "low";
defparam \addr[0]~I .output_register_mode = "none";
defparam \addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[1]));
// synopsys translate_off
defparam \addr[1]~I .input_async_reset = "none";
defparam \addr[1]~I .input_power_up = "low";
defparam \addr[1]~I .input_register_mode = "none";
defparam \addr[1]~I .input_sync_reset = "none";
defparam \addr[1]~I .oe_async_reset = "none";
defparam \addr[1]~I .oe_power_up = "low";
defparam \addr[1]~I .oe_register_mode = "none";
defparam \addr[1]~I .oe_sync_reset = "none";
defparam \addr[1]~I .operation_mode = "input";
defparam \addr[1]~I .output_async_reset = "none";
defparam \addr[1]~I .output_power_up = "low";
defparam \addr[1]~I .output_register_mode = "none";
defparam \addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[2]));
// synopsys translate_off
defparam \addr[2]~I .input_async_reset = "none";
defparam \addr[2]~I .input_power_up = "low";
defparam \addr[2]~I .input_register_mode = "none";
defparam \addr[2]~I .input_sync_reset = "none";
defparam \addr[2]~I .oe_async_reset = "none";
defparam \addr[2]~I .oe_power_up = "low";
defparam \addr[2]~I .oe_register_mode = "none";
defparam \addr[2]~I .oe_sync_reset = "none";
defparam \addr[2]~I .operation_mode = "input";
defparam \addr[2]~I .output_async_reset = "none";
defparam \addr[2]~I .output_power_up = "low";
defparam \addr[2]~I .output_register_mode = "none";
defparam \addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[3]));
// synopsys translate_off
defparam \addr[3]~I .input_async_reset = "none";
defparam \addr[3]~I .input_power_up = "low";
defparam \addr[3]~I .input_register_mode = "none";
defparam \addr[3]~I .input_sync_reset = "none";
defparam \addr[3]~I .oe_async_reset = "none";
defparam \addr[3]~I .oe_power_up = "low";
defparam \addr[3]~I .oe_register_mode = "none";
defparam \addr[3]~I .oe_sync_reset = "none";
defparam \addr[3]~I .operation_mode = "input";
defparam \addr[3]~I .output_async_reset = "none";
defparam \addr[3]~I .output_power_up = "low";
defparam \addr[3]~I .output_register_mode = "none";
defparam \addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[4]));
// synopsys translate_off
defparam \addr[4]~I .input_async_reset = "none";
defparam \addr[4]~I .input_power_up = "low";
defparam \addr[4]~I .input_register_mode = "none";
defparam \addr[4]~I .input_sync_reset = "none";
defparam \addr[4]~I .oe_async_reset = "none";
defparam \addr[4]~I .oe_power_up = "low";
defparam \addr[4]~I .oe_register_mode = "none";
defparam \addr[4]~I .oe_sync_reset = "none";
defparam \addr[4]~I .operation_mode = "input";
defparam \addr[4]~I .output_async_reset = "none";
defparam \addr[4]~I .output_power_up = "low";
defparam \addr[4]~I .output_register_mode = "none";
defparam \addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[5]));
// synopsys translate_off
defparam \addr[5]~I .input_async_reset = "none";
defparam \addr[5]~I .input_power_up = "low";
defparam \addr[5]~I .input_register_mode = "none";
defparam \addr[5]~I .input_sync_reset = "none";
defparam \addr[5]~I .oe_async_reset = "none";
defparam \addr[5]~I .oe_power_up = "low";
defparam \addr[5]~I .oe_register_mode = "none";
defparam \addr[5]~I .oe_sync_reset = "none";
defparam \addr[5]~I .operation_mode = "input";
defparam \addr[5]~I .output_async_reset = "none";
defparam \addr[5]~I .output_power_up = "low";
defparam \addr[5]~I .output_register_mode = "none";
defparam \addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[6]));
// synopsys translate_off
defparam \addr[6]~I .input_async_reset = "none";
defparam \addr[6]~I .input_power_up = "low";
defparam \addr[6]~I .input_register_mode = "none";
defparam \addr[6]~I .input_sync_reset = "none";
defparam \addr[6]~I .oe_async_reset = "none";
defparam \addr[6]~I .oe_power_up = "low";
defparam \addr[6]~I .oe_register_mode = "none";
defparam \addr[6]~I .oe_sync_reset = "none";
defparam \addr[6]~I .operation_mode = "input";
defparam \addr[6]~I .output_async_reset = "none";
defparam \addr[6]~I .output_power_up = "low";
defparam \addr[6]~I .output_register_mode = "none";
defparam \addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[7]));
// synopsys translate_off
defparam \addr[7]~I .input_async_reset = "none";
defparam \addr[7]~I .input_power_up = "low";
defparam \addr[7]~I .input_register_mode = "none";
defparam \addr[7]~I .input_sync_reset = "none";
defparam \addr[7]~I .oe_async_reset = "none";
defparam \addr[7]~I .oe_power_up = "low";
defparam \addr[7]~I .oe_register_mode = "none";
defparam \addr[7]~I .oe_sync_reset = "none";
defparam \addr[7]~I .operation_mode = "input";
defparam \addr[7]~I .output_async_reset = "none";
defparam \addr[7]~I .output_power_up = "low";
defparam \addr[7]~I .output_register_mode = "none";
defparam \addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[8]));
// synopsys translate_off
defparam \addr[8]~I .input_async_reset = "none";
defparam \addr[8]~I .input_power_up = "low";
defparam \addr[8]~I .input_register_mode = "none";
defparam \addr[8]~I .input_sync_reset = "none";
defparam \addr[8]~I .oe_async_reset = "none";
defparam \addr[8]~I .oe_power_up = "low";
defparam \addr[8]~I .oe_register_mode = "none";
defparam \addr[8]~I .oe_sync_reset = "none";
defparam \addr[8]~I .operation_mode = "input";
defparam \addr[8]~I .output_async_reset = "none";
defparam \addr[8]~I .output_power_up = "low";
defparam \addr[8]~I .output_register_mode = "none";
defparam \addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr[9]));
// synopsys translate_off
defparam \addr[9]~I .input_async_reset = "none";
defparam \addr[9]~I .input_power_up = "low";
defparam \addr[9]~I .input_register_mode = "none";
defparam \addr[9]~I .input_sync_reset = "none";
defparam \addr[9]~I .oe_async_reset = "none";
defparam \addr[9]~I .oe_power_up = "low";
defparam \addr[9]~I .oe_register_mode = "none";
defparam \addr[9]~I .oe_sync_reset = "none";
defparam \addr[9]~I .operation_mode = "input";
defparam \addr[9]~I .output_async_reset = "none";
defparam \addr[9]~I .output_power_up = "low";
defparam \addr[9]~I .output_register_mode = "none";
defparam \addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N26
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[0]~0_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [0]))) # (!\inst2|ready~regout  & (\addr~combout [0]))

	.dataa(vcc),
	.datab(\inst2|ready~regout ),
	.datac(\addr~combout [0]),
	.datad(\inst2|rd_addr [0]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[0]~0 .lut_mask = 16'hFC30;
defparam \inst4|$00000|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N12
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[1]~1_combout  = (\inst2|ready~regout  & (\inst2|rd_addr [1])) # (!\inst2|ready~regout  & ((\addr~combout [1])))

	.dataa(vcc),
	.datab(\inst2|ready~regout ),
	.datac(\inst2|rd_addr [1]),
	.datad(\addr~combout [1]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[1]~1 .lut_mask = 16'hF3C0;
defparam \inst4|$00000|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N6
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[2]~2_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [2]))) # (!\inst2|ready~regout  & (\addr~combout [2]))

	.dataa(vcc),
	.datab(\inst2|ready~regout ),
	.datac(\addr~combout [2]),
	.datad(\inst2|rd_addr [2]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[2]~2 .lut_mask = 16'hFC30;
defparam \inst4|$00000|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N16
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[3]~3_combout  = (\inst2|ready~regout  & (\inst2|rd_addr [3])) # (!\inst2|ready~regout  & ((\addr~combout [3])))

	.dataa(vcc),
	.datab(\inst2|ready~regout ),
	.datac(\inst2|rd_addr [3]),
	.datad(\addr~combout [3]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[3]~3 .lut_mask = 16'hF3C0;
defparam \inst4|$00000|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N2
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[4]~4_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [4]))) # (!\inst2|ready~regout  & (\addr~combout [4]))

	.dataa(vcc),
	.datab(\addr~combout [4]),
	.datac(\inst2|ready~regout ),
	.datad(\inst2|rd_addr [4]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[4]~4 .lut_mask = 16'hFC0C;
defparam \inst4|$00000|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N4
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[5]~5_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [5]))) # (!\inst2|ready~regout  & (\addr~combout [5]))

	.dataa(\addr~combout [5]),
	.datab(\inst2|ready~regout ),
	.datac(\inst2|rd_addr [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[5]~5 .lut_mask = 16'hE2E2;
defparam \inst4|$00000|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y1_N17
cycloneii_lcell_ff \inst2|rd_addr[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|rd_addr[6]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst2|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|rd_addr [6]));

// Location: LCCOMB_X29_Y1_N14
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[6]~6_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [6]))) # (!\inst2|ready~regout  & (\addr~combout [6]))

	.dataa(vcc),
	.datab(\addr~combout [6]),
	.datac(\inst2|ready~regout ),
	.datad(\inst2|rd_addr [6]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[6]~6 .lut_mask = 16'hFC0C;
defparam \inst4|$00000|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N0
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[7]~7_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [7]))) # (!\inst2|ready~regout  & (\addr~combout [7]))

	.dataa(vcc),
	.datab(\addr~combout [7]),
	.datac(\inst2|ready~regout ),
	.datad(\inst2|rd_addr [7]),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[7]~7 .lut_mask = 16'hFC0C;
defparam \inst4|$00000|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N10
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[8]~8_combout  = (\inst2|ready~regout  & ((\inst2|rd_addr [8]))) # (!\inst2|ready~regout  & (\addr~combout [8]))

	.dataa(\addr~combout [8]),
	.datab(\inst2|ready~regout ),
	.datac(\inst2|rd_addr [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[8]~8 .lut_mask = 16'hE2E2;
defparam \inst4|$00000|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N20
cycloneii_lcell_comb \inst4|$00000|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst4|$00000|auto_generated|result_node[9]~9_combout  = (\inst2|ready~regout  & (\inst2|rd_addr [9])) # (!\inst2|ready~regout  & ((\addr~combout [9])))

	.dataa(\inst2|rd_addr [9]),
	.datab(\inst2|ready~regout ),
	.datac(\addr~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|$00000|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|$00000|auto_generated|result_node[9]~9 .lut_mask = 16'hB8B8;
defparam \inst4|$00000|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [5]));
// synopsys translate_off
defparam \input[5]~I .input_async_reset = "none";
defparam \input[5]~I .input_power_up = "low";
defparam \input[5]~I .input_register_mode = "none";
defparam \input[5]~I .input_sync_reset = "none";
defparam \input[5]~I .oe_async_reset = "none";
defparam \input[5]~I .oe_power_up = "low";
defparam \input[5]~I .oe_register_mode = "none";
defparam \input[5]~I .oe_sync_reset = "none";
defparam \input[5]~I .operation_mode = "input";
defparam \input[5]~I .output_async_reset = "none";
defparam \input[5]~I .output_power_up = "low";
defparam \input[5]~I .output_register_mode = "none";
defparam \input[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [6]));
// synopsys translate_off
defparam \input[6]~I .input_async_reset = "none";
defparam \input[6]~I .input_power_up = "low";
defparam \input[6]~I .input_register_mode = "none";
defparam \input[6]~I .input_sync_reset = "none";
defparam \input[6]~I .oe_async_reset = "none";
defparam \input[6]~I .oe_power_up = "low";
defparam \input[6]~I .oe_register_mode = "none";
defparam \input[6]~I .oe_sync_reset = "none";
defparam \input[6]~I .operation_mode = "input";
defparam \input[6]~I .output_async_reset = "none";
defparam \input[6]~I .output_power_up = "low";
defparam \input[6]~I .output_register_mode = "none";
defparam \input[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [7]));
// synopsys translate_off
defparam \input[7]~I .input_async_reset = "none";
defparam \input[7]~I .input_power_up = "low";
defparam \input[7]~I .input_register_mode = "none";
defparam \input[7]~I .input_sync_reset = "none";
defparam \input[7]~I .oe_async_reset = "none";
defparam \input[7]~I .oe_power_up = "low";
defparam \input[7]~I .oe_register_mode = "none";
defparam \input[7]~I .oe_sync_reset = "none";
defparam \input[7]~I .operation_mode = "input";
defparam \input[7]~I .output_async_reset = "none";
defparam \input[7]~I .output_power_up = "low";
defparam \input[7]~I .output_register_mode = "none";
defparam \input[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y1
cycloneii_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(!\wr_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(\inst11~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\input~combout [7],\input~combout [6],\input~combout [5],\input~combout [4]}),
	.portaaddr({\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\inst4|$00000|auto_generated|result_node[9]~9_combout ,\inst4|$00000|auto_generated|result_node[8]~8_combout ,\inst4|$00000|auto_generated|result_node[7]~7_combout ,\inst4|$00000|auto_generated|result_node[6]~6_combout ,
\inst4|$00000|auto_generated|result_node[5]~5_combout ,\inst4|$00000|auto_generated|result_node[4]~4_combout ,\inst4|$00000|auto_generated|result_node[3]~3_combout ,\inst4|$00000|auto_generated|result_node[2]~2_combout ,
\inst4|$00000|auto_generated|result_node[1]~1_combout ,\inst4|$00000|auto_generated|result_node[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MaxValStaticRAM.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000FFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000FFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCBBBBBBBBBBBBBBBBAAAAAAAAAAAAAAAA9999999999999999888888888888888877777777777777776666666666666666555555555555555544444444444444443333333333333333222222222222222211111111111111110000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N10
cycloneii_lcell_comb \inst2|maxVal~11 (
// Equation(s):
// \inst2|maxVal~11_combout  = (\inst|altsyncram_component|auto_generated|q_b [6] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst2|EN [0]),
	.datac(\start~combout ),
	.datad(\inst|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\inst2|maxVal~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~11 .lut_mask = 16'hF400;
defparam \inst2|maxVal~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N28
cycloneii_lcell_comb \inst2|out[7]~22 (
// Equation(s):
// \inst2|out[7]~22_combout  = (\inst2|maxVal [7] & (((VCC) # (!\inst2|out[6]~21 )) # (!\inst|altsyncram_component|auto_generated|q_b [7]))) # (!\inst2|maxVal [7] & (!\inst|altsyncram_component|auto_generated|q_b [7] & (!\inst2|out[6]~21  & GND)))
// \inst2|out[7]~23  = CARRY((\inst2|maxVal [7] & ((!\inst2|out[6]~21 ) # (!\inst|altsyncram_component|auto_generated|q_b [7]))) # (!\inst2|maxVal [7] & (!\inst|altsyncram_component|auto_generated|q_b [7] & !\inst2|out[6]~21 )))

	.dataa(\inst2|maxVal [7]),
	.datab(\inst|altsyncram_component|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[6]~21 ),
	.combout(\inst2|out[7]~22_combout ),
	.cout(\inst2|out[7]~23 ));
// synopsys translate_off
defparam \inst2|out[7]~22 .lut_mask = 16'hAA2B;
defparam \inst2|out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N30
cycloneii_lcell_comb \inst2|LessThan0~0 (
// Equation(s):
// \inst2|LessThan0~0_combout  = !\inst2|out[7]~23 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[7]~23 ),
	.combout(\inst2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan0~0 .lut_mask = 16'h0F0F;
defparam \inst2|LessThan0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N28
cycloneii_lcell_comb \inst2|maxVal~9 (
// Equation(s):
// \inst2|maxVal~9_combout  = (\inst2|Equal0~2_combout  & \inst2|LessThan0~0_combout )

	.dataa(vcc),
	.datab(\inst2|Equal0~2_combout ),
	.datac(vcc),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~9 .lut_mask = 16'hCC00;
defparam \inst2|maxVal~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y1_N0
cycloneii_lcell_comb \inst2|EN~0 (
// Equation(s):
// \inst2|EN~0_combout  = (!\inst2|Equal0~2_combout  & \inst2|EN [0])

	.dataa(vcc),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst2|EN [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|EN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|EN~0 .lut_mask = 16'h3030;
defparam \inst2|EN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N22
cycloneii_lcell_comb \inst2|maxVal~1 (
// Equation(s):
// \inst2|maxVal~1_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & ((\inst|altsyncram_component|auto_generated|q_b [7]))) # (!\inst2|LessThan0~0_combout  & (\inst2|maxVal [7])))) # (!\inst2|Equal0~2_combout  & (\inst2|maxVal [7]))

	.dataa(\inst2|maxVal [7]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_b [7]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~1 .lut_mask = 16'hE2AA;
defparam \inst2|maxVal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N4
cycloneii_lcell_comb \inst2|maxVal~4 (
// Equation(s):
// \inst2|maxVal~4_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & ((\inst|altsyncram_component|auto_generated|q_b [4]))) # (!\inst2|LessThan0~0_combout  & (\inst2|maxVal [4])))) # (!\inst2|Equal0~2_combout  & (\inst2|maxVal [4]))

	.dataa(\inst2|maxVal [4]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_b [4]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~4 .lut_mask = 16'hE2AA;
defparam \inst2|maxVal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [0]));
// synopsys translate_off
defparam \input[0]~I .input_async_reset = "none";
defparam \input[0]~I .input_power_up = "low";
defparam \input[0]~I .input_register_mode = "none";
defparam \input[0]~I .input_sync_reset = "none";
defparam \input[0]~I .oe_async_reset = "none";
defparam \input[0]~I .oe_power_up = "low";
defparam \input[0]~I .oe_register_mode = "none";
defparam \input[0]~I .oe_sync_reset = "none";
defparam \input[0]~I .operation_mode = "input";
defparam \input[0]~I .output_async_reset = "none";
defparam \input[0]~I .output_power_up = "low";
defparam \input[0]~I .output_register_mode = "none";
defparam \input[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [1]));
// synopsys translate_off
defparam \input[1]~I .input_async_reset = "none";
defparam \input[1]~I .input_power_up = "low";
defparam \input[1]~I .input_register_mode = "none";
defparam \input[1]~I .input_sync_reset = "none";
defparam \input[1]~I .oe_async_reset = "none";
defparam \input[1]~I .oe_power_up = "low";
defparam \input[1]~I .oe_register_mode = "none";
defparam \input[1]~I .oe_sync_reset = "none";
defparam \input[1]~I .operation_mode = "input";
defparam \input[1]~I .output_async_reset = "none";
defparam \input[1]~I .output_power_up = "low";
defparam \input[1]~I .output_register_mode = "none";
defparam \input[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [2]));
// synopsys translate_off
defparam \input[2]~I .input_async_reset = "none";
defparam \input[2]~I .input_power_up = "low";
defparam \input[2]~I .input_register_mode = "none";
defparam \input[2]~I .input_sync_reset = "none";
defparam \input[2]~I .oe_async_reset = "none";
defparam \input[2]~I .oe_power_up = "low";
defparam \input[2]~I .oe_register_mode = "none";
defparam \input[2]~I .oe_sync_reset = "none";
defparam \input[2]~I .operation_mode = "input";
defparam \input[2]~I .output_async_reset = "none";
defparam \input[2]~I .output_power_up = "low";
defparam \input[2]~I .output_register_mode = "none";
defparam \input[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\input [3]));
// synopsys translate_off
defparam \input[3]~I .input_async_reset = "none";
defparam \input[3]~I .input_power_up = "low";
defparam \input[3]~I .input_register_mode = "none";
defparam \input[3]~I .input_sync_reset = "none";
defparam \input[3]~I .oe_async_reset = "none";
defparam \input[3]~I .oe_power_up = "low";
defparam \input[3]~I .oe_register_mode = "none";
defparam \input[3]~I .oe_sync_reset = "none";
defparam \input[3]~I .operation_mode = "input";
defparam \input[3]~I .output_async_reset = "none";
defparam \input[3]~I .output_power_up = "low";
defparam \input[3]~I .output_register_mode = "none";
defparam \input[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X26_Y2
cycloneii_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\wr_en~combout ),
	.portaaddrstall(gnd),
	.portbrewe(\inst11~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\input~combout [3],\input~combout [2],\input~combout [1],\input~combout [0]}),
	.portaaddr({\addr~combout [9],\addr~combout [8],\addr~combout [7],\addr~combout [6],\addr~combout [5],\addr~combout [4],\addr~combout [3],\addr~combout [2],\addr~combout [1],\addr~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\inst4|$00000|auto_generated|result_node[9]~9_combout ,\inst4|$00000|auto_generated|result_node[8]~8_combout ,\inst4|$00000|auto_generated|result_node[7]~7_combout ,\inst4|$00000|auto_generated|result_node[6]~6_combout ,
\inst4|$00000|auto_generated|result_node[5]~5_combout ,\inst4|$00000|auto_generated|result_node[4]~4_combout ,\inst4|$00000|auto_generated|result_node[3]~3_combout ,\inst4|$00000|auto_generated|result_node[2]~2_combout ,
\inst4|$00000|auto_generated|result_node[1]~1_combout ,\inst4|$00000|auto_generated|result_node[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MaxValStaticRAM.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_e3v1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210;
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N6
cycloneii_lcell_comb \inst2|maxVal~5 (
// Equation(s):
// \inst2|maxVal~5_combout  = (\inst2|Equal0~2_combout  & ((\inst2|LessThan0~0_combout  & ((\inst|altsyncram_component|auto_generated|q_b [3]))) # (!\inst2|LessThan0~0_combout  & (\inst2|maxVal [3])))) # (!\inst2|Equal0~2_combout  & (\inst2|maxVal [3]))

	.dataa(\inst2|maxVal [3]),
	.datab(\inst2|Equal0~2_combout ),
	.datac(\inst|altsyncram_component|auto_generated|q_b [3]),
	.datad(\inst2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~5 .lut_mask = 16'hE2AA;
defparam \inst2|maxVal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N12
cycloneii_lcell_comb \inst2|LessThan1~1 (
// Equation(s):
// \inst2|LessThan1~1_cout  = CARRY((!\inst2|maxVal~8_combout  & \inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst2|maxVal~8_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst2|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst2|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N14
cycloneii_lcell_comb \inst2|LessThan1~3 (
// Equation(s):
// \inst2|LessThan1~3_cout  = CARRY((\inst2|maxVal~7_combout  & ((!\inst2|LessThan1~1_cout ) # (!\inst|altsyncram_component|auto_generated|q_b [1]))) # (!\inst2|maxVal~7_combout  & (!\inst|altsyncram_component|auto_generated|q_b [1] & 
// !\inst2|LessThan1~1_cout )))

	.dataa(\inst2|maxVal~7_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|LessThan1~1_cout ),
	.combout(),
	.cout(\inst2|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~3 .lut_mask = 16'h002B;
defparam \inst2|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N16
cycloneii_lcell_comb \inst2|LessThan1~5 (
// Equation(s):
// \inst2|LessThan1~5_cout  = CARRY((\inst2|maxVal~6_combout  & (\inst|altsyncram_component|auto_generated|q_b [2] & !\inst2|LessThan1~3_cout )) # (!\inst2|maxVal~6_combout  & ((\inst|altsyncram_component|auto_generated|q_b [2]) # (!\inst2|LessThan1~3_cout 
// ))))

	.dataa(\inst2|maxVal~6_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|LessThan1~3_cout ),
	.combout(),
	.cout(\inst2|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~5 .lut_mask = 16'h004D;
defparam \inst2|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N18
cycloneii_lcell_comb \inst2|LessThan1~7 (
// Equation(s):
// \inst2|LessThan1~7_cout  = CARRY((\inst|altsyncram_component|auto_generated|q_b [3] & (\inst2|maxVal~5_combout  & !\inst2|LessThan1~5_cout )) # (!\inst|altsyncram_component|auto_generated|q_b [3] & ((\inst2|maxVal~5_combout ) # (!\inst2|LessThan1~5_cout 
// ))))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [3]),
	.datab(\inst2|maxVal~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|LessThan1~5_cout ),
	.combout(),
	.cout(\inst2|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst2|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N20
cycloneii_lcell_comb \inst2|LessThan1~9 (
// Equation(s):
// \inst2|LessThan1~9_cout  = CARRY((\inst|altsyncram_component|auto_generated|q_b [4] & ((!\inst2|LessThan1~7_cout ) # (!\inst2|maxVal~4_combout ))) # (!\inst|altsyncram_component|auto_generated|q_b [4] & (!\inst2|maxVal~4_combout  & 
// !\inst2|LessThan1~7_cout )))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [4]),
	.datab(\inst2|maxVal~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|LessThan1~7_cout ),
	.combout(),
	.cout(\inst2|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~9 .lut_mask = 16'h002B;
defparam \inst2|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N22
cycloneii_lcell_comb \inst2|LessThan1~11 (
// Equation(s):
// \inst2|LessThan1~11_cout  = CARRY((\inst2|maxVal~3_combout  & ((!\inst2|LessThan1~9_cout ) # (!\inst|altsyncram_component|auto_generated|q_b [5]))) # (!\inst2|maxVal~3_combout  & (!\inst|altsyncram_component|auto_generated|q_b [5] & 
// !\inst2|LessThan1~9_cout )))

	.dataa(\inst2|maxVal~3_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|LessThan1~9_cout ),
	.combout(),
	.cout(\inst2|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst2|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N24
cycloneii_lcell_comb \inst2|LessThan1~13 (
// Equation(s):
// \inst2|LessThan1~13_cout  = CARRY((\inst2|maxVal~2_combout  & (\inst|altsyncram_component|auto_generated|q_b [6] & !\inst2|LessThan1~11_cout )) # (!\inst2|maxVal~2_combout  & ((\inst|altsyncram_component|auto_generated|q_b [6]) # 
// (!\inst2|LessThan1~11_cout ))))

	.dataa(\inst2|maxVal~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|LessThan1~11_cout ),
	.combout(),
	.cout(\inst2|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst2|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst2|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N26
cycloneii_lcell_comb \inst2|LessThan1~14 (
// Equation(s):
// \inst2|LessThan1~14_combout  = (\inst|altsyncram_component|auto_generated|q_b [7] & ((\inst2|LessThan1~13_cout ) # (!\inst2|maxVal~1_combout ))) # (!\inst|altsyncram_component|auto_generated|q_b [7] & (\inst2|LessThan1~13_cout  & !\inst2|maxVal~1_combout 
// ))

	.dataa(vcc),
	.datab(\inst|altsyncram_component|auto_generated|q_b [7]),
	.datac(vcc),
	.datad(\inst2|maxVal~1_combout ),
	.cin(\inst2|LessThan1~13_cout ),
	.combout(\inst2|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|LessThan1~14 .lut_mask = 16'hC0FC;
defparam \inst2|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N30
cycloneii_lcell_comb \inst2|maxVal~10 (
// Equation(s):
// \inst2|maxVal~10_combout  = (\inst2|always0~0_combout ) # ((\inst2|maxVal~9_combout ) # ((\inst2|EN~0_combout  & \inst2|LessThan1~14_combout )))

	.dataa(\inst2|always0~0_combout ),
	.datab(\inst2|maxVal~9_combout ),
	.datac(\inst2|EN~0_combout ),
	.datad(\inst2|LessThan1~14_combout ),
	.cin(gnd),
	.combout(\inst2|maxVal~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~10 .lut_mask = 16'hFEEE;
defparam \inst2|maxVal~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N11
cycloneii_lcell_ff \inst2|maxVal[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [6]));

// Location: LCCOMB_X31_Y1_N2
cycloneii_lcell_comb \inst2|maxVal~15 (
// Equation(s):
// \inst2|maxVal~15_combout  = (\inst|altsyncram_component|auto_generated|q_b [2] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [2]),
	.datac(\start~combout ),
	.datad(\inst2|EN [0]),
	.cin(gnd),
	.combout(\inst2|maxVal~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~15 .lut_mask = 16'hC4C0;
defparam \inst2|maxVal~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N3
cycloneii_lcell_ff \inst2|maxVal[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [2]));

// Location: LCCOMB_X31_Y1_N28
cycloneii_lcell_comb \inst2|maxVal~16 (
// Equation(s):
// \inst2|maxVal~16_combout  = (\inst|altsyncram_component|auto_generated|q_b [1] & ((\start~combout ) # ((!\inst2|Equal0~2_combout  & \inst2|EN [0]))))

	.dataa(\inst2|Equal0~2_combout ),
	.datab(\inst|altsyncram_component|auto_generated|q_b [1]),
	.datac(\start~combout ),
	.datad(\inst2|EN [0]),
	.cin(gnd),
	.combout(\inst2|maxVal~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|maxVal~16 .lut_mask = 16'hC4C0;
defparam \inst2|maxVal~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y1_N29
cycloneii_lcell_ff \inst2|maxVal[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|maxVal~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|maxVal~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|maxVal [1]));

// Location: LCCOMB_X30_Y1_N14
cycloneii_lcell_comb \inst2|out[0]~8 (
// Equation(s):
// \inst2|out[0]~8_combout  = (\inst2|maxVal [0] & ((VCC))) # (!\inst2|maxVal [0] & (\inst|altsyncram_component|auto_generated|q_b [0] & GND))
// \inst2|out[0]~9  = CARRY((!\inst2|maxVal [0] & \inst|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\inst2|maxVal [0]),
	.datab(\inst|altsyncram_component|auto_generated|q_b [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|out[0]~8_combout ),
	.cout(\inst2|out[0]~9 ));
// synopsys translate_off
defparam \inst2|out[0]~8 .lut_mask = 16'hAA44;
defparam \inst2|out[0]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N16
cycloneii_lcell_comb \inst2|out[1]~10 (
// Equation(s):
// \inst2|out[1]~10_combout  = (\inst|altsyncram_component|auto_generated|q_b [1] & (\inst2|maxVal [1] & ((VCC) # (!\inst2|out[0]~9 )))) # (!\inst|altsyncram_component|auto_generated|q_b [1] & ((\inst2|maxVal [1]) # ((!\inst2|out[0]~9  & GND))))
// \inst2|out[1]~11  = CARRY((\inst|altsyncram_component|auto_generated|q_b [1] & (\inst2|maxVal [1] & !\inst2|out[0]~9 )) # (!\inst|altsyncram_component|auto_generated|q_b [1] & ((\inst2|maxVal [1]) # (!\inst2|out[0]~9 ))))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [1]),
	.datab(\inst2|maxVal [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[0]~9 ),
	.combout(\inst2|out[1]~10_combout ),
	.cout(\inst2|out[1]~11 ));
// synopsys translate_off
defparam \inst2|out[1]~10 .lut_mask = 16'hCC4D;
defparam \inst2|out[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N18
cycloneii_lcell_comb \inst2|out[2]~12 (
// Equation(s):
// \inst2|out[2]~12_combout  = (\inst2|maxVal [2] & ((VCC) # ((\inst|altsyncram_component|auto_generated|q_b [2] & !\inst2|out[1]~11 )))) # (!\inst2|maxVal [2] & (GND))
// \inst2|out[2]~13  = CARRY((\inst|altsyncram_component|auto_generated|q_b [2] & ((!\inst2|out[1]~11 ) # (!\inst2|maxVal [2]))) # (!\inst|altsyncram_component|auto_generated|q_b [2] & (!\inst2|maxVal [2] & !\inst2|out[1]~11 )))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [2]),
	.datab(\inst2|maxVal [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[1]~11 ),
	.combout(\inst2|out[2]~12_combout ),
	.cout(\inst2|out[2]~13 ));
// synopsys translate_off
defparam \inst2|out[2]~12 .lut_mask = 16'hCC2B;
defparam \inst2|out[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N20
cycloneii_lcell_comb \inst2|out[3]~14 (
// Equation(s):
// \inst2|out[3]~14_combout  = (\inst2|maxVal [3] & (((VCC) # (!\inst2|out[2]~13 )) # (!\inst|altsyncram_component|auto_generated|q_b [3]))) # (!\inst2|maxVal [3] & (!\inst|altsyncram_component|auto_generated|q_b [3] & (!\inst2|out[2]~13  & GND)))
// \inst2|out[3]~15  = CARRY((\inst2|maxVal [3] & ((!\inst2|out[2]~13 ) # (!\inst|altsyncram_component|auto_generated|q_b [3]))) # (!\inst2|maxVal [3] & (!\inst|altsyncram_component|auto_generated|q_b [3] & !\inst2|out[2]~13 )))

	.dataa(\inst2|maxVal [3]),
	.datab(\inst|altsyncram_component|auto_generated|q_b [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[2]~13 ),
	.combout(\inst2|out[3]~14_combout ),
	.cout(\inst2|out[3]~15 ));
// synopsys translate_off
defparam \inst2|out[3]~14 .lut_mask = 16'hAA2B;
defparam \inst2|out[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N22
cycloneii_lcell_comb \inst2|out[4]~16 (
// Equation(s):
// \inst2|out[4]~16_combout  = (\inst2|maxVal [4] & ((VCC) # ((\inst|altsyncram_component|auto_generated|q_b [4] & !\inst2|out[3]~15 )))) # (!\inst2|maxVal [4] & (GND))
// \inst2|out[4]~17  = CARRY((\inst2|maxVal [4] & (\inst|altsyncram_component|auto_generated|q_b [4] & !\inst2|out[3]~15 )) # (!\inst2|maxVal [4] & ((\inst|altsyncram_component|auto_generated|q_b [4]) # (!\inst2|out[3]~15 ))))

	.dataa(\inst2|maxVal [4]),
	.datab(\inst|altsyncram_component|auto_generated|q_b [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[3]~15 ),
	.combout(\inst2|out[4]~16_combout ),
	.cout(\inst2|out[4]~17 ));
// synopsys translate_off
defparam \inst2|out[4]~16 .lut_mask = 16'hAA4D;
defparam \inst2|out[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N24
cycloneii_lcell_comb \inst2|out[5]~18 (
// Equation(s):
// \inst2|out[5]~18_combout  = (\inst2|maxVal [5] & (((VCC) # (!\inst2|out[4]~17 )) # (!\inst|altsyncram_component|auto_generated|q_b [5]))) # (!\inst2|maxVal [5] & (!\inst|altsyncram_component|auto_generated|q_b [5] & (!\inst2|out[4]~17  & GND)))
// \inst2|out[5]~19  = CARRY((\inst2|maxVal [5] & ((!\inst2|out[4]~17 ) # (!\inst|altsyncram_component|auto_generated|q_b [5]))) # (!\inst2|maxVal [5] & (!\inst|altsyncram_component|auto_generated|q_b [5] & !\inst2|out[4]~17 )))

	.dataa(\inst2|maxVal [5]),
	.datab(\inst|altsyncram_component|auto_generated|q_b [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[4]~17 ),
	.combout(\inst2|out[5]~18_combout ),
	.cout(\inst2|out[5]~19 ));
// synopsys translate_off
defparam \inst2|out[5]~18 .lut_mask = 16'hAA2B;
defparam \inst2|out[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N26
cycloneii_lcell_comb \inst2|out[6]~20 (
// Equation(s):
// \inst2|out[6]~20_combout  = (\inst2|maxVal [6] & ((VCC) # ((\inst|altsyncram_component|auto_generated|q_b [6] & !\inst2|out[5]~19 )))) # (!\inst2|maxVal [6] & (GND))
// \inst2|out[6]~21  = CARRY((\inst|altsyncram_component|auto_generated|q_b [6] & ((!\inst2|out[5]~19 ) # (!\inst2|maxVal [6]))) # (!\inst|altsyncram_component|auto_generated|q_b [6] & (!\inst2|maxVal [6] & !\inst2|out[5]~19 )))

	.dataa(\inst|altsyncram_component|auto_generated|q_b [6]),
	.datab(\inst2|maxVal [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|out[5]~19 ),
	.combout(\inst2|out[6]~20_combout ),
	.cout(\inst2|out[6]~21 ));
// synopsys translate_off
defparam \inst2|out[6]~20 .lut_mask = 16'hCC2B;
defparam \inst2|out[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y1_N29
cycloneii_lcell_ff \inst2|out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[7]~22_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [7]));

// Location: LCFF_X30_Y1_N27
cycloneii_lcell_ff \inst2|out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[6]~20_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [6]));

// Location: LCFF_X30_Y1_N25
cycloneii_lcell_ff \inst2|out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[5]~18_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [5]));

// Location: LCFF_X30_Y1_N23
cycloneii_lcell_ff \inst2|out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[4]~16_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [4]));

// Location: LCFF_X30_Y1_N21
cycloneii_lcell_ff \inst2|out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[3]~14_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [3]));

// Location: LCFF_X30_Y1_N19
cycloneii_lcell_ff \inst2|out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[2]~12_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [2]));

// Location: LCFF_X30_Y1_N17
cycloneii_lcell_ff \inst2|out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[1]~10_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [1]));

// Location: LCFF_X30_Y1_N15
cycloneii_lcell_ff \inst2|out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|out[0]~8_combout ),
	.sdata(\inst|altsyncram_component|auto_generated|q_b [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\inst2|LessThan0~0_combout ),
	.ena(\inst2|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|out [0]));

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdy~I (
	.datain(!\inst2|ready~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdy));
// synopsys translate_off
defparam \rdy~I .input_async_reset = "none";
defparam \rdy~I .input_power_up = "low";
defparam \rdy~I .input_register_mode = "none";
defparam \rdy~I .input_sync_reset = "none";
defparam \rdy~I .oe_async_reset = "none";
defparam \rdy~I .oe_power_up = "low";
defparam \rdy~I .oe_register_mode = "none";
defparam \rdy~I .oe_sync_reset = "none";
defparam \rdy~I .operation_mode = "output";
defparam \rdy~I .output_async_reset = "none";
defparam \rdy~I .output_power_up = "low";
defparam \rdy~I .output_register_mode = "none";
defparam \rdy~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[7]~I (
	.datain(\inst2|out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[7]));
// synopsys translate_off
defparam \maxValue[7]~I .input_async_reset = "none";
defparam \maxValue[7]~I .input_power_up = "low";
defparam \maxValue[7]~I .input_register_mode = "none";
defparam \maxValue[7]~I .input_sync_reset = "none";
defparam \maxValue[7]~I .oe_async_reset = "none";
defparam \maxValue[7]~I .oe_power_up = "low";
defparam \maxValue[7]~I .oe_register_mode = "none";
defparam \maxValue[7]~I .oe_sync_reset = "none";
defparam \maxValue[7]~I .operation_mode = "output";
defparam \maxValue[7]~I .output_async_reset = "none";
defparam \maxValue[7]~I .output_power_up = "low";
defparam \maxValue[7]~I .output_register_mode = "none";
defparam \maxValue[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[6]~I (
	.datain(\inst2|out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[6]));
// synopsys translate_off
defparam \maxValue[6]~I .input_async_reset = "none";
defparam \maxValue[6]~I .input_power_up = "low";
defparam \maxValue[6]~I .input_register_mode = "none";
defparam \maxValue[6]~I .input_sync_reset = "none";
defparam \maxValue[6]~I .oe_async_reset = "none";
defparam \maxValue[6]~I .oe_power_up = "low";
defparam \maxValue[6]~I .oe_register_mode = "none";
defparam \maxValue[6]~I .oe_sync_reset = "none";
defparam \maxValue[6]~I .operation_mode = "output";
defparam \maxValue[6]~I .output_async_reset = "none";
defparam \maxValue[6]~I .output_power_up = "low";
defparam \maxValue[6]~I .output_register_mode = "none";
defparam \maxValue[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[5]~I (
	.datain(\inst2|out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[5]));
// synopsys translate_off
defparam \maxValue[5]~I .input_async_reset = "none";
defparam \maxValue[5]~I .input_power_up = "low";
defparam \maxValue[5]~I .input_register_mode = "none";
defparam \maxValue[5]~I .input_sync_reset = "none";
defparam \maxValue[5]~I .oe_async_reset = "none";
defparam \maxValue[5]~I .oe_power_up = "low";
defparam \maxValue[5]~I .oe_register_mode = "none";
defparam \maxValue[5]~I .oe_sync_reset = "none";
defparam \maxValue[5]~I .operation_mode = "output";
defparam \maxValue[5]~I .output_async_reset = "none";
defparam \maxValue[5]~I .output_power_up = "low";
defparam \maxValue[5]~I .output_register_mode = "none";
defparam \maxValue[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[4]~I (
	.datain(\inst2|out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[4]));
// synopsys translate_off
defparam \maxValue[4]~I .input_async_reset = "none";
defparam \maxValue[4]~I .input_power_up = "low";
defparam \maxValue[4]~I .input_register_mode = "none";
defparam \maxValue[4]~I .input_sync_reset = "none";
defparam \maxValue[4]~I .oe_async_reset = "none";
defparam \maxValue[4]~I .oe_power_up = "low";
defparam \maxValue[4]~I .oe_register_mode = "none";
defparam \maxValue[4]~I .oe_sync_reset = "none";
defparam \maxValue[4]~I .operation_mode = "output";
defparam \maxValue[4]~I .output_async_reset = "none";
defparam \maxValue[4]~I .output_power_up = "low";
defparam \maxValue[4]~I .output_register_mode = "none";
defparam \maxValue[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[3]~I (
	.datain(\inst2|out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[3]));
// synopsys translate_off
defparam \maxValue[3]~I .input_async_reset = "none";
defparam \maxValue[3]~I .input_power_up = "low";
defparam \maxValue[3]~I .input_register_mode = "none";
defparam \maxValue[3]~I .input_sync_reset = "none";
defparam \maxValue[3]~I .oe_async_reset = "none";
defparam \maxValue[3]~I .oe_power_up = "low";
defparam \maxValue[3]~I .oe_register_mode = "none";
defparam \maxValue[3]~I .oe_sync_reset = "none";
defparam \maxValue[3]~I .operation_mode = "output";
defparam \maxValue[3]~I .output_async_reset = "none";
defparam \maxValue[3]~I .output_power_up = "low";
defparam \maxValue[3]~I .output_register_mode = "none";
defparam \maxValue[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[2]~I (
	.datain(\inst2|out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[2]));
// synopsys translate_off
defparam \maxValue[2]~I .input_async_reset = "none";
defparam \maxValue[2]~I .input_power_up = "low";
defparam \maxValue[2]~I .input_register_mode = "none";
defparam \maxValue[2]~I .input_sync_reset = "none";
defparam \maxValue[2]~I .oe_async_reset = "none";
defparam \maxValue[2]~I .oe_power_up = "low";
defparam \maxValue[2]~I .oe_register_mode = "none";
defparam \maxValue[2]~I .oe_sync_reset = "none";
defparam \maxValue[2]~I .operation_mode = "output";
defparam \maxValue[2]~I .output_async_reset = "none";
defparam \maxValue[2]~I .output_power_up = "low";
defparam \maxValue[2]~I .output_register_mode = "none";
defparam \maxValue[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[1]~I (
	.datain(\inst2|out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[1]));
// synopsys translate_off
defparam \maxValue[1]~I .input_async_reset = "none";
defparam \maxValue[1]~I .input_power_up = "low";
defparam \maxValue[1]~I .input_register_mode = "none";
defparam \maxValue[1]~I .input_sync_reset = "none";
defparam \maxValue[1]~I .oe_async_reset = "none";
defparam \maxValue[1]~I .oe_power_up = "low";
defparam \maxValue[1]~I .oe_register_mode = "none";
defparam \maxValue[1]~I .oe_sync_reset = "none";
defparam \maxValue[1]~I .operation_mode = "output";
defparam \maxValue[1]~I .output_async_reset = "none";
defparam \maxValue[1]~I .output_power_up = "low";
defparam \maxValue[1]~I .output_register_mode = "none";
defparam \maxValue[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \maxValue[0]~I (
	.datain(\inst2|out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(maxValue[0]));
// synopsys translate_off
defparam \maxValue[0]~I .input_async_reset = "none";
defparam \maxValue[0]~I .input_power_up = "low";
defparam \maxValue[0]~I .input_register_mode = "none";
defparam \maxValue[0]~I .input_sync_reset = "none";
defparam \maxValue[0]~I .oe_async_reset = "none";
defparam \maxValue[0]~I .oe_power_up = "low";
defparam \maxValue[0]~I .oe_register_mode = "none";
defparam \maxValue[0]~I .oe_sync_reset = "none";
defparam \maxValue[0]~I .operation_mode = "output";
defparam \maxValue[0]~I .output_async_reset = "none";
defparam \maxValue[0]~I .output_power_up = "low";
defparam \maxValue[0]~I .output_register_mode = "none";
defparam \maxValue[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[7]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[7]));
// synopsys translate_off
defparam \readOut[7]~I .input_async_reset = "none";
defparam \readOut[7]~I .input_power_up = "low";
defparam \readOut[7]~I .input_register_mode = "none";
defparam \readOut[7]~I .input_sync_reset = "none";
defparam \readOut[7]~I .oe_async_reset = "none";
defparam \readOut[7]~I .oe_power_up = "low";
defparam \readOut[7]~I .oe_register_mode = "none";
defparam \readOut[7]~I .oe_sync_reset = "none";
defparam \readOut[7]~I .operation_mode = "output";
defparam \readOut[7]~I .output_async_reset = "none";
defparam \readOut[7]~I .output_power_up = "low";
defparam \readOut[7]~I .output_register_mode = "none";
defparam \readOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[6]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[6]));
// synopsys translate_off
defparam \readOut[6]~I .input_async_reset = "none";
defparam \readOut[6]~I .input_power_up = "low";
defparam \readOut[6]~I .input_register_mode = "none";
defparam \readOut[6]~I .input_sync_reset = "none";
defparam \readOut[6]~I .oe_async_reset = "none";
defparam \readOut[6]~I .oe_power_up = "low";
defparam \readOut[6]~I .oe_register_mode = "none";
defparam \readOut[6]~I .oe_sync_reset = "none";
defparam \readOut[6]~I .operation_mode = "output";
defparam \readOut[6]~I .output_async_reset = "none";
defparam \readOut[6]~I .output_power_up = "low";
defparam \readOut[6]~I .output_register_mode = "none";
defparam \readOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[5]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[5]));
// synopsys translate_off
defparam \readOut[5]~I .input_async_reset = "none";
defparam \readOut[5]~I .input_power_up = "low";
defparam \readOut[5]~I .input_register_mode = "none";
defparam \readOut[5]~I .input_sync_reset = "none";
defparam \readOut[5]~I .oe_async_reset = "none";
defparam \readOut[5]~I .oe_power_up = "low";
defparam \readOut[5]~I .oe_register_mode = "none";
defparam \readOut[5]~I .oe_sync_reset = "none";
defparam \readOut[5]~I .operation_mode = "output";
defparam \readOut[5]~I .output_async_reset = "none";
defparam \readOut[5]~I .output_power_up = "low";
defparam \readOut[5]~I .output_register_mode = "none";
defparam \readOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[4]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[4]));
// synopsys translate_off
defparam \readOut[4]~I .input_async_reset = "none";
defparam \readOut[4]~I .input_power_up = "low";
defparam \readOut[4]~I .input_register_mode = "none";
defparam \readOut[4]~I .input_sync_reset = "none";
defparam \readOut[4]~I .oe_async_reset = "none";
defparam \readOut[4]~I .oe_power_up = "low";
defparam \readOut[4]~I .oe_register_mode = "none";
defparam \readOut[4]~I .oe_sync_reset = "none";
defparam \readOut[4]~I .operation_mode = "output";
defparam \readOut[4]~I .output_async_reset = "none";
defparam \readOut[4]~I .output_power_up = "low";
defparam \readOut[4]~I .output_register_mode = "none";
defparam \readOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[3]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[3]));
// synopsys translate_off
defparam \readOut[3]~I .input_async_reset = "none";
defparam \readOut[3]~I .input_power_up = "low";
defparam \readOut[3]~I .input_register_mode = "none";
defparam \readOut[3]~I .input_sync_reset = "none";
defparam \readOut[3]~I .oe_async_reset = "none";
defparam \readOut[3]~I .oe_power_up = "low";
defparam \readOut[3]~I .oe_register_mode = "none";
defparam \readOut[3]~I .oe_sync_reset = "none";
defparam \readOut[3]~I .operation_mode = "output";
defparam \readOut[3]~I .output_async_reset = "none";
defparam \readOut[3]~I .output_power_up = "low";
defparam \readOut[3]~I .output_register_mode = "none";
defparam \readOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[2]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[2]));
// synopsys translate_off
defparam \readOut[2]~I .input_async_reset = "none";
defparam \readOut[2]~I .input_power_up = "low";
defparam \readOut[2]~I .input_register_mode = "none";
defparam \readOut[2]~I .input_sync_reset = "none";
defparam \readOut[2]~I .oe_async_reset = "none";
defparam \readOut[2]~I .oe_power_up = "low";
defparam \readOut[2]~I .oe_register_mode = "none";
defparam \readOut[2]~I .oe_sync_reset = "none";
defparam \readOut[2]~I .operation_mode = "output";
defparam \readOut[2]~I .output_async_reset = "none";
defparam \readOut[2]~I .output_power_up = "low";
defparam \readOut[2]~I .output_register_mode = "none";
defparam \readOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[1]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[1]));
// synopsys translate_off
defparam \readOut[1]~I .input_async_reset = "none";
defparam \readOut[1]~I .input_power_up = "low";
defparam \readOut[1]~I .input_register_mode = "none";
defparam \readOut[1]~I .input_sync_reset = "none";
defparam \readOut[1]~I .oe_async_reset = "none";
defparam \readOut[1]~I .oe_power_up = "low";
defparam \readOut[1]~I .oe_register_mode = "none";
defparam \readOut[1]~I .oe_sync_reset = "none";
defparam \readOut[1]~I .operation_mode = "output";
defparam \readOut[1]~I .output_async_reset = "none";
defparam \readOut[1]~I .output_power_up = "low";
defparam \readOut[1]~I .output_register_mode = "none";
defparam \readOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \readOut[0]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(readOut[0]));
// synopsys translate_off
defparam \readOut[0]~I .input_async_reset = "none";
defparam \readOut[0]~I .input_power_up = "low";
defparam \readOut[0]~I .input_register_mode = "none";
defparam \readOut[0]~I .input_sync_reset = "none";
defparam \readOut[0]~I .oe_async_reset = "none";
defparam \readOut[0]~I .oe_power_up = "low";
defparam \readOut[0]~I .oe_register_mode = "none";
defparam \readOut[0]~I .oe_sync_reset = "none";
defparam \readOut[0]~I .operation_mode = "output";
defparam \readOut[0]~I .output_async_reset = "none";
defparam \readOut[0]~I .output_power_up = "low";
defparam \readOut[0]~I .output_register_mode = "none";
defparam \readOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
