// Seed: 1373758715
module module_0;
  wire id_2;
  wor  id_3 = 1'b0;
endmodule
module module_1 ();
  reg  id_2;
  wire id_3;
  module_0();
  always @(1 or 1) begin
    if (1) begin
      id_4;
    end else id_1 <= #id_3 id_2;
  end
  assign id_1 = 1'b0;
  wire id_5;
  wire id_6;
  tri  id_7 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = ~id_4;
  always @(*) id_1["" : 1] = 1;
  assign id_4 = id_4 ? id_4 : 1;
  module_0();
  wire id_5;
endmodule
