/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [25:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [23:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  reg [11:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [27:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_85z = ~(celloutsig_0_68z[0] & celloutsig_0_58z);
  assign celloutsig_0_8z = ~(celloutsig_0_6z & celloutsig_0_3z[19]);
  assign celloutsig_0_60z = !(celloutsig_0_59z ? celloutsig_0_18z : celloutsig_0_0z[1]);
  assign celloutsig_1_16z = !(celloutsig_1_2z ? celloutsig_1_12z : celloutsig_1_11z[1]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[2] | in_data[36]) & (celloutsig_0_4z | celloutsig_0_3z[4]));
  assign celloutsig_0_84z = ~((celloutsig_0_60z | celloutsig_0_21z) & (celloutsig_0_27z | celloutsig_0_25z[2]));
  assign celloutsig_1_6z = ~((celloutsig_1_4z | celloutsig_1_5z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_15z[20]) & (celloutsig_1_18z | celloutsig_1_10z));
  assign celloutsig_0_14z = ~((celloutsig_0_0z[0] | celloutsig_0_3z[4]) & (celloutsig_0_1z | celloutsig_0_4z));
  assign celloutsig_0_4z = celloutsig_0_0z[1] ^ celloutsig_0_0z[2];
  assign celloutsig_1_0z = in_data[124] ^ in_data[180];
  assign celloutsig_0_16z = celloutsig_0_0z[1] ^ celloutsig_0_9z[0];
  assign celloutsig_0_0z = in_data[57:55] & in_data[21:19];
  assign celloutsig_1_2z = in_data[106:101] == in_data[163:158];
  assign celloutsig_1_14z = { in_data[159:156], celloutsig_1_9z } == { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_13z = { celloutsig_0_9z[6:5], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z } == { celloutsig_0_9z[7:0], celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_0z[1:0], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = celloutsig_0_30z[11:6] > { celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_0_58z = { celloutsig_0_26z[4], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_8z } > { celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_37z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z } > { in_data[144], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z } > { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_1z = { in_data[74:63], celloutsig_0_0z } > in_data[67:53];
  assign celloutsig_0_15z = { in_data[89:84], celloutsig_0_7z, celloutsig_0_4z } > { celloutsig_0_3z[12:8], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_12z } > { in_data[69:67], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_3z = in_data[88:65] % { 1'h1, in_data[59:40], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_15z = { in_data[165:155], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z } * { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_11z } * { celloutsig_1_15z[6:3], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_23z = { celloutsig_0_9z[6:1], celloutsig_0_14z, celloutsig_0_6z } * { in_data[14:9], celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_26z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_10z } * { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_11z[9:4], celloutsig_0_0z } * { in_data[7:6], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_30z = { in_data[64:54], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z } * { celloutsig_0_29z[7:5], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z } != { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[114], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z } != { in_data[150:146], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_15z } != { celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_21z = { in_data[39:33], celloutsig_0_5z, celloutsig_0_2z } != { in_data[65:63], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_13z } != { celloutsig_0_11z[11:3], celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_25z = ~ { in_data[58:56], celloutsig_0_13z };
  assign celloutsig_1_1z = | { in_data[144:136], celloutsig_1_0z };
  assign celloutsig_1_4z = | { in_data[128:122], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_10z = | { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_10z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, in_data[5:4] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_5z = ^ { in_data[32:31], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = ^ { in_data[101], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_12z = ^ { celloutsig_0_3z[18:8], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_18z = ^ { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z } >> { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[74:67], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z } >> in_data[37:24];
  assign celloutsig_0_28z = { celloutsig_0_9z[6:0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_24z } >> { celloutsig_0_3z[22:0], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_15z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_68z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_68z = { in_data[93:83], celloutsig_0_27z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_37z = ~((celloutsig_0_10z & celloutsig_0_28z[19]) | (celloutsig_0_19z & celloutsig_0_29z[6]));
  assign celloutsig_0_59z = ~((celloutsig_0_13z & celloutsig_0_36z) | (celloutsig_0_11z[6] & celloutsig_0_13z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_2z) | (celloutsig_0_6z & celloutsig_0_4z));
  assign celloutsig_1_18z = ~((celloutsig_1_5z & in_data[109]) | (celloutsig_1_11z[2] & celloutsig_1_17z[6]));
  assign celloutsig_0_22z = ~((celloutsig_0_9z[4] & celloutsig_0_15z) | (celloutsig_0_11z[7] & celloutsig_0_14z));
  assign celloutsig_0_24z = ~((celloutsig_0_15z & celloutsig_0_12z) | (in_data[77] & celloutsig_0_9z[2]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
