;redcode
;assert 1
	SPL 0, <410
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -10, -260
	ADD 10, 20
	SUB -7, <-126
	ADD <130, 9
	JMZ 10, 20
	ADD -7, <-126
	MOV @-127, 100
	ADD @0, @2
	MOV @-127, 100
	ADD @-13, 0
	ADD @0, @2
	MOV @-127, 100
	SUB @0, @2
	DJN -10, -260
	ADD @300, @-303
	SPL <121, 103
	CMP #30, 9
	SUB @0, @2
	SPL 100, 201
	SPL 100, 201
	JMZ 10, 20
	SUB #0, -3
	SPL 0, <410
	SUB @121, 103
	SUB -702, -12
	CMP @121, 106
	SPL @12, #200
	SUB @121, 103
	ADD <130, 9
	SUB @121, 103
	ADD <130, 9
	SLT 10, 20
	SUB 7, 188
	SPL 0, <-32
	ADD <130, 9
	SUB #12, @200
	CMP @-127, -110
	JMN 0, <-32
	SPL 0, <2
	DJN -1, @-20
	JMN 12, #10
	SPL <127, 106
	CMP -207, <-120
	ADD 10, 20
	ADD 210, 30
	ADD 210, 30
