{
  "Top": "dot_product_interface",
  "RtlTop": "dot_product_interface",
  "RtlPrefix": "",
  "RtlSubPrefix": "dot_product_interface_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "A",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "B",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "C",
          "usage": "data",
          "direction": "out"
        }]
    },
    "m": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "m",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "h": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "h",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -library=hls",
      "config_export -rtl=verilog",
      "config_export -vendor=xilinx",
      "config_export -version=1.1.0"
    ],
    "DirectiveTcl": [
      "set_directive_top dot_product_interface -name dot_product_interface",
      "set_directive_dataflow dot_product_interface",
      "set_directive_inline dot_product",
      "set_directive_interface dot_product_interface -mode s_axilite -offset 0x0 A",
      "set_directive_interface dot_product_interface -mode s_axilite -offset 0x4 B",
      "set_directive_interface dot_product_interface -mode s_axilite -offset 0x8 C",
      "set_directive_interface dot_product_interface -mode s_axilite -offset 0xC m",
      "set_directive_interface dot_product_interface -mode s_axilite -offset 0x10 n",
      "set_directive_interface dot_product_interface -mode s_axilite -offset 0x14 h"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dot_product_interface"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2 ~ 1082130434",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx",
    "Library": "hls",
    "Name": "dot_product_interface",
    "Version": "1.1",
    "DisplayName": "Dot_product_interface",
    "Revision": "0",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_hls_dot_product_interface_1_1.zip"
  },
  "Files": {
    "CSource": ["..\/dot_product.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dot_product_interface_control_s_axi.vhd",
      "impl\/vhdl\/dot_product_interface_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dot_product_interface_Loop_L1_proc.vhd",
      "impl\/vhdl\/dot_product_interface_Loop_L1_proc_Pipeline_SUM.vhd",
      "impl\/vhdl\/dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/dot_product_interface_mul_64ns_64ns_128_1_1.vhd",
      "impl\/vhdl\/dot_product_interface.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dot_product_interface_control_s_axi.v",
      "impl\/verilog\/dot_product_interface_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dot_product_interface_Loop_L1_proc.v",
      "impl\/verilog\/dot_product_interface_Loop_L1_proc_Pipeline_SUM.v",
      "impl\/verilog\/dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1.v",
      "impl\/verilog\/dot_product_interface_mul_64ns_64ns_128_1_1.v",
      "impl\/verilog\/dot_product_interface.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/data\/dot_product_interface.mdd",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/data\/dot_product_interface.tcl",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/src\/Makefile",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/src\/xdot_product_interface.c",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/src\/xdot_product_interface.h",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/src\/xdot_product_interface_hw.h",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/src\/xdot_product_interface_linux.c",
      "impl\/misc\/drivers\/dot_product_interface_v1_1\/src\/xdot_product_interface_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dot_product_interface.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "22",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "A": {
          "offset": "1048576",
          "range": "1048576"
        },
        "B": {
          "offset": "2097152",
          "range": "1048576"
        },
        "C": {
          "offset": "3145728",
          "range": "1048576"
        }
      },
      "registers": [
        {
          "offset": "0x10",
          "name": "n",
          "access": "W",
          "description": "Data signal of n",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "n",
              "access": "W",
              "description": "Bit 31 to 0 of n"
            }]
        },
        {
          "offset": "0x18",
          "name": "m",
          "access": "W",
          "description": "Data signal of m",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "m",
              "access": "W",
              "description": "Bit 31 to 0 of m"
            }]
        },
        {
          "offset": "0x20",
          "name": "h",
          "access": "W",
          "description": "Data signal of h",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h",
              "access": "W",
              "description": "Bit 31 to 0 of h"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "1048576",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "2097152",
          "argName": "B"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "3145728",
          "argName": "C"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "m"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "n"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "h"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "22"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "22"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dot_product_interface",
      "Instances": [{
          "ModuleName": "Loop_L1_proc",
          "InstanceName": "Loop_L1_proc_U0",
          "Instances": [{
              "ModuleName": "Loop_L1_proc_Pipeline_SUM",
              "InstanceName": "grp_Loop_L1_proc_Pipeline_SUM_fu_117"
            }]
        }]
    },
    "Info": {
      "Loop_L1_proc_Pipeline_SUM": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_L1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dot_product_interface": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_L1_proc_Pipeline_SUM": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "517",
          "LatencyWorst": "1029",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1029",
          "PipelineII": "2 ~ 1029",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.233"
        },
        "Loops": [{
            "Name": "SUM",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1027",
            "Latency": "0 ~ 1027",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "211",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "242",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_L1_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "136314881",
          "LatencyWorst": "1082130433",
          "PipelineIIMin": "1",
          "PipelineIIMax": "1082130433",
          "PipelineII": "1 ~ 1082130433",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.530"
        },
        "Loops": [{
            "Name": "L1_L2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1082130432",
            "Latency": "0 ~ 1082130432",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "1032",
            "PipelineDepth": "5 ~ 1032"
          }],
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "735",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "899",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dot_product_interface": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "136314881",
          "LatencyWorst": "1082130433",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1082130434",
          "PipelineII": "2 ~ 1082130434",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.530"
        },
        "Area": {
          "BRAM_18K": "1536",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "533",
          "DSP": "16",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "1119",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1341",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-04 14:35:24 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
