// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        row_outbuf_address0,
        row_outbuf_ce0,
        row_outbuf_we0,
        row_outbuf_d0,
        buf_2d_in_address0,
        buf_2d_in_ce0,
        buf_2d_in_q0,
        dct_coeff_table_address0,
        dct_coeff_table_ce0,
        dct_coeff_table_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] row_outbuf_address0;
output   row_outbuf_ce0;
output   row_outbuf_we0;
output  [15:0] row_outbuf_d0;
output  [5:0] buf_2d_in_address0;
output   buf_2d_in_ce0;
input  [15:0] buf_2d_in_q0;
output  [5:0] dct_coeff_table_address0;
output   dct_coeff_table_ce0;
input  [14:0] dct_coeff_table_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln59_fu_153_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln59_reg_454;
wire   [2:0] trunc_ln39_fu_228_p1;
reg   [2:0] trunc_ln39_reg_458;
wire   [0:0] empty_fu_238_p2;
reg   [0:0] empty_reg_463;
reg   [0:0] empty_reg_463_pp0_iter2_reg;
reg   [0:0] empty_reg_463_pp0_iter3_reg;
reg   [0:0] empty_reg_463_pp0_iter4_reg;
wire   [3:0] n_mid2_fu_244_p3;
reg   [3:0] n_mid2_reg_468;
wire   [3:0] select_ln39_fu_252_p3;
reg   [3:0] select_ln39_reg_474;
wire   [2:0] trunc_ln46_fu_260_p1;
reg   [2:0] trunc_ln46_reg_479;
wire   [5:0] add_ln46_1_fu_310_p2;
reg   [5:0] add_ln46_1_reg_484;
reg   [5:0] add_ln46_1_reg_484_pp0_iter3_reg;
reg   [5:0] add_ln46_1_reg_484_pp0_iter4_reg;
reg   [5:0] add_ln46_1_reg_484_pp0_iter5_reg;
wire   [0:0] icmp_ln41_1_fu_346_p2;
reg   [0:0] icmp_ln41_1_reg_499;
reg   [0:0] icmp_ln41_1_reg_499_pp0_iter3_reg;
reg   [0:0] icmp_ln41_1_reg_499_pp0_iter4_reg;
reg   [0:0] icmp_ln41_1_reg_499_pp0_iter5_reg;
reg   [0:0] icmp_ln41_1_reg_499_pp0_iter6_reg;
reg   [5:0] row_outbuf_addr_reg_518;
reg   [15:0] trunc_ln_reg_523;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln43_2_fu_325_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln44_fu_336_p1;
wire   [63:0] zext_ln46_fu_375_p1;
reg   [31:0] tmp_fu_58;
wire  signed [31:0] grp_fu_402_p3;
reg   [31:0] ap_sig_allocacmp_tmp_load;
wire    ap_loop_init;
reg   [3:0] n_fu_62;
wire   [3:0] add_ln41_fu_341_p2;
reg   [3:0] ap_sig_allocacmp_n_load;
reg   [3:0] k_fu_66;
reg   [7:0] indvar_flatten6_fu_70;
wire   [7:0] select_ln39_1_fu_270_p3;
reg   [3:0] i_fu_74;
wire   [3:0] select_ln59_fu_220_p3;
reg   [9:0] indvar_flatten22_fu_78;
wire   [9:0] add_ln59_1_fu_159_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten22_load;
reg    dct_coeff_table_ce0_local;
reg    buf_2d_in_ce0_local;
reg    row_outbuf_we0_local;
reg    row_outbuf_ce0_local;
wire   [0:0] icmp_ln39_fu_188_p2;
wire   [0:0] icmp_ln41_fu_208_p2;
wire   [0:0] xor_ln55_fu_202_p2;
wire   [3:0] add_ln59_fu_182_p2;
wire   [3:0] select_ln55_fu_194_p3;
wire   [0:0] and_ln55_fu_214_p2;
wire   [3:0] add_ln39_fu_232_p2;
wire   [7:0] add_ln39_1_fu_264_p2;
wire   [5:0] tmp_7_fu_293_p3;
wire   [5:0] zext_ln43_fu_300_p1;
wire   [5:0] tmp_8_fu_303_p3;
wire   [5:0] zext_ln43_1_fu_316_p1;
wire   [5:0] add_ln43_fu_319_p2;
wire   [5:0] add_ln44_fu_330_p2;
wire   [28:0] trunc_ln41_fu_379_p1;
wire   [28:0] add_ln46_fu_382_p2;
wire  signed [31:0] grp_fu_402_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 tmp_fu_58 = 32'd0;
#0 n_fu_62 = 4'd0;
#0 k_fu_66 = 4'd0;
#0 indvar_flatten6_fu_70 = 8'd0;
#0 i_fu_74 = 4'd0;
#0 indvar_flatten22_fu_78 = 10'd0;
#0 ap_done_reg = 1'b0;
end

dct_mac_muladd_16s_15s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_15s_32s_32_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_2d_in_q0),
    .din1(dct_coeff_table_q0),
    .din2(grp_fu_402_p2),
    .ce(1'b1),
    .dout(grp_fu_402_p3)
);

dct_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_74 <= 4'd0;
        end else if (((icmp_ln59_reg_454 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_74 <= select_ln59_fu_220_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln59_fu_153_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten22_fu_78 <= add_ln59_1_fu_159_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten22_fu_78 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_70 <= 8'd0;
        end else if (((icmp_ln59_reg_454 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten6_fu_70 <= select_ln39_1_fu_270_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_66 <= 4'd0;
        end else if (((icmp_ln59_reg_454 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_fu_66 <= select_ln39_fu_252_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            n_fu_62 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            n_fu_62 <= add_ln41_fu_341_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            tmp_fu_58 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            tmp_fu_58 <= grp_fu_402_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln46_1_reg_484 <= add_ln46_1_fu_310_p2;
        add_ln46_1_reg_484_pp0_iter3_reg <= add_ln46_1_reg_484;
        add_ln46_1_reg_484_pp0_iter4_reg <= add_ln46_1_reg_484_pp0_iter3_reg;
        add_ln46_1_reg_484_pp0_iter5_reg <= add_ln46_1_reg_484_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        empty_reg_463_pp0_iter2_reg <= empty_reg_463;
        empty_reg_463_pp0_iter3_reg <= empty_reg_463_pp0_iter2_reg;
        empty_reg_463_pp0_iter4_reg <= empty_reg_463_pp0_iter3_reg;
        icmp_ln41_1_reg_499 <= icmp_ln41_1_fu_346_p2;
        icmp_ln41_1_reg_499_pp0_iter3_reg <= icmp_ln41_1_reg_499;
        icmp_ln41_1_reg_499_pp0_iter4_reg <= icmp_ln41_1_reg_499_pp0_iter3_reg;
        icmp_ln41_1_reg_499_pp0_iter5_reg <= icmp_ln41_1_reg_499_pp0_iter4_reg;
        icmp_ln41_1_reg_499_pp0_iter6_reg <= icmp_ln41_1_reg_499_pp0_iter5_reg;
        row_outbuf_addr_reg_518 <= zext_ln46_fu_375_p1;
        trunc_ln_reg_523 <= {{add_ln46_fu_382_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_reg_463 <= empty_fu_238_p2;
        icmp_ln59_reg_454 <= icmp_ln59_fu_153_p2;
        n_mid2_reg_468 <= n_mid2_fu_244_p3;
        select_ln39_reg_474 <= select_ln39_fu_252_p3;
        trunc_ln39_reg_458 <= trunc_ln39_fu_228_p1;
        trunc_ln46_reg_479 <= trunc_ln46_fu_260_p1;
    end
end

always @ (*) begin
    if (((icmp_ln59_fu_153_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_454 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten22_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten22_load = indvar_flatten22_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_n_load = add_ln41_fu_341_p2;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_tmp_load = grp_fu_402_p3;
    end else begin
        ap_sig_allocacmp_tmp_load = tmp_fu_58;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_2d_in_ce0_local = 1'b1;
    end else begin
        buf_2d_in_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dct_coeff_table_ce0_local = 1'b1;
    end else begin
        dct_coeff_table_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        row_outbuf_ce0_local = 1'b1;
    end else begin
        row_outbuf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln41_1_reg_499_pp0_iter6_reg == 1'd1))) begin
        row_outbuf_we0_local = 1'b1;
    end else begin
        row_outbuf_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_1_fu_264_p2 = (indvar_flatten6_fu_70 + 8'd1);

assign add_ln39_fu_232_p2 = (select_ln55_fu_194_p3 + 4'd1);

assign add_ln41_fu_341_p2 = (n_mid2_reg_468 + 4'd1);

assign add_ln43_fu_319_p2 = (tmp_8_fu_303_p3 + zext_ln43_1_fu_316_p1);

assign add_ln44_fu_330_p2 = (tmp_7_fu_293_p3 + zext_ln43_1_fu_316_p1);

assign add_ln46_1_fu_310_p2 = (tmp_7_fu_293_p3 + zext_ln43_fu_300_p1);

assign add_ln46_fu_382_p2 = (trunc_ln41_fu_379_p1 + 29'd4096);

assign add_ln59_1_fu_159_p2 = (ap_sig_allocacmp_indvar_flatten22_load + 10'd1);

assign add_ln59_fu_182_p2 = (i_fu_74 + 4'd1);

assign and_ln55_fu_214_p2 = (xor_ln55_fu_202_p2 & icmp_ln41_fu_208_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign buf_2d_in_address0 = zext_ln44_fu_336_p1;

assign buf_2d_in_ce0 = buf_2d_in_ce0_local;

assign dct_coeff_table_address0 = zext_ln43_2_fu_325_p1;

assign dct_coeff_table_ce0 = dct_coeff_table_ce0_local;

assign empty_fu_238_p2 = (icmp_ln39_fu_188_p2 | and_ln55_fu_214_p2);

assign grp_fu_402_p2 = ((empty_reg_463_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_tmp_load);

assign icmp_ln39_fu_188_p2 = ((indvar_flatten6_fu_70 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_346_p2 = ((add_ln41_fu_341_p2 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_208_p2 = ((ap_sig_allocacmp_n_load == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_153_p2 = ((ap_sig_allocacmp_indvar_flatten22_load == 10'd512) ? 1'b1 : 1'b0);

assign n_mid2_fu_244_p3 = ((empty_fu_238_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_n_load);

assign row_outbuf_address0 = row_outbuf_addr_reg_518;

assign row_outbuf_ce0 = row_outbuf_ce0_local;

assign row_outbuf_d0 = trunc_ln_reg_523;

assign row_outbuf_we0 = row_outbuf_we0_local;

assign select_ln39_1_fu_270_p3 = ((icmp_ln39_fu_188_p2[0:0] == 1'b1) ? 8'd1 : add_ln39_1_fu_264_p2);

assign select_ln39_fu_252_p3 = ((and_ln55_fu_214_p2[0:0] == 1'b1) ? add_ln39_fu_232_p2 : select_ln55_fu_194_p3);

assign select_ln55_fu_194_p3 = ((icmp_ln39_fu_188_p2[0:0] == 1'b1) ? 4'd0 : k_fu_66);

assign select_ln59_fu_220_p3 = ((icmp_ln39_fu_188_p2[0:0] == 1'b1) ? add_ln59_fu_182_p2 : i_fu_74);

assign tmp_7_fu_293_p3 = {{trunc_ln39_reg_458}, {3'd0}};

assign tmp_8_fu_303_p3 = {{trunc_ln46_reg_479}, {3'd0}};

assign trunc_ln39_fu_228_p1 = select_ln59_fu_220_p3[2:0];

assign trunc_ln41_fu_379_p1 = grp_fu_402_p3[28:0];

assign trunc_ln46_fu_260_p1 = select_ln39_fu_252_p3[2:0];

assign xor_ln55_fu_202_p2 = (icmp_ln39_fu_188_p2 ^ 1'd1);

assign zext_ln43_1_fu_316_p1 = n_mid2_reg_468;

assign zext_ln43_2_fu_325_p1 = add_ln43_fu_319_p2;

assign zext_ln43_fu_300_p1 = select_ln39_reg_474;

assign zext_ln44_fu_336_p1 = add_ln44_fu_330_p2;

assign zext_ln46_fu_375_p1 = add_ln46_1_reg_484_pp0_iter5_reg;

endmodule //dct_dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop_DCT_Inner_Loop
