{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696944319072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696944319079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 15:25:18 2023 " "Processing started: Tue Oct 10 15:25:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696944319079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944319079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off showkey_entity -c showkey_entity " "Command: quartus_map --read_settings_files=on --write_settings_files=off showkey_entity -c showkey_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944319079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696944319621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696944319621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showkey_simple_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showkey_simple_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showkey_simple_test-test " "Found design unit 1: showkey_simple_test-test" {  } { { "showkey_simple_test.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_simple_test.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696944328758 ""} { "Info" "ISGN_ENTITY_NAME" "1 showkey_simple_test " "Found entity 1: showkey_simple_test" {  } { { "showkey_simple_test.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_simple_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696944328758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328758 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ showkey_entity.vhd(24) " "VHDL syntax error at showkey_entity.vhd(24) near text €" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \"then\" showkey_entity.vhd(24) " "VHDL syntax error at showkey_entity.vhd(24) near text \"€\";  expecting \"then\"" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ showkey_entity.vhd(24) " "VHDL syntax error at showkey_entity.vhd(24) near text ™" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement showkey_entity.vhd(26) " "VHDL syntax error at showkey_entity.vhd(26) near text \"ELSIF\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"(\", or \"'\", or \".\" showkey_entity.vhd(26) " "VHDL syntax error at showkey_entity.vhd(26) near text \"THEN\";  expecting \"(\", or \"'\", or \".\"" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" showkey_entity.vhd(29) " "VHDL syntax error at showkey_entity.vhd(29) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator showkey_entity.vhd(31) " "VHDL syntax error at showkey_entity.vhd(31) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" showkey_entity.vhd(33) " "VHDL syntax error at showkey_entity.vhd(33) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" showkey_entity.vhd(40) " "VHDL syntax error at showkey_entity.vhd(40) near text \"IF\";  expecting \"process\"" {  } { { "showkey_entity.vhd" "" { Text "C:/Users/Seba/Documents/UNI/M5/DH-Lab/showkey/showkey_entity.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showkey_entity.vhd 0 0 " "Found 0 design units, including 0 entities, in source file showkey_entity.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696944328919 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 15:25:28 2023 " "Processing ended: Tue Oct 10 15:25:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696944328919 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696944328919 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696944328919 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696944328919 ""}
