--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sevenSegment.twx sevenSegment.ncd -o sevenSegment.twr
sevenSegment.pcf -ucf Stopwatch.ucf

Design file:              sevenSegment.ncd
Physical constraint file: sevenSegment.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4110 paths analyzed, 604 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.964ns.
--------------------------------------------------------------------------------

Paths for end point btnADJ (SLICE_X16Y22.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_8 (FF)
  Destination:          btnADJ (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.236 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_8 to btnADJ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   debounceCount<10>
                                                       debounceCount_8
    SLICE_X12Y28.B2      net (fanout=3)        0.835   debounceCount<8>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X16Y22.CE      net (fanout=4)        1.136   _n0326
    SLICE_X16Y22.CLK     Tceck                 0.335   btnADJ
                                                       btnADJ
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.136ns logic, 2.764ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_14 (FF)
  Destination:          btnADJ (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.236 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_14 to btnADJ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   debounceCount<14>
                                                       debounceCount_14
    SLICE_X12Y28.B3      net (fanout=3)        0.738   debounceCount<14>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X16Y22.CE      net (fanout=4)        1.136   _n0326
    SLICE_X16Y22.CLK     Tceck                 0.335   btnADJ
                                                       btnADJ
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.136ns logic, 2.667ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_13 (FF)
  Destination:          btnADJ (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.236 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_13 to btnADJ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.391   debounceCount<14>
                                                       debounceCount_13
    SLICE_X12Y28.B4      net (fanout=3)        0.691   debounceCount<13>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X16Y22.CE      net (fanout=4)        1.136   _n0326
    SLICE_X16Y22.CLK     Tceck                 0.335   btnADJ
                                                       btnADJ
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (1.136ns logic, 2.620ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point btnSEL (SLICE_X17Y22.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_8 (FF)
  Destination:          btnSEL (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.236 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_8 to btnSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   debounceCount<10>
                                                       debounceCount_8
    SLICE_X12Y28.B2      net (fanout=3)        0.835   debounceCount<8>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X17Y22.CE      net (fanout=4)        1.136   _n0326
    SLICE_X17Y22.CLK     Tceck                 0.295   btnSEL
                                                       btnSEL
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.096ns logic, 2.764ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_14 (FF)
  Destination:          btnSEL (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.236 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_14 to btnSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   debounceCount<14>
                                                       debounceCount_14
    SLICE_X12Y28.B3      net (fanout=3)        0.738   debounceCount<14>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X17Y22.CE      net (fanout=4)        1.136   _n0326
    SLICE_X17Y22.CLK     Tceck                 0.295   btnSEL
                                                       btnSEL
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (1.096ns logic, 2.667ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_13 (FF)
  Destination:          btnSEL (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.716ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.236 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_13 to btnSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.391   debounceCount<14>
                                                       debounceCount_13
    SLICE_X12Y28.B4      net (fanout=3)        0.691   debounceCount<13>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X17Y22.CE      net (fanout=4)        1.136   _n0326
    SLICE_X17Y22.CLK     Tceck                 0.295   btnSEL
                                                       btnSEL
    -------------------------------------------------  ---------------------------
    Total                                      3.716ns (1.096ns logic, 2.620ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point btnPAUSE (SLICE_X14Y38.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_8 (FF)
  Destination:          btnPAUSE (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.418 - 0.452)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_8 to btnPAUSE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.391   debounceCount<10>
                                                       debounceCount_8
    SLICE_X12Y28.B2      net (fanout=3)        0.835   debounceCount<8>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X14Y38.CE      net (fanout=4)        0.934   _n0326
    SLICE_X14Y38.CLK     Tceck                 0.291   btnPAUSE
                                                       btnPAUSE
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.092ns logic, 2.562ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_14 (FF)
  Destination:          btnPAUSE (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.418 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_14 to btnPAUSE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   debounceCount<14>
                                                       debounceCount_14
    SLICE_X12Y28.B3      net (fanout=3)        0.738   debounceCount<14>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X14Y38.CE      net (fanout=4)        0.934   _n0326
    SLICE_X14Y38.CLK     Tceck                 0.291   btnPAUSE
                                                       btnPAUSE
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (1.092ns logic, 2.465ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounceCount_13 (FF)
  Destination:          btnPAUSE (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.510ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.418 - 0.453)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounceCount_13 to btnPAUSE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.391   debounceCount<14>
                                                       debounceCount_13
    SLICE_X12Y28.B4      net (fanout=3)        0.691   debounceCount<13>
    SLICE_X12Y28.B       Tilo                  0.205   debounceCount<2>
                                                       debounceCount[31]_GND_1_o_equal_7_o<31>3
    SLICE_X12Y30.C3      net (fanout=19)       0.793   debounceCount[31]_GND_1_o_equal_7_o<31>2
    SLICE_X12Y30.C       Tilo                  0.205   debounceCount[31]_GND_1_o_equal_7_o<31>
                                                       _n03261
    SLICE_X14Y38.CE      net (fanout=4)        0.934   _n0326
    SLICE_X14Y38.CLK     Tceck                 0.291   btnPAUSE
                                                       btnPAUSE
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (1.092ns logic, 2.418ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debounceCount_0 (SLICE_X12Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounceCount_0 (FF)
  Destination:          debounceCount_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounceCount_0 to debounceCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.AQ      Tcko                  0.200   debounceCount<2>
                                                       debounceCount_0
    SLICE_X12Y28.A6      net (fanout=3)        0.023   debounceCount<0>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.190   debounceCount<2>
                                                       debounceCount_0_rstpot
                                                       debounceCount_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point debounceCount_2 (SLICE_X12Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounceCount_2 (FF)
  Destination:          debounceCount_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounceCount_2 to debounceCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.DQ      Tcko                  0.200   debounceCount<2>
                                                       debounceCount_2
    SLICE_X12Y28.D6      net (fanout=3)        0.023   debounceCount<2>
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.190   debounceCount<2>
                                                       debounceCount_2_rstpot
                                                       debounceCount_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point debounceCount_3 (SLICE_X15Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounceCount_3 (FF)
  Destination:          debounceCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounceCount_3 to debounceCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.198   debounceCount<6>
                                                       debounceCount_3
    SLICE_X15Y29.A6      net (fanout=3)        0.022   debounceCount<3>
    SLICE_X15Y29.CLK     Tah         (-Th)    -0.215   debounceCount<6>
                                                       debounceCount_3_rstpot
                                                       debounceCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debounceCount<2>/CLK
  Logical resource: debounceCount_0/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: debounceCount<2>/CLK
  Logical resource: debounceCount_1/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4110 paths, 0 nets, and 883 connections

Design statistics:
   Minimum period:   3.964ns{1}   (Maximum frequency: 252.270MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 24 13:59:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



