D:\tools\Synopsys\fpga_J-2015.03\bin64\m_xilinx.exe  -prodtype synplify_pro -encrypt  -pro  -rundir  C:\ue\synplify\rev_1  -part XC7A100TFGG484-2   -use_vivado -enable_prepacking -overilog "proj_1.vm" -maxfan 10000  -m1  -pipe  -verification_mode 1   -fixgatedclocks 1 -fixgeneratedclocks 1   -resolveMultipleDriver -summaryfile 1 -RWCheckOnRam 1   -reporting_ctd 0  -preserve_slash_names -flow mapping  -mp 1 -prjfile  C:\ue\synplify\rev_1\scratchproject.prs  -implementation rev_1 -licensetype  synplifypro_f  -oedif  C:\ue\synplify\rev_1\proj_1.edf  -autoconstraint  -freq 1.000  C:\ue\synplify\rev_1\synwork\proj_1_premap.srd  -sap  C:\ue\synplify\rev_1\proj_1.sap  -otap  C:\ue\synplify\rev_1\proj_1.tap  -omap  C:\ue\synplify\rev_1\proj_1.map  -devicelib  D:\tools\Synopsys\fpga_J-2015.03\lib\xilinx\unisim_m10i.v  -devicelib  D:\tools\Synopsys\fpga_J-2015.03\lib\xilinx\unisim.v  -sap  C:\ue\synplify\rev_1\proj_1.sap  -ologparam  C:\ue\synplify\rev_1\syntmp\proj_1.plg  -osyn  C:\ue\synplify\rev_1\proj_1.srm  -prjdir  C:\ue\synplify\  -prjname  proj_a7  -log  C:\ue\synplify\rev_1\synlog\proj_1_fpga_mapper.srr 
rc:1 success:1
C:\ue\synplify\rev_1\scratchproject.prs|o|1547799295|1668
C:\ue\synplify\rev_1\proj_1.edf|o|1547799299|9238
C:\ue\synplify\rev_1\synwork\proj_1_premap.srd|i|1547799298|2967
C:\ue\synplify\rev_1\proj_1.sap|o|1547799298|822
C:\ue\synplify\rev_1\proj_1.tap|o|0|0
C:\ue\synplify\rev_1\proj_1.map|o|1547799300|28
D:\tools\Synopsys\fpga_J-2015.03\lib\xilinx\unisim_m10i.v|i|1424800976|948675
D:\tools\Synopsys\fpga_J-2015.03\lib\xilinx\unisim.v|i|1424800976|1220228
C:\ue\synplify\rev_1\proj_1.sap|o|1547799298|822
C:\ue\synplify\rev_1\syntmp\proj_1.plg|o|1547799300|915
C:\ue\synplify\rev_1\proj_1.srm|o|1547799299|6052
C:\ue\synplify\rev_1\synlog\proj_1_fpga_mapper.srr|o|1547799300|24447
D:\tools\Synopsys\fpga_J-2015.03\bin64\m_xilinx.exe|i|1424907598|26630144
D:\tools\Synopsys\fpga_J-2015.03\bin\m_xilinx.exe|i|1424905704|15475200
