Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep 22 13:14:27 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (932)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (932)
--------------------------------
 There are 932 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     43.358        0.000                      0                 1981        0.015        0.000                      0                 1981        3.000        0.000                       0                   938  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          43.358        0.000                      0                 1981        0.165        0.000                      0                 1981       49.500        0.000                       0                   934  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        43.368        0.000                      0                 1981        0.165        0.000                      0                 1981       49.500        0.000                       0                   934  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         43.358        0.000                      0                 1981        0.015        0.000                      0                 1981  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       43.358        0.000                      0                 1981        0.015        0.000                      0                 1981  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.358ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.774ns (12.327%)  route 5.505ns (87.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.638     5.372    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 43.358    

Slack (MET) :             43.680ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.149    48.994    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.792    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.680    

Slack (MET) :             43.680ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.149    48.994    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.792    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.680    

Slack (MET) :             43.684ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.684    

Slack (MET) :             43.684ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.684    

Slack (MET) :             43.838ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.580ns (9.893%)  route 5.283ns (90.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.124     0.981 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30][31]_i_1/O
                         net (fo=32, routed)          3.975     4.956    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_16
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.606    48.586    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.145    
                         clock uncertainty           -0.149    48.996    
    SLICE_X3Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.794    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]
  -------------------------------------------------------------------
                         required time                         48.794    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 43.838    

Slack (MET) :             43.944ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.767ns (13.738%)  route 4.816ns (86.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.259     0.830    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.289     1.119 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.557     4.676    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_28
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.603    48.583    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.149    48.993    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.372    48.621    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.621    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.944    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y77          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.322    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[0]
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.070    -0.487    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.591    -0.573    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y74          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.317    cpu/led_device/D[14]
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.862    -0.811    cpu/led_device/CLK
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070    -0.489    cpu/led_device/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.318    cpu/led_device/D[4]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.490    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.315    cpu/led_device/D[3]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.066    -0.489    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    cpu/led_device/D[2]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.066    -0.494    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.113    -0.339    cpu/core_1/core_pipeline/program_counter_reg[12]
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.063    -0.515    cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.308    cpu/led_device/D[1]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070    -0.485    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y78          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.316    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[3]
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.494    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.318    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.084    -0.496    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    cpu/led_device/D[0]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.490    cpu/led_device/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y70      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y70      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y69      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y69      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y73      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y82     cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y82     cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y75      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_used]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y80     cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_addr][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_addr][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/fet_de_register_reg[pc][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y85      cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y72      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y72      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y72      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y77      cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y73     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y73     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y76     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y99      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[28][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[28][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y98      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[28][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y73      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y73      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       43.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.368ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.774ns (12.327%)  route 5.505ns (87.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.638     5.372    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.140    48.943    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.741    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 43.368    

Slack (MET) :             43.690ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.140    49.004    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.802    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]
  -------------------------------------------------------------------
                         required time                         48.802    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.690    

Slack (MET) :             43.690ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.140    49.004    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.802    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]
  -------------------------------------------------------------------
                         required time                         48.802    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.690    

Slack (MET) :             43.694ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.140    48.943    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.741    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.694    

Slack (MET) :             43.694ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.140    48.943    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.741    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.694    

Slack (MET) :             43.847ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.580ns (9.893%)  route 5.283ns (90.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.124     0.981 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30][31]_i_1/O
                         net (fo=32, routed)          3.975     4.956    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_16
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.606    48.586    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.145    
                         clock uncertainty           -0.140    49.006    
    SLICE_X3Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.804    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]
  -------------------------------------------------------------------
                         required time                         48.804    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 43.847    

Slack (MET) :             43.954ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.767ns (13.738%)  route 4.816ns (86.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.259     0.830    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.289     1.119 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.557     4.676    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_28
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.603    48.583    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.140    49.003    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.372    48.631    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.631    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.954    

Slack (MET) :             43.967ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.140    48.832    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.426    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]
  -------------------------------------------------------------------
                         required time                         48.426    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.967    

Slack (MET) :             43.967ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.140    48.832    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.426    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]
  -------------------------------------------------------------------
                         required time                         48.426    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.967    

Slack (MET) :             43.967ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.140    48.832    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.426    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]
  -------------------------------------------------------------------
                         required time                         48.426    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y77          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.322    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[0]
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.070    -0.487    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.591    -0.573    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y74          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.317    cpu/led_device/D[14]
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.862    -0.811    cpu/led_device/CLK
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070    -0.489    cpu/led_device/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.318    cpu/led_device/D[4]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.490    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.315    cpu/led_device/D[3]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.066    -0.489    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    cpu/led_device/D[2]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.066    -0.494    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.113    -0.339    cpu/core_1/core_pipeline/program_counter_reg[12]
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.063    -0.515    cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.308    cpu/led_device/D[1]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070    -0.485    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y78          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.316    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[3]
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.494    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.318    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.084    -0.496    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    cpu/led_device/D[0]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.490    cpu/led_device/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y70      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y70      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y69      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y69      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y73      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y82     cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y82     cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y75      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_used]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y80     cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_addr][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/de_ex_register_reg[reg_wr_addr][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y80     cpu/core_1/core_pipeline/fet_de_register_reg[pc][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y85      cpu/core_1/core_pipeline/fet_de_register_reg[pc][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y72      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y72      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y72      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y77      cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y73     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y73     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y76     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y99      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[24][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y80     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[28][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y85     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[28][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y98      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[28][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y73      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y73      cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[31][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       43.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.358ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.774ns (12.327%)  route 5.505ns (87.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.638     5.372    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 43.358    

Slack (MET) :             43.680ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.149    48.994    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.792    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.680    

Slack (MET) :             43.680ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.149    48.994    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.792    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.680    

Slack (MET) :             43.684ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.684    

Slack (MET) :             43.684ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.684    

Slack (MET) :             43.838ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.580ns (9.893%)  route 5.283ns (90.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.124     0.981 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30][31]_i_1/O
                         net (fo=32, routed)          3.975     4.956    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_16
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.606    48.586    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.145    
                         clock uncertainty           -0.149    48.996    
    SLICE_X3Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.794    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]
  -------------------------------------------------------------------
                         required time                         48.794    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 43.838    

Slack (MET) :             43.944ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.767ns (13.738%)  route 4.816ns (86.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.259     0.830    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.289     1.119 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.557     4.676    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_28
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.603    48.583    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.149    48.993    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.372    48.621    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.621    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.944    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y77          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.322    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[0]
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.149    -0.408    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.070    -0.338    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.591    -0.573    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y74          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.317    cpu/led_device/D[14]
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.862    -0.811    cpu/led_device/CLK
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.149    -0.410    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070    -0.340    cpu/led_device/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.318    cpu/led_device/D[4]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.341    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.315    cpu/led_device/D[3]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.066    -0.340    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    cpu/led_device/D[2]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.066    -0.345    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.113    -0.339    cpu/core_1/core_pipeline/program_counter_reg[12]
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.149    -0.429    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.063    -0.366    cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.308    cpu/led_device/D[1]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070    -0.336    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y78          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.316    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[3]
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.149    -0.408    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.345    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.318    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.084    -0.347    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    cpu/led_device/D[0]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.341    cpu/led_device/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.029    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       43.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.358ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.774ns (12.327%)  route 5.505ns (87.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.638     5.372    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X13Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X13Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][23]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 43.358    

Slack (MET) :             43.680ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.149    48.994    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.792    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][21]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.680    

Slack (MET) :             43.680ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.774ns (12.861%)  route 5.244ns (87.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.377     5.111    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.604    48.584    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.143    
                         clock uncertainty           -0.149    48.994    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.792    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][26]
  -------------------------------------------------------------------
                         required time                         48.792    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                 43.680    

Slack (MET) :             43.684ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][25]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.684    

Slack (MET) :             43.684ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 0.774ns (13.001%)  route 5.179ns (86.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 48.505 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          0.867     0.439    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X15Y78         LUT5 (Prop_lut5_I1_O)        0.296     0.735 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7][31]_i_1/O
                         net (fo=32, routed)          4.312     5.047    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_23
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.525    48.505    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X15Y99         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]/C  (IS_INVERTED)
                         clock pessimism              0.577    49.082    
                         clock uncertainty           -0.149    48.933    
    SLICE_X15Y99         FDRE (Setup_fdre_C_CE)      -0.202    48.731    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][29]
  -------------------------------------------------------------------
                         required time                         48.731    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 43.684    

Slack (MET) :             43.838ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.580ns (9.893%)  route 5.283ns (90.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.124     0.981 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30][31]_i_1/O
                         net (fo=32, routed)          3.975     4.956    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_16
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.606    48.586    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X3Y97          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.145    
                         clock uncertainty           -0.149    48.996    
    SLICE_X3Y97          FDRE (Setup_fdre_C_CE)      -0.202    48.794    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[30][21]
  -------------------------------------------------------------------
                         required time                         48.794    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                 43.838    

Slack (MET) :             43.944ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.767ns (13.738%)  route 4.816ns (86.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][2]/Q
                         net (fo=17, routed)          1.259     0.830    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[2]
    SLICE_X13Y76         LUT5 (Prop_lut5_I3_O)        0.289     1.119 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2][31]_i_1/O
                         net (fo=32, routed)          3.557     4.676    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_28
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.603    48.583    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X6Y94          FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.559    49.142    
                         clock uncertainty           -0.149    48.993    
    SLICE_X6Y94          FDRE (Setup_fdre_C_CE)      -0.372    48.621    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[2][19]
  -------------------------------------------------------------------
                         required time                         48.621    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 43.944    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][23]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    

Slack (MET) :             43.958ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 0.602ns (11.221%)  route 4.763ns (88.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 48.491 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.633    -0.907    cpu/core_1/core_pipeline/CLK
    SLICE_X15Y79         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_addr][1]/Q
                         net (fo=17, routed)          1.308     0.857    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[1][0]_1[1]
    SLICE_X14Y76         LUT5 (Prop_lut5_I3_O)        0.146     1.003 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.455     4.458    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_25
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         1.512    48.491    cpu/core_1/core_pipeline/stage_decode/register_file/CLK
    SLICE_X11Y100        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]/C  (IS_INVERTED)
                         clock pessimism              0.480    48.972    
                         clock uncertainty           -0.149    48.822    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.406    48.416    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][29]
  -------------------------------------------------------------------
                         required time                         48.416    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                 43.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y77          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.107    -0.322    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[0]
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.149    -0.408    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.070    -0.338    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.591    -0.573    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y74          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[14]/Q
                         net (fo=1, routed)           0.115    -0.317    cpu/led_device/D[14]
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.862    -0.811    cpu/led_device/CLK
    SLICE_X0Y73          FDRE                                         r  cpu/led_device/data_reg_reg[14]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.149    -0.410    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070    -0.340    cpu/led_device/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.113    -0.318    cpu/led_device/D[4]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.341    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.315    cpu/led_device/D[3]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.066    -0.340    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.319    cpu/led_device/D[2]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[2]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.066    -0.345    cpu/led_device/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.113    -0.339    cpu/core_1/core_pipeline/program_counter_reg[12]
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X14Y85         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.149    -0.429    
    SLICE_X14Y85         FDRE (Hold_fdre_C_D)         0.063    -0.366    cpu/core_1/core_pipeline/fet_de_register_reg[pc][12]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y78          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.121    -0.308    cpu/led_device/D[1]
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.866    -0.807    cpu/led_device/CLK
    SLICE_X0Y79          FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.149    -0.406    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.070    -0.336    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/CLK
    SLICE_X3Y78          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[3]/Q
                         net (fo=1, routed)           0.113    -0.316    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]_1[3]
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.864    -0.809    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X2Y77          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.149    -0.408    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.063    -0.345    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.571    -0.593    cpu/core_1/core_pipeline/stage_fetch/CLK
    SLICE_X13Y86         FDRE                                         r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  cpu/core_1/core_pipeline/stage_fetch/program_counter_reg_reg[14]/Q
                         net (fo=2, routed)           0.134    -0.318    cpu/core_1/core_pipeline/program_counter_reg[14]
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.841    -0.832    cpu/core_1/core_pipeline/CLK
    SLICE_X12Y86         FDRE                                         r  cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.149    -0.431    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.084    -0.347    cpu/core_1/core_pipeline/fet_de_register_reg[pc][14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.592    -0.572    cpu/axi_interconnect/axi_slave_1/CLK
    SLICE_X0Y76          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    cpu/led_device/D[0]
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=923, routed)         0.861    -0.812    cpu/led_device/CLK
    SLICE_X0Y75          FDRE                                         r  cpu/led_device/data_reg_reg[0]/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.149    -0.411    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.070    -0.341    cpu/led_device/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.029    





