// Seed: 673556795
`define pp_10 0
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4
);
  assign id_5 = 1'h0;
  type_9(
      1, {1'h0, 1 | "", id_3, 1}, 1
  );
endmodule
`default_nettype module_0
module module_1 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input reg id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8,
    output logic id_9
);
  reg id_10;
  always @(negedge id_8) begin
    id_10 <= id_5;
  end
  assign id_1 = id_3;
endmodule
