\t (00:00:03) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:03)     Journal start - Tue Jan 02 08:51:07 2018
\t (00:00:03)         Host=WYU User=wyu08 Pid=17036 CPUs=4
\t (00:00:03) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:03) 
   (00:00:03) Loading axlcore.cxt 
\t (00:00:04) Starting new design...
\i (00:00:04) trapsize 643
\i (00:00:04) trapsize 631
\i (00:00:05) trapsize 645
\i (00:00:05) trapsize 650
\i (00:00:05) trapsize 662
\i (00:00:05) trapsize 1071
\i (00:00:05) generaledit 
\i (00:00:13) trapsize 1059
\i (00:00:17) opencd D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd 
\t (00:00:17) Opening existing design...
\i (00:00:17) trapsize 122
\t (00:00:17)     Journal end - Tue Jan 02 08:51:21 2018
