

================================================================
== Vivado HLS Report for 'normalize_array_array_ap_fixed_5u_config20_s'
================================================================
* Date:           Sun Nov 14 10:23:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.264|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 5 [1/1] (2.18ns)   --->   "%empty = call { i14, i14, i14, i14, i14 } @_ssdm_op_Read.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P(i14* %data_V_data_0_V, i14* %data_V_data_1_V, i14* %data_V_data_2_V, i14* %data_V_data_3_V, i14* %data_V_data_4_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_56_0 = extractvalue { i14, i14, i14, i14, i14 } %empty, 0" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 6 'extractvalue' 'tmp_data_V_56_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_56_1 = extractvalue { i14, i14, i14, i14, i14 } %empty, 1" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 7 'extractvalue' 'tmp_data_V_56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_56_2 = extractvalue { i14, i14, i14, i14, i14 } %empty, 2" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 8 'extractvalue' 'tmp_data_V_56_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V_56_3 = extractvalue { i14, i14, i14, i14, i14 } %empty, 3" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 9 'extractvalue' 'tmp_data_V_56_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V_56_4 = extractvalue { i14, i14, i14, i14, i14 } %empty, 4" [firmware/nnet_utils/nnet_batchnorm_stream.h:51]   --->   Operation 10 'extractvalue' 'tmp_data_V_56_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %tmp_data_V_56_0 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 11 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.34ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, 725" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 12 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %tmp_data_V_56_1 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 13 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.34ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_1, 635" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 14 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %tmp_data_V_56_2 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 15 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.34ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_2, 1184" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 16 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %tmp_data_V_56_3 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 17 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (3.34ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118_3, 1064" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 18 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %tmp_data_V_56_4 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 19 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.34ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118_4, 782" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 20 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.34>
ST_3 : Operation 21 [1/2] (3.34ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, 725" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 21 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 22 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (3.34ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_1, 635" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 23 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_3, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (3.34ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_2, 1184" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 25 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_4, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 26 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (3.34ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118_3, 1064" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 27 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_5, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 28 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (3.34ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118_4, 782" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 29 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_6, i32 10, i32 23)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 30 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str53, [1 x i8]* @p_str24, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 41 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str71) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str71)" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [firmware/nnet_utils/nnet_batchnorm_stream.h:49]   --->   Operation 44 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_3, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 45 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln1192 = add i16 %shl_ln, 2260" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 46 'add' 'add_ln1192' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 47 'partselect' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_4, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 48 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.07ns)   --->   "%add_ln1192_1 = add i16 %shl_ln728_s, 2680" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 49 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_1_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_1, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 50 'partselect' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_5, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 51 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.07ns)   --->   "%add_ln1192_2 = add i16 %shl_ln728_1, -1836" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 52 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_data_2_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_2, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 53 'partselect' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_6, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 54 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.07ns)   --->   "%add_ln1192_3 = add i16 %shl_ln728_2, 8204" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 55 'add' 'add_ln1192_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_data_3_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_3, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 56 'partselect' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %tmp_7, i2 0)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 57 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.07ns)   --->   "%add_ln1192_4 = add i16 %shl_ln728_3, 2240" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 58 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_data_4_V = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %add_ln1192_4, i32 2, i32 15)" [firmware/nnet_utils/nnet_batchnorm_stream.h:63]   --->   Operation 59 'partselect' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14 %tmp_data_0_V, i14 %tmp_data_1_V, i14 %tmp_data_2_V, i14 %tmp_data_3_V, i14 %tmp_data_4_V)" [firmware/nnet_utils/nnet_batchnorm_stream.h:66]   --->   Operation 60 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 3> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str71, i32 %tmp)" [firmware/nnet_utils/nnet_batchnorm_stream.h:67]   --->   Operation 61 'specregionend' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_batchnorm_stream.h:68]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (read             ) [ 00000]
tmp_data_V_56_0        (extractvalue     ) [ 01100]
tmp_data_V_56_1        (extractvalue     ) [ 01100]
tmp_data_V_56_2        (extractvalue     ) [ 01100]
tmp_data_V_56_3        (extractvalue     ) [ 01100]
tmp_data_V_56_4        (extractvalue     ) [ 01100]
sext_ln1118            (sext             ) [ 01010]
sext_ln1118_1          (sext             ) [ 01010]
sext_ln1118_2          (sext             ) [ 01010]
sext_ln1118_3          (sext             ) [ 01010]
sext_ln1118_4          (sext             ) [ 01010]
mul_ln1118             (mul              ) [ 00000]
tmp_3                  (partselect       ) [ 01001]
mul_ln1118_3           (mul              ) [ 00000]
tmp_4                  (partselect       ) [ 01001]
mul_ln1118_4           (mul              ) [ 00000]
tmp_5                  (partselect       ) [ 01001]
mul_ln1118_5           (mul              ) [ 00000]
tmp_6                  (partselect       ) [ 01001]
mul_ln1118_6           (mul              ) [ 00000]
tmp_7                  (partselect       ) [ 01001]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
specresourcelimit_ln71 (specresourcelimit) [ 00000]
specloopname_ln48      (specloopname     ) [ 00000]
tmp                    (specregionbegin  ) [ 00000]
specpipeline_ln49      (specpipeline     ) [ 00000]
shl_ln                 (bitconcatenate   ) [ 00000]
add_ln1192             (add              ) [ 00000]
tmp_data_0_V           (partselect       ) [ 00000]
shl_ln728_s            (bitconcatenate   ) [ 00000]
add_ln1192_1           (add              ) [ 00000]
tmp_data_1_V           (partselect       ) [ 00000]
shl_ln728_1            (bitconcatenate   ) [ 00000]
add_ln1192_2           (add              ) [ 00000]
tmp_data_2_V           (partselect       ) [ 00000]
shl_ln728_2            (bitconcatenate   ) [ 00000]
add_ln1192_3           (add              ) [ 00000]
tmp_data_3_V           (partselect       ) [ 00000]
shl_ln728_3            (bitconcatenate   ) [ 00000]
add_ln1192_4           (add              ) [ 00000]
tmp_data_4_V           (partselect       ) [ 00000]
write_ln66             (write            ) [ 00000]
empty_92               (specregionend    ) [ 00000]
ret_ln68               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="empty_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="70" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="0" index="3" bw="14" slack="0"/>
<pin id="95" dir="0" index="4" bw="14" slack="0"/>
<pin id="96" dir="0" index="5" bw="14" slack="0"/>
<pin id="97" dir="1" index="6" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln66_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="14" slack="0"/>
<pin id="107" dir="0" index="2" bw="14" slack="0"/>
<pin id="108" dir="0" index="3" bw="14" slack="0"/>
<pin id="109" dir="0" index="4" bw="14" slack="0"/>
<pin id="110" dir="0" index="5" bw="14" slack="0"/>
<pin id="111" dir="0" index="6" bw="14" slack="0"/>
<pin id="112" dir="0" index="7" bw="14" slack="0"/>
<pin id="113" dir="0" index="8" bw="14" slack="0"/>
<pin id="114" dir="0" index="9" bw="14" slack="0"/>
<pin id="115" dir="0" index="10" bw="14" slack="0"/>
<pin id="116" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_6/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="12" slack="0"/>
<pin id="238" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_data_V_56_0_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="70" slack="0"/>
<pin id="266" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_56_0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_data_V_56_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="70" slack="0"/>
<pin id="270" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_56_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_data_V_56_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="70" slack="0"/>
<pin id="274" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_56_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_data_V_56_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="70" slack="0"/>
<pin id="278" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_56_3/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_data_V_56_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="70" slack="0"/>
<pin id="282" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_56_4/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln1118_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="1"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln1118_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="1"/>
<pin id="290" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln1118_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="1"/>
<pin id="294" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln1118_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="1"/>
<pin id="298" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln1118_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="1"/>
<pin id="302" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="0"/>
<pin id="306" dir="0" index="1" bw="24" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="0" index="3" bw="6" slack="0"/>
<pin id="309" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="0" index="3" bw="6" slack="0"/>
<pin id="319" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_6_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="14" slack="1"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln1192_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="13" slack="0"/>
<pin id="364" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_data_0_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="0"/>
<pin id="370" dir="0" index="2" bw="3" slack="0"/>
<pin id="371" dir="0" index="3" bw="5" slack="0"/>
<pin id="372" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln728_s_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="14" slack="1"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_s/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln1192_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="13" slack="0"/>
<pin id="388" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_data_1_V_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="16" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="5" slack="0"/>
<pin id="396" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln728_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="14" slack="1"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln1192_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="12" slack="0"/>
<pin id="412" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_data_2_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="5" slack="0"/>
<pin id="420" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln728_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="14" slack="1"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln1192_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="15" slack="0"/>
<pin id="436" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_data_3_V_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="14" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="0" index="3" bw="5" slack="0"/>
<pin id="444" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="shl_ln728_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="14" slack="1"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln1192_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="13" slack="0"/>
<pin id="460" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_data_4_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="3" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_data_V_56_0_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="1"/>
<pin id="476" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_56_0 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_data_V_56_1_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_56_1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_data_V_56_2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="1"/>
<pin id="486" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_56_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_data_V_56_3_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="1"/>
<pin id="491" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_56_3 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_data_V_56_4_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="14" slack="1"/>
<pin id="496" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_56_4 "/>
</bind>
</comp>

<comp id="499" class="1005" name="sext_ln1118_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="24" slack="1"/>
<pin id="501" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="504" class="1005" name="sext_ln1118_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="24" slack="1"/>
<pin id="506" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="sext_ln1118_2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="24" slack="1"/>
<pin id="511" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="sext_ln1118_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="1"/>
<pin id="516" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="519" class="1005" name="sext_ln1118_4_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="1"/>
<pin id="521" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp_3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="14" slack="1"/>
<pin id="526" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_4_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="1"/>
<pin id="531" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_5_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="14" slack="1"/>
<pin id="536" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_6_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="14" slack="1"/>
<pin id="541" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_7_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="1"/>
<pin id="546" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="117"><net_src comp="86" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="267"><net_src comp="90" pin="6"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="90" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="90" pin="6"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="90" pin="6"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="90" pin="6"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="124" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="127" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="126" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="125" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="123" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="72" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="377"><net_src comp="367" pin="4"/><net_sink comp="104" pin=6"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="70" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="46" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="401"><net_src comp="391" pin="4"/><net_sink comp="104" pin=7"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="74" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="76" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="425"><net_src comp="415" pin="4"/><net_sink comp="104" pin=8"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="82" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="76" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="449"><net_src comp="439" pin="4"/><net_sink comp="104" pin=9"/></net>

<net id="455"><net_src comp="68" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="473"><net_src comp="463" pin="4"/><net_sink comp="104" pin=10"/></net>

<net id="477"><net_src comp="264" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="482"><net_src comp="268" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="487"><net_src comp="272" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="492"><net_src comp="276" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="497"><net_src comp="280" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="502"><net_src comp="284" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="507"><net_src comp="288" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="512"><net_src comp="292" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="517"><net_src comp="296" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="522"><net_src comp="300" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="527"><net_src comp="304" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="532"><net_src comp="314" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="537"><net_src comp="324" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="542"><net_src comp="334" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="547"><net_src comp="344" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="450" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {4 }
	Port: res_V_data_1_V | {4 }
	Port: res_V_data_2_V | {4 }
	Port: res_V_data_3_V | {4 }
	Port: res_V_data_4_V | {4 }
 - Input state : 
	Port: normalize<array,array<ap_fixed,5u>,config20> : data_V_data_0_V | {1 }
	Port: normalize<array,array<ap_fixed,5u>,config20> : data_V_data_1_V | {1 }
	Port: normalize<array,array<ap_fixed,5u>,config20> : data_V_data_2_V | {1 }
	Port: normalize<array,array<ap_fixed,5u>,config20> : data_V_data_3_V | {1 }
	Port: normalize<array,array<ap_fixed,5u>,config20> : data_V_data_4_V | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln1118 : 1
		mul_ln1118_3 : 1
		mul_ln1118_4 : 1
		mul_ln1118_5 : 1
		mul_ln1118_6 : 1
	State 3
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
	State 4
		add_ln1192 : 1
		tmp_data_0_V : 2
		add_ln1192_1 : 1
		tmp_data_1_V : 2
		add_ln1192_2 : 1
		tmp_data_2_V : 2
		add_ln1192_3 : 1
		tmp_data_3_V : 2
		add_ln1192_4 : 1
		tmp_data_4_V : 2
		write_ln66 : 3
		empty_92 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_123       |    1    |    59   |    2    |
|          |        grp_fu_124       |    1    |    59   |    2    |
|    mul   |        grp_fu_125       |    1    |    59   |    2    |
|          |        grp_fu_126       |    1    |    59   |    2    |
|          |        grp_fu_127       |    1    |    59   |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln1192_fu_361    |    0    |    0    |    23   |
|          |   add_ln1192_1_fu_385   |    0    |    0    |    23   |
|    add   |   add_ln1192_2_fu_409   |    0    |    0    |    23   |
|          |   add_ln1192_3_fu_433   |    0    |    0    |    23   |
|          |   add_ln1192_4_fu_457   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   read   |     empty_read_fu_90    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln66_write_fu_104 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  tmp_data_V_56_0_fu_264 |    0    |    0    |    0    |
|          |  tmp_data_V_56_1_fu_268 |    0    |    0    |    0    |
|extractvalue|  tmp_data_V_56_2_fu_272 |    0    |    0    |    0    |
|          |  tmp_data_V_56_3_fu_276 |    0    |    0    |    0    |
|          |  tmp_data_V_56_4_fu_280 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_284   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_288  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_2_fu_292  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_296  |    0    |    0    |    0    |
|          |   sext_ln1118_4_fu_300  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_304      |    0    |    0    |    0    |
|          |       tmp_4_fu_314      |    0    |    0    |    0    |
|          |       tmp_5_fu_324      |    0    |    0    |    0    |
|          |       tmp_6_fu_334      |    0    |    0    |    0    |
|partselect|       tmp_7_fu_344      |    0    |    0    |    0    |
|          |   tmp_data_0_V_fu_367   |    0    |    0    |    0    |
|          |   tmp_data_1_V_fu_391   |    0    |    0    |    0    |
|          |   tmp_data_2_V_fu_415   |    0    |    0    |    0    |
|          |   tmp_data_3_V_fu_439   |    0    |    0    |    0    |
|          |   tmp_data_4_V_fu_463   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_354      |    0    |    0    |    0    |
|          |    shl_ln728_s_fu_378   |    0    |    0    |    0    |
|bitconcatenate|    shl_ln728_1_fu_402   |    0    |    0    |    0    |
|          |    shl_ln728_2_fu_426   |    0    |    0    |    0    |
|          |    shl_ln728_3_fu_450   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   295   |   125   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| sext_ln1118_1_reg_504 |   24   |
| sext_ln1118_2_reg_509 |   24   |
| sext_ln1118_3_reg_514 |   24   |
| sext_ln1118_4_reg_519 |   24   |
|  sext_ln1118_reg_499  |   24   |
|     tmp_3_reg_524     |   14   |
|     tmp_4_reg_529     |   14   |
|     tmp_5_reg_534     |   14   |
|     tmp_6_reg_539     |   14   |
|     tmp_7_reg_544     |   14   |
|tmp_data_V_56_0_reg_474|   14   |
|tmp_data_V_56_1_reg_479|   14   |
|tmp_data_V_56_2_reg_484|   14   |
|tmp_data_V_56_3_reg_489|   14   |
|tmp_data_V_56_4_reg_494|   14   |
+-----------------------+--------+
|         Total         |   260  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_123 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_124 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_125 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_126 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_127 |  p0  |   2  |  14  |   28   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   140  ||  8.845  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   295  |   125  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   260  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   555  |   170  |
+-----------+--------+--------+--------+--------+
