
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 388.250 ; gain = 98.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/debounce.v:97]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/debounce.v:97]
INFO: [Synth 8-638] synthesizing module 'pwpart' [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/pwpart.v:23]
WARNING: [Synth 8-6014] Unused sequential element pd_reg was removed.  [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/pwpart.v:112]
INFO: [Synth 8-256] done synthesizing module 'pwpart' (2#1) [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/pwpart.v:23]
INFO: [Synth 8-638] synthesizing module 'show' [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:291]
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:136]
INFO: [Synth 8-256] done synthesizing module 'show' (3#1) [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:23]
WARNING: [Synth 8-3848] Net BTND in module/entity top does not have driver. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:39]
WARNING: [Synth 8-3848] Net SW in module/entity top does not have driver. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:40]
WARNING: [Synth 8-3848] Net BTNU in module/entity top does not have driver. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:43]
WARNING: [Synth 8-3848] Net BTNL in module/entity top does not have driver. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:46]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 494.172 ; gain = 203.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin debounce2:key_in to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:99]
WARNING: [Synth 8-3295] tying undriven pin debounce3:key_in to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:100]
WARNING: [Synth 8-3295] tying undriven pin debounce5:key_in to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:102]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[9] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[8] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[7] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[6] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[5] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[4] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[3] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[2] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[1] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
WARNING: [Synth 8-3295] tying undriven pin M1:sw[0] to constant 0 [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/top.v:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 494.172 ; gain = 203.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW10'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW11'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD_IN'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD_OUT'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/constrs_1/imports/new/Nexys4DDR_Master_vivado.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 790.809 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'LED_state_reg' [C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.srcs/sources_1/imports/new/show.v:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'debounce2' (debounce) to 'debounce3'
INFO: [Synth 8-223] decloning instance 'debounce2' (debounce) to 'debounce5'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input    256 Bit        Muxes := 1     
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 15    
	   5 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 54    
	   4 Input     20 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 3     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 33    
	   2 Input      4 Bit        Muxes := 40    
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pwpart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	               20 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 15    
	   5 Input     33 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 54    
	   4 Input     20 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 33    
	   2 Input      4 Bit        Muxes := 40    
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 26    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input    256 Bit        Muxes := 1     
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce1/key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce4/key_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "M2/timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M2/LED" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (M1/state_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/state_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/state_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s20_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/count1_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/count1_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/count1_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/count1_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/s10_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (M1/pw_reg[13]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|show        | a_to_g     | 32x7          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 488 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 790.809 ; gain = 203.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 790.809 ; gain = 500.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 173 Warnings, 53 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 791.684 ; gain = 514.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/cs/Desktop/FPGA/project/project_testbench/project_testbench.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 791.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 12:39:22 2020...
