module module_0 (
    input logic id_1,
    input logic id_2,
    input id_3
);
  assign id_2 = 1'h0;
  logic id_4;
  logic id_5 (
      .id_4(id_3),
      .id_2(id_4),
      .id_3(id_1)
  );
endmodule
