
esp8266test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000330c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  08003418  08003418  00013418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039f0  080039f0  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080039f0  080039f0  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039f0  080039f0  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039f0  080039f0  000139f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039f4  080039f4  000139f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080039f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a18  20000068  08003a60  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a80  08003a60  00020a80  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000829c  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cb6  00000000  00000000  00028370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007e0  00000000  00000000  0002a028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005ea  00000000  00000000  0002a808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018361  00000000  00000000  0002adf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000adae  00000000  00000000  00043153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083fba  00000000  00000000  0004df01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000258c  00000000  00000000  000d1ebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000d4448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08003400 	.word	0x08003400

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08003400 	.word	0x08003400

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b2d      	ldr	r3, [pc, #180]	; (8000228 <MX_GPIO_Init+0xcc>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a2c      	ldr	r2, [pc, #176]	; (8000228 <MX_GPIO_Init+0xcc>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b2a      	ldr	r3, [pc, #168]	; (8000228 <MX_GPIO_Init+0xcc>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b27      	ldr	r3, [pc, #156]	; (8000228 <MX_GPIO_Init+0xcc>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a26      	ldr	r2, [pc, #152]	; (8000228 <MX_GPIO_Init+0xcc>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b24      	ldr	r3, [pc, #144]	; (8000228 <MX_GPIO_Init+0xcc>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b21      	ldr	r3, [pc, #132]	; (8000228 <MX_GPIO_Init+0xcc>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a20      	ldr	r2, [pc, #128]	; (8000228 <MX_GPIO_Init+0xcc>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b1e      	ldr	r3, [pc, #120]	; (8000228 <MX_GPIO_Init+0xcc>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b1b      	ldr	r3, [pc, #108]	; (8000228 <MX_GPIO_Init+0xcc>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a1a      	ldr	r2, [pc, #104]	; (8000228 <MX_GPIO_Init+0xcc>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b18      	ldr	r3, [pc, #96]	; (8000228 <MX_GPIO_Init+0xcc>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	2120      	movs	r1, #32
 80001d4:	4815      	ldr	r0, [pc, #84]	; (800022c <MX_GPIO_Init+0xd0>)
 80001d6:	f000 fdc7 	bl	8000d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001e0:	4b13      	ldr	r3, [pc, #76]	; (8000230 <MX_GPIO_Init+0xd4>)
 80001e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e4:	2300      	movs	r3, #0
 80001e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001e8:	f107 0310 	add.w	r3, r7, #16
 80001ec:	4619      	mov	r1, r3
 80001ee:	4811      	ldr	r0, [pc, #68]	; (8000234 <MX_GPIO_Init+0xd8>)
 80001f0:	f000 fc36 	bl	8000a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001f4:	2320      	movs	r3, #32
 80001f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001f8:	2301      	movs	r3, #1
 80001fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fc:	2300      	movs	r3, #0
 80001fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000200:	2302      	movs	r3, #2
 8000202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4619      	mov	r1, r3
 800020a:	4808      	ldr	r0, [pc, #32]	; (800022c <MX_GPIO_Init+0xd0>)
 800020c:	f000 fc28 	bl	8000a60 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000210:	2200      	movs	r2, #0
 8000212:	2100      	movs	r1, #0
 8000214:	2028      	movs	r0, #40	; 0x28
 8000216:	f000 fb3a 	bl	800088e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800021a:	2028      	movs	r0, #40	; 0x28
 800021c:	f000 fb53 	bl	80008c6 <HAL_NVIC_EnableIRQ>

}
 8000220:	bf00      	nop
 8000222:	3720      	adds	r7, #32
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	40021000 	.word	0x40021000
 800022c:	40010800 	.word	0x40010800
 8000230:	10110000 	.word	0x10110000
 8000234:	40011000 	.word	0x40011000

08000238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023c:	f000 f9ca 	bl	80005d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000240:	f000 f80b 	bl	800025a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000244:	f7ff ff8a 	bl	800015c <MX_GPIO_Init>

  /* USER CODE BEGIN 2 */
  drv_uart_init();
 8000248:	f000 f972 	bl	8000530 <drv_uart_init>
  drv_esp_init();
 800024c:	f002 f8e8 	bl	8002420 <drv_esp_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	HAL_Delay(1000);
 8000250:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000254:	f000 fa20 	bl	8000698 <HAL_Delay>
 8000258:	e7fa      	b.n	8000250 <main+0x18>

0800025a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025a:	b580      	push	{r7, lr}
 800025c:	b090      	sub	sp, #64	; 0x40
 800025e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000260:	f107 0318 	add.w	r3, r7, #24
 8000264:	2228      	movs	r2, #40	; 0x28
 8000266:	2100      	movs	r1, #0
 8000268:	4618      	mov	r0, r3
 800026a:	f002 fb13 	bl	8002894 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027c:	2302      	movs	r3, #2
 800027e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	2301      	movs	r3, #1
 8000282:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000284:	2310      	movs	r3, #16
 8000286:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000288:	2300      	movs	r3, #0
 800028a:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028c:	f107 0318 	add.w	r3, r7, #24
 8000290:	4618      	mov	r0, r3
 8000292:	f000 fdb3 	bl	8000dfc <HAL_RCC_OscConfig>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800029c:	f000 f818 	bl	80002d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002a0:	230f      	movs	r3, #15
 80002a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a4:	2300      	movs	r3, #0
 80002a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a8:	2300      	movs	r3, #0
 80002aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2100      	movs	r1, #0
 80002b8:	4618      	mov	r0, r3
 80002ba:	f001 f821 	bl	8001300 <HAL_RCC_ClockConfig>
 80002be:	4603      	mov	r3, r0
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d001      	beq.n	80002c8 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002c4:	f000 f804 	bl	80002d0 <Error_Handler>
  }
}
 80002c8:	bf00      	nop
 80002ca:	3740      	adds	r7, #64	; 0x40
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002d4:	b672      	cpsid	i
}
 80002d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002d8:	e7fe      	b.n	80002d8 <Error_Handler+0x8>
	...

080002dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	b085      	sub	sp, #20
 80002e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002e2:	4b15      	ldr	r3, [pc, #84]	; (8000338 <HAL_MspInit+0x5c>)
 80002e4:	699b      	ldr	r3, [r3, #24]
 80002e6:	4a14      	ldr	r2, [pc, #80]	; (8000338 <HAL_MspInit+0x5c>)
 80002e8:	f043 0301 	orr.w	r3, r3, #1
 80002ec:	6193      	str	r3, [r2, #24]
 80002ee:	4b12      	ldr	r3, [pc, #72]	; (8000338 <HAL_MspInit+0x5c>)
 80002f0:	699b      	ldr	r3, [r3, #24]
 80002f2:	f003 0301 	and.w	r3, r3, #1
 80002f6:	60bb      	str	r3, [r7, #8]
 80002f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002fa:	4b0f      	ldr	r3, [pc, #60]	; (8000338 <HAL_MspInit+0x5c>)
 80002fc:	69db      	ldr	r3, [r3, #28]
 80002fe:	4a0e      	ldr	r2, [pc, #56]	; (8000338 <HAL_MspInit+0x5c>)
 8000300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000304:	61d3      	str	r3, [r2, #28]
 8000306:	4b0c      	ldr	r3, [pc, #48]	; (8000338 <HAL_MspInit+0x5c>)
 8000308:	69db      	ldr	r3, [r3, #28]
 800030a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800030e:	607b      	str	r3, [r7, #4]
 8000310:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000312:	4b0a      	ldr	r3, [pc, #40]	; (800033c <HAL_MspInit+0x60>)
 8000314:	685b      	ldr	r3, [r3, #4]
 8000316:	60fb      	str	r3, [r7, #12]
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800031e:	60fb      	str	r3, [r7, #12]
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000326:	60fb      	str	r3, [r7, #12]
 8000328:	4a04      	ldr	r2, [pc, #16]	; (800033c <HAL_MspInit+0x60>)
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800032e:	bf00      	nop
 8000330:	3714      	adds	r7, #20
 8000332:	46bd      	mov	sp, r7
 8000334:	bc80      	pop	{r7}
 8000336:	4770      	bx	lr
 8000338:	40021000 	.word	0x40021000
 800033c:	40010000 	.word	0x40010000

08000340 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000340:	b480      	push	{r7}
 8000342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000344:	e7fe      	b.n	8000344 <NMI_Handler+0x4>

08000346 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000346:	b480      	push	{r7}
 8000348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800034a:	e7fe      	b.n	800034a <HardFault_Handler+0x4>

0800034c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000350:	e7fe      	b.n	8000350 <MemManage_Handler+0x4>

08000352 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000352:	b480      	push	{r7}
 8000354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000356:	e7fe      	b.n	8000356 <BusFault_Handler+0x4>

08000358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800035c:	e7fe      	b.n	800035c <UsageFault_Handler+0x4>

0800035e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800035e:	b480      	push	{r7}
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000362:	bf00      	nop
 8000364:	46bd      	mov	sp, r7
 8000366:	bc80      	pop	{r7}
 8000368:	4770      	bx	lr

0800036a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800036a:	b480      	push	{r7}
 800036c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800036e:	bf00      	nop
 8000370:	46bd      	mov	sp, r7
 8000372:	bc80      	pop	{r7}
 8000374:	4770      	bx	lr

08000376 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000376:	b480      	push	{r7}
 8000378:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800037a:	bf00      	nop
 800037c:	46bd      	mov	sp, r7
 800037e:	bc80      	pop	{r7}
 8000380:	4770      	bx	lr

08000382 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000382:	b580      	push	{r7, lr}
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000386:	f000 f96b 	bl	8000660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
	...

08000390 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000394:	4802      	ldr	r0, [pc, #8]	; (80003a0 <USART3_IRQHandler+0x10>)
 8000396:	f001 fa43 	bl	8001820 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800039a:	bf00      	nop
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	200008ec 	.word	0x200008ec

080003a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80003a8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80003ac:	f000 fd0e 	bl	8000dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80003b0:	bf00      	nop
 80003b2:	bd80      	pop	{r7, pc}

080003b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b086      	sub	sp, #24
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	60f8      	str	r0, [r7, #12]
 80003bc:	60b9      	str	r1, [r7, #8]
 80003be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]
 80003c4:	e00a      	b.n	80003dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80003c6:	f3af 8000 	nop.w
 80003ca:	4601      	mov	r1, r0
 80003cc:	68bb      	ldr	r3, [r7, #8]
 80003ce:	1c5a      	adds	r2, r3, #1
 80003d0:	60ba      	str	r2, [r7, #8]
 80003d2:	b2ca      	uxtb	r2, r1
 80003d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003d6:	697b      	ldr	r3, [r7, #20]
 80003d8:	3301      	adds	r3, #1
 80003da:	617b      	str	r3, [r7, #20]
 80003dc:	697a      	ldr	r2, [r7, #20]
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	429a      	cmp	r2, r3
 80003e2:	dbf0      	blt.n	80003c6 <_read+0x12>
  }

  return len;
 80003e4:	687b      	ldr	r3, [r7, #4]
}
 80003e6:	4618      	mov	r0, r3
 80003e8:	3718      	adds	r7, #24
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}

080003ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80003ee:	b580      	push	{r7, lr}
 80003f0:	b086      	sub	sp, #24
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	60f8      	str	r0, [r7, #12]
 80003f6:	60b9      	str	r1, [r7, #8]
 80003f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80003fa:	2300      	movs	r3, #0
 80003fc:	617b      	str	r3, [r7, #20]
 80003fe:	e009      	b.n	8000414 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000400:	68bb      	ldr	r3, [r7, #8]
 8000402:	1c5a      	adds	r2, r3, #1
 8000404:	60ba      	str	r2, [r7, #8]
 8000406:	781b      	ldrb	r3, [r3, #0]
 8000408:	4618      	mov	r0, r3
 800040a:	f000 f879 	bl	8000500 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800040e:	697b      	ldr	r3, [r7, #20]
 8000410:	3301      	adds	r3, #1
 8000412:	617b      	str	r3, [r7, #20]
 8000414:	697a      	ldr	r2, [r7, #20]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	429a      	cmp	r2, r3
 800041a:	dbf1      	blt.n	8000400 <_write+0x12>
  }
  return len;
 800041c:	687b      	ldr	r3, [r7, #4]
}
 800041e:	4618      	mov	r0, r3
 8000420:	3718      	adds	r7, #24
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}

08000426 <_close>:

int _close(int file)
{
 8000426:	b480      	push	{r7}
 8000428:	b083      	sub	sp, #12
 800042a:	af00      	add	r7, sp, #0
 800042c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800042e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000432:	4618      	mov	r0, r3
 8000434:	370c      	adds	r7, #12
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr

0800043c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800044c:	605a      	str	r2, [r3, #4]
  return 0;
 800044e:	2300      	movs	r3, #0
}
 8000450:	4618      	mov	r0, r3
 8000452:	370c      	adds	r7, #12
 8000454:	46bd      	mov	sp, r7
 8000456:	bc80      	pop	{r7}
 8000458:	4770      	bx	lr

0800045a <_isatty>:

int _isatty(int file)
{
 800045a:	b480      	push	{r7}
 800045c:	b083      	sub	sp, #12
 800045e:	af00      	add	r7, sp, #0
 8000460:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000462:	2301      	movs	r3, #1
}
 8000464:	4618      	mov	r0, r3
 8000466:	370c      	adds	r7, #12
 8000468:	46bd      	mov	sp, r7
 800046a:	bc80      	pop	{r7}
 800046c:	4770      	bx	lr

0800046e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800046e:	b480      	push	{r7}
 8000470:	b085      	sub	sp, #20
 8000472:	af00      	add	r7, sp, #0
 8000474:	60f8      	str	r0, [r7, #12]
 8000476:	60b9      	str	r1, [r7, #8]
 8000478:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800047a:	2300      	movs	r3, #0
}
 800047c:	4618      	mov	r0, r3
 800047e:	3714      	adds	r7, #20
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr
	...

08000488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b086      	sub	sp, #24
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000490:	4a14      	ldr	r2, [pc, #80]	; (80004e4 <_sbrk+0x5c>)
 8000492:	4b15      	ldr	r3, [pc, #84]	; (80004e8 <_sbrk+0x60>)
 8000494:	1ad3      	subs	r3, r2, r3
 8000496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000498:	697b      	ldr	r3, [r7, #20]
 800049a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800049c:	4b13      	ldr	r3, [pc, #76]	; (80004ec <_sbrk+0x64>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d102      	bne.n	80004aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004a4:	4b11      	ldr	r3, [pc, #68]	; (80004ec <_sbrk+0x64>)
 80004a6:	4a12      	ldr	r2, [pc, #72]	; (80004f0 <_sbrk+0x68>)
 80004a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004aa:	4b10      	ldr	r3, [pc, #64]	; (80004ec <_sbrk+0x64>)
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	4413      	add	r3, r2
 80004b2:	693a      	ldr	r2, [r7, #16]
 80004b4:	429a      	cmp	r2, r3
 80004b6:	d207      	bcs.n	80004c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80004b8:	f002 fa50 	bl	800295c <__errno>
 80004bc:	4603      	mov	r3, r0
 80004be:	220c      	movs	r2, #12
 80004c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80004c2:	f04f 33ff 	mov.w	r3, #4294967295
 80004c6:	e009      	b.n	80004dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80004c8:	4b08      	ldr	r3, [pc, #32]	; (80004ec <_sbrk+0x64>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80004ce:	4b07      	ldr	r3, [pc, #28]	; (80004ec <_sbrk+0x64>)
 80004d0:	681a      	ldr	r2, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	4413      	add	r3, r2
 80004d6:	4a05      	ldr	r2, [pc, #20]	; (80004ec <_sbrk+0x64>)
 80004d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80004da:	68fb      	ldr	r3, [r7, #12]
}
 80004dc:	4618      	mov	r0, r3
 80004de:	3718      	adds	r7, #24
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20005000 	.word	0x20005000
 80004e8:	00000400 	.word	0x00000400
 80004ec:	20000084 	.word	0x20000084
 80004f0:	20000a80 	.word	0x20000a80

080004f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr

08000500 <__io_putchar>:
#include "usart.h"

static UART_HandleTypeDef huart2;

int __io_putchar(int ch)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
    if(HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
 8000508:	1d39      	adds	r1, r7, #4
 800050a:	230a      	movs	r3, #10
 800050c:	2201      	movs	r2, #1
 800050e:	4807      	ldr	r0, [pc, #28]	; (800052c <__io_putchar+0x2c>)
 8000510:	f001 f8dd 	bl	80016ce <HAL_UART_Transmit>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d101      	bne.n	800051e <__io_putchar+0x1e>
        return ch;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	e001      	b.n	8000522 <__io_putchar+0x22>
    return -1;
 800051e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000522:	4618      	mov	r0, r3
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000088 	.word	0x20000088

08000530 <drv_uart_init>:

int drv_uart_init(void)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <drv_uart_init+0x50>)
 8000536:	4a13      	ldr	r2, [pc, #76]	; (8000584 <drv_uart_init+0x54>)
 8000538:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 9600;
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <drv_uart_init+0x50>)
 800053c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000540:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000542:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <drv_uart_init+0x50>)
 8000544:	2200      	movs	r2, #0
 8000546:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000548:	4b0d      	ldr	r3, [pc, #52]	; (8000580 <drv_uart_init+0x50>)
 800054a:	2200      	movs	r2, #0
 800054c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800054e:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <drv_uart_init+0x50>)
 8000550:	2200      	movs	r2, #0
 8000552:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000554:	4b0a      	ldr	r3, [pc, #40]	; (8000580 <drv_uart_init+0x50>)
 8000556:	220c      	movs	r2, #12
 8000558:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800055a:	4b09      	ldr	r3, [pc, #36]	; (8000580 <drv_uart_init+0x50>)
 800055c:	2200      	movs	r2, #0
 800055e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000560:	4b07      	ldr	r3, [pc, #28]	; (8000580 <drv_uart_init+0x50>)
 8000562:	2200      	movs	r2, #0
 8000564:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8000566:	4806      	ldr	r0, [pc, #24]	; (8000580 <drv_uart_init+0x50>)
 8000568:	f001 f858 	bl	800161c <HAL_UART_Init>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d002      	beq.n	8000578 <drv_uart_init+0x48>
        return -1;
 8000572:	f04f 33ff 	mov.w	r3, #4294967295
 8000576:	e000      	b.n	800057a <drv_uart_init+0x4a>

    return 0;
 8000578:	2300      	movs	r3, #0
}
 800057a:	4618      	mov	r0, r3
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	20000088 	.word	0x20000088
 8000584:	40004400 	.word	0x40004400

08000588 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000588:	f7ff ffb4 	bl	80004f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800058c:	480b      	ldr	r0, [pc, #44]	; (80005bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800058e:	490c      	ldr	r1, [pc, #48]	; (80005c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000590:	4a0c      	ldr	r2, [pc, #48]	; (80005c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000592:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000594:	e002      	b.n	800059c <LoopCopyDataInit>

08000596 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000596:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000598:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800059a:	3304      	adds	r3, #4

0800059c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800059c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800059e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005a0:	d3f9      	bcc.n	8000596 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005a2:	4a09      	ldr	r2, [pc, #36]	; (80005c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005a4:	4c09      	ldr	r4, [pc, #36]	; (80005cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005a8:	e001      	b.n	80005ae <LoopFillZerobss>

080005aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005ac:	3204      	adds	r2, #4

080005ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005b0:	d3fb      	bcc.n	80005aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005b2:	f002 f9d9 	bl	8002968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005b6:	f7ff fe3f 	bl	8000238 <main>
  bx lr
 80005ba:	4770      	bx	lr
  ldr r0, =_sdata
 80005bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005c0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80005c4:	080039f8 	.word	0x080039f8
  ldr r2, =_sbss
 80005c8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80005cc:	20000a80 	.word	0x20000a80

080005d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005d0:	e7fe      	b.n	80005d0 <ADC1_2_IRQHandler>
	...

080005d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <HAL_Init+0x28>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a07      	ldr	r2, [pc, #28]	; (80005fc <HAL_Init+0x28>)
 80005de:	f043 0310 	orr.w	r3, r3, #16
 80005e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e4:	2003      	movs	r0, #3
 80005e6:	f000 f947 	bl	8000878 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ea:	2000      	movs	r0, #0
 80005ec:	f000 f808 	bl	8000600 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005f0:	f7ff fe74 	bl	80002dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f4:	2300      	movs	r3, #0
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	40022000 	.word	0x40022000

08000600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000608:	4b12      	ldr	r3, [pc, #72]	; (8000654 <HAL_InitTick+0x54>)
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_InitTick+0x58>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	4619      	mov	r1, r3
 8000612:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000616:	fbb3 f3f1 	udiv	r3, r3, r1
 800061a:	fbb2 f3f3 	udiv	r3, r2, r3
 800061e:	4618      	mov	r0, r3
 8000620:	f000 f95f 	bl	80008e2 <HAL_SYSTICK_Config>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062a:	2301      	movs	r3, #1
 800062c:	e00e      	b.n	800064c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2b0f      	cmp	r3, #15
 8000632:	d80a      	bhi.n	800064a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000634:	2200      	movs	r2, #0
 8000636:	6879      	ldr	r1, [r7, #4]
 8000638:	f04f 30ff 	mov.w	r0, #4294967295
 800063c:	f000 f927 	bl	800088e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000640:	4a06      	ldr	r2, [pc, #24]	; (800065c <HAL_InitTick+0x5c>)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000646:	2300      	movs	r3, #0
 8000648:	e000      	b.n	800064c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064a:	2301      	movs	r3, #1
}
 800064c:	4618      	mov	r0, r3
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	20000000 	.word	0x20000000
 8000658:	20000008 	.word	0x20000008
 800065c:	20000004 	.word	0x20000004

08000660 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <HAL_IncTick+0x1c>)
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	461a      	mov	r2, r3
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <HAL_IncTick+0x20>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4413      	add	r3, r2
 8000670:	4a03      	ldr	r2, [pc, #12]	; (8000680 <HAL_IncTick+0x20>)
 8000672:	6013      	str	r3, [r2, #0]
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr
 800067c:	20000008 	.word	0x20000008
 8000680:	200000d0 	.word	0x200000d0

08000684 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return uwTick;
 8000688:	4b02      	ldr	r3, [pc, #8]	; (8000694 <HAL_GetTick+0x10>)
 800068a:	681b      	ldr	r3, [r3, #0]
}
 800068c:	4618      	mov	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	bc80      	pop	{r7}
 8000692:	4770      	bx	lr
 8000694:	200000d0 	.word	0x200000d0

08000698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006a0:	f7ff fff0 	bl	8000684 <HAL_GetTick>
 80006a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006b0:	d005      	beq.n	80006be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006b2:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <HAL_Delay+0x44>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	461a      	mov	r2, r3
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	4413      	add	r3, r2
 80006bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006be:	bf00      	nop
 80006c0:	f7ff ffe0 	bl	8000684 <HAL_GetTick>
 80006c4:	4602      	mov	r2, r0
 80006c6:	68bb      	ldr	r3, [r7, #8]
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	68fa      	ldr	r2, [r7, #12]
 80006cc:	429a      	cmp	r2, r3
 80006ce:	d8f7      	bhi.n	80006c0 <HAL_Delay+0x28>
  {
  }
}
 80006d0:	bf00      	nop
 80006d2:	bf00      	nop
 80006d4:	3710      	adds	r7, #16
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000008 	.word	0x20000008

080006e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f003 0307 	and.w	r3, r3, #7
 80006ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f0:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <__NVIC_SetPriorityGrouping+0x44>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006fc:	4013      	ands	r3, r2
 80006fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800070c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000712:	4a04      	ldr	r2, [pc, #16]	; (8000724 <__NVIC_SetPriorityGrouping+0x44>)
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	60d3      	str	r3, [r2, #12]
}
 8000718:	bf00      	nop
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <__NVIC_GetPriorityGrouping+0x18>)
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	0a1b      	lsrs	r3, r3, #8
 8000732:	f003 0307 	and.w	r3, r3, #7
}
 8000736:	4618      	mov	r0, r3
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000ed00 	.word	0xe000ed00

08000744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	2b00      	cmp	r3, #0
 8000754:	db0b      	blt.n	800076e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	f003 021f 	and.w	r2, r3, #31
 800075c:	4906      	ldr	r1, [pc, #24]	; (8000778 <__NVIC_EnableIRQ+0x34>)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	095b      	lsrs	r3, r3, #5
 8000764:	2001      	movs	r0, #1
 8000766:	fa00 f202 	lsl.w	r2, r0, r2
 800076a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800076e:	bf00      	nop
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr
 8000778:	e000e100 	.word	0xe000e100

0800077c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800077c:	b480      	push	{r7}
 800077e:	b083      	sub	sp, #12
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	6039      	str	r1, [r7, #0]
 8000786:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078c:	2b00      	cmp	r3, #0
 800078e:	db0a      	blt.n	80007a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000790:	683b      	ldr	r3, [r7, #0]
 8000792:	b2da      	uxtb	r2, r3
 8000794:	490c      	ldr	r1, [pc, #48]	; (80007c8 <__NVIC_SetPriority+0x4c>)
 8000796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079a:	0112      	lsls	r2, r2, #4
 800079c:	b2d2      	uxtb	r2, r2
 800079e:	440b      	add	r3, r1
 80007a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007a4:	e00a      	b.n	80007bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	b2da      	uxtb	r2, r3
 80007aa:	4908      	ldr	r1, [pc, #32]	; (80007cc <__NVIC_SetPriority+0x50>)
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	f003 030f 	and.w	r3, r3, #15
 80007b2:	3b04      	subs	r3, #4
 80007b4:	0112      	lsls	r2, r2, #4
 80007b6:	b2d2      	uxtb	r2, r2
 80007b8:	440b      	add	r3, r1
 80007ba:	761a      	strb	r2, [r3, #24]
}
 80007bc:	bf00      	nop
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bc80      	pop	{r7}
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	e000e100 	.word	0xe000e100
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b089      	sub	sp, #36	; 0x24
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	60f8      	str	r0, [r7, #12]
 80007d8:	60b9      	str	r1, [r7, #8]
 80007da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	f003 0307 	and.w	r3, r3, #7
 80007e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e4:	69fb      	ldr	r3, [r7, #28]
 80007e6:	f1c3 0307 	rsb	r3, r3, #7
 80007ea:	2b04      	cmp	r3, #4
 80007ec:	bf28      	it	cs
 80007ee:	2304      	movcs	r3, #4
 80007f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f2:	69fb      	ldr	r3, [r7, #28]
 80007f4:	3304      	adds	r3, #4
 80007f6:	2b06      	cmp	r3, #6
 80007f8:	d902      	bls.n	8000800 <NVIC_EncodePriority+0x30>
 80007fa:	69fb      	ldr	r3, [r7, #28]
 80007fc:	3b03      	subs	r3, #3
 80007fe:	e000      	b.n	8000802 <NVIC_EncodePriority+0x32>
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	f04f 32ff 	mov.w	r2, #4294967295
 8000808:	69bb      	ldr	r3, [r7, #24]
 800080a:	fa02 f303 	lsl.w	r3, r2, r3
 800080e:	43da      	mvns	r2, r3
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	401a      	ands	r2, r3
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000818:	f04f 31ff 	mov.w	r1, #4294967295
 800081c:	697b      	ldr	r3, [r7, #20]
 800081e:	fa01 f303 	lsl.w	r3, r1, r3
 8000822:	43d9      	mvns	r1, r3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000828:	4313      	orrs	r3, r2
         );
}
 800082a:	4618      	mov	r0, r3
 800082c:	3724      	adds	r7, #36	; 0x24
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr

08000834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3b01      	subs	r3, #1
 8000840:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000844:	d301      	bcc.n	800084a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000846:	2301      	movs	r3, #1
 8000848:	e00f      	b.n	800086a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800084a:	4a0a      	ldr	r2, [pc, #40]	; (8000874 <SysTick_Config+0x40>)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3b01      	subs	r3, #1
 8000850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000852:	210f      	movs	r1, #15
 8000854:	f04f 30ff 	mov.w	r0, #4294967295
 8000858:	f7ff ff90 	bl	800077c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800085c:	4b05      	ldr	r3, [pc, #20]	; (8000874 <SysTick_Config+0x40>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000862:	4b04      	ldr	r3, [pc, #16]	; (8000874 <SysTick_Config+0x40>)
 8000864:	2207      	movs	r2, #7
 8000866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000868:	2300      	movs	r3, #0
}
 800086a:	4618      	mov	r0, r3
 800086c:	3708      	adds	r7, #8
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	e000e010 	.word	0xe000e010

08000878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f7ff ff2d 	bl	80006e0 <__NVIC_SetPriorityGrouping>
}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800088e:	b580      	push	{r7, lr}
 8000890:	b086      	sub	sp, #24
 8000892:	af00      	add	r7, sp, #0
 8000894:	4603      	mov	r3, r0
 8000896:	60b9      	str	r1, [r7, #8]
 8000898:	607a      	str	r2, [r7, #4]
 800089a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800089c:	2300      	movs	r3, #0
 800089e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008a0:	f7ff ff42 	bl	8000728 <__NVIC_GetPriorityGrouping>
 80008a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	68b9      	ldr	r1, [r7, #8]
 80008aa:	6978      	ldr	r0, [r7, #20]
 80008ac:	f7ff ff90 	bl	80007d0 <NVIC_EncodePriority>
 80008b0:	4602      	mov	r2, r0
 80008b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b6:	4611      	mov	r1, r2
 80008b8:	4618      	mov	r0, r3
 80008ba:	f7ff ff5f 	bl	800077c <__NVIC_SetPriority>
}
 80008be:	bf00      	nop
 80008c0:	3718      	adds	r7, #24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b082      	sub	sp, #8
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	4603      	mov	r3, r0
 80008ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff ff35 	bl	8000744 <__NVIC_EnableIRQ>
}
 80008da:	bf00      	nop
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b082      	sub	sp, #8
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	f7ff ffa2 	bl	8000834 <SysTick_Config>
 80008f0:	4603      	mov	r3, r0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80008fa:	b480      	push	{r7}
 80008fc:	b085      	sub	sp, #20
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000902:	2300      	movs	r3, #0
 8000904:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800090c:	b2db      	uxtb	r3, r3
 800090e:	2b02      	cmp	r3, #2
 8000910:	d008      	beq.n	8000924 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2204      	movs	r2, #4
 8000916:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2200      	movs	r2, #0
 800091c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000920:	2301      	movs	r3, #1
 8000922:	e020      	b.n	8000966 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	681a      	ldr	r2, [r3, #0]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	f022 020e 	bic.w	r2, r2, #14
 8000932:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f022 0201 	bic.w	r2, r2, #1
 8000942:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800094c:	2101      	movs	r1, #1
 800094e:	fa01 f202 	lsl.w	r2, r1, r2
 8000952:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2201      	movs	r2, #1
 8000958:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	2200      	movs	r2, #0
 8000960:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000964:	7bfb      	ldrb	r3, [r7, #15]
}
 8000966:	4618      	mov	r0, r3
 8000968:	3714      	adds	r7, #20
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr

08000970 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000978:	2300      	movs	r3, #0
 800097a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000982:	b2db      	uxtb	r3, r3
 8000984:	2b02      	cmp	r3, #2
 8000986:	d005      	beq.n	8000994 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	2204      	movs	r2, #4
 800098c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800098e:	2301      	movs	r3, #1
 8000990:	73fb      	strb	r3, [r7, #15]
 8000992:	e051      	b.n	8000a38 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	f022 020e 	bic.w	r2, r2, #14
 80009a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	681a      	ldr	r2, [r3, #0]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	f022 0201 	bic.w	r2, r2, #1
 80009b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a22      	ldr	r2, [pc, #136]	; (8000a44 <HAL_DMA_Abort_IT+0xd4>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d029      	beq.n	8000a12 <HAL_DMA_Abort_IT+0xa2>
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4a21      	ldr	r2, [pc, #132]	; (8000a48 <HAL_DMA_Abort_IT+0xd8>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d022      	beq.n	8000a0e <HAL_DMA_Abort_IT+0x9e>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a1f      	ldr	r2, [pc, #124]	; (8000a4c <HAL_DMA_Abort_IT+0xdc>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d01a      	beq.n	8000a08 <HAL_DMA_Abort_IT+0x98>
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a1e      	ldr	r2, [pc, #120]	; (8000a50 <HAL_DMA_Abort_IT+0xe0>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d012      	beq.n	8000a02 <HAL_DMA_Abort_IT+0x92>
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a1c      	ldr	r2, [pc, #112]	; (8000a54 <HAL_DMA_Abort_IT+0xe4>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d00a      	beq.n	80009fc <HAL_DMA_Abort_IT+0x8c>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a1b      	ldr	r2, [pc, #108]	; (8000a58 <HAL_DMA_Abort_IT+0xe8>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d102      	bne.n	80009f6 <HAL_DMA_Abort_IT+0x86>
 80009f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80009f4:	e00e      	b.n	8000a14 <HAL_DMA_Abort_IT+0xa4>
 80009f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009fa:	e00b      	b.n	8000a14 <HAL_DMA_Abort_IT+0xa4>
 80009fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a00:	e008      	b.n	8000a14 <HAL_DMA_Abort_IT+0xa4>
 8000a02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a06:	e005      	b.n	8000a14 <HAL_DMA_Abort_IT+0xa4>
 8000a08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a0c:	e002      	b.n	8000a14 <HAL_DMA_Abort_IT+0xa4>
 8000a0e:	2310      	movs	r3, #16
 8000a10:	e000      	b.n	8000a14 <HAL_DMA_Abort_IT+0xa4>
 8000a12:	2301      	movs	r3, #1
 8000a14:	4a11      	ldr	r2, [pc, #68]	; (8000a5c <HAL_DMA_Abort_IT+0xec>)
 8000a16:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2200      	movs	r2, #0
 8000a24:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d003      	beq.n	8000a38 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	4798      	blx	r3
    } 
  }
  return status;
 8000a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40020008 	.word	0x40020008
 8000a48:	4002001c 	.word	0x4002001c
 8000a4c:	40020030 	.word	0x40020030
 8000a50:	40020044 	.word	0x40020044
 8000a54:	40020058 	.word	0x40020058
 8000a58:	4002006c 	.word	0x4002006c
 8000a5c:	40020000 	.word	0x40020000

08000a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b08b      	sub	sp, #44	; 0x2c
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a72:	e169      	b.n	8000d48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a74:	2201      	movs	r2, #1
 8000a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	69fa      	ldr	r2, [r7, #28]
 8000a84:	4013      	ands	r3, r2
 8000a86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a88:	69ba      	ldr	r2, [r7, #24]
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	f040 8158 	bne.w	8000d42 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	4a9a      	ldr	r2, [pc, #616]	; (8000d00 <HAL_GPIO_Init+0x2a0>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d05e      	beq.n	8000b5a <HAL_GPIO_Init+0xfa>
 8000a9c:	4a98      	ldr	r2, [pc, #608]	; (8000d00 <HAL_GPIO_Init+0x2a0>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d875      	bhi.n	8000b8e <HAL_GPIO_Init+0x12e>
 8000aa2:	4a98      	ldr	r2, [pc, #608]	; (8000d04 <HAL_GPIO_Init+0x2a4>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d058      	beq.n	8000b5a <HAL_GPIO_Init+0xfa>
 8000aa8:	4a96      	ldr	r2, [pc, #600]	; (8000d04 <HAL_GPIO_Init+0x2a4>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d86f      	bhi.n	8000b8e <HAL_GPIO_Init+0x12e>
 8000aae:	4a96      	ldr	r2, [pc, #600]	; (8000d08 <HAL_GPIO_Init+0x2a8>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d052      	beq.n	8000b5a <HAL_GPIO_Init+0xfa>
 8000ab4:	4a94      	ldr	r2, [pc, #592]	; (8000d08 <HAL_GPIO_Init+0x2a8>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d869      	bhi.n	8000b8e <HAL_GPIO_Init+0x12e>
 8000aba:	4a94      	ldr	r2, [pc, #592]	; (8000d0c <HAL_GPIO_Init+0x2ac>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d04c      	beq.n	8000b5a <HAL_GPIO_Init+0xfa>
 8000ac0:	4a92      	ldr	r2, [pc, #584]	; (8000d0c <HAL_GPIO_Init+0x2ac>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d863      	bhi.n	8000b8e <HAL_GPIO_Init+0x12e>
 8000ac6:	4a92      	ldr	r2, [pc, #584]	; (8000d10 <HAL_GPIO_Init+0x2b0>)
 8000ac8:	4293      	cmp	r3, r2
 8000aca:	d046      	beq.n	8000b5a <HAL_GPIO_Init+0xfa>
 8000acc:	4a90      	ldr	r2, [pc, #576]	; (8000d10 <HAL_GPIO_Init+0x2b0>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d85d      	bhi.n	8000b8e <HAL_GPIO_Init+0x12e>
 8000ad2:	2b12      	cmp	r3, #18
 8000ad4:	d82a      	bhi.n	8000b2c <HAL_GPIO_Init+0xcc>
 8000ad6:	2b12      	cmp	r3, #18
 8000ad8:	d859      	bhi.n	8000b8e <HAL_GPIO_Init+0x12e>
 8000ada:	a201      	add	r2, pc, #4	; (adr r2, 8000ae0 <HAL_GPIO_Init+0x80>)
 8000adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae0:	08000b5b 	.word	0x08000b5b
 8000ae4:	08000b35 	.word	0x08000b35
 8000ae8:	08000b47 	.word	0x08000b47
 8000aec:	08000b89 	.word	0x08000b89
 8000af0:	08000b8f 	.word	0x08000b8f
 8000af4:	08000b8f 	.word	0x08000b8f
 8000af8:	08000b8f 	.word	0x08000b8f
 8000afc:	08000b8f 	.word	0x08000b8f
 8000b00:	08000b8f 	.word	0x08000b8f
 8000b04:	08000b8f 	.word	0x08000b8f
 8000b08:	08000b8f 	.word	0x08000b8f
 8000b0c:	08000b8f 	.word	0x08000b8f
 8000b10:	08000b8f 	.word	0x08000b8f
 8000b14:	08000b8f 	.word	0x08000b8f
 8000b18:	08000b8f 	.word	0x08000b8f
 8000b1c:	08000b8f 	.word	0x08000b8f
 8000b20:	08000b8f 	.word	0x08000b8f
 8000b24:	08000b3d 	.word	0x08000b3d
 8000b28:	08000b51 	.word	0x08000b51
 8000b2c:	4a79      	ldr	r2, [pc, #484]	; (8000d14 <HAL_GPIO_Init+0x2b4>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d013      	beq.n	8000b5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b32:	e02c      	b.n	8000b8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	68db      	ldr	r3, [r3, #12]
 8000b38:	623b      	str	r3, [r7, #32]
          break;
 8000b3a:	e029      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	3304      	adds	r3, #4
 8000b42:	623b      	str	r3, [r7, #32]
          break;
 8000b44:	e024      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	68db      	ldr	r3, [r3, #12]
 8000b4a:	3308      	adds	r3, #8
 8000b4c:	623b      	str	r3, [r7, #32]
          break;
 8000b4e:	e01f      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	330c      	adds	r3, #12
 8000b56:	623b      	str	r3, [r7, #32]
          break;
 8000b58:	e01a      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d102      	bne.n	8000b68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b62:	2304      	movs	r3, #4
 8000b64:	623b      	str	r3, [r7, #32]
          break;
 8000b66:	e013      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d105      	bne.n	8000b7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b70:	2308      	movs	r3, #8
 8000b72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	69fa      	ldr	r2, [r7, #28]
 8000b78:	611a      	str	r2, [r3, #16]
          break;
 8000b7a:	e009      	b.n	8000b90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b7c:	2308      	movs	r3, #8
 8000b7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	69fa      	ldr	r2, [r7, #28]
 8000b84:	615a      	str	r2, [r3, #20]
          break;
 8000b86:	e003      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	623b      	str	r3, [r7, #32]
          break;
 8000b8c:	e000      	b.n	8000b90 <HAL_GPIO_Init+0x130>
          break;
 8000b8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	2bff      	cmp	r3, #255	; 0xff
 8000b94:	d801      	bhi.n	8000b9a <HAL_GPIO_Init+0x13a>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	e001      	b.n	8000b9e <HAL_GPIO_Init+0x13e>
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ba0:	69bb      	ldr	r3, [r7, #24]
 8000ba2:	2bff      	cmp	r3, #255	; 0xff
 8000ba4:	d802      	bhi.n	8000bac <HAL_GPIO_Init+0x14c>
 8000ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba8:	009b      	lsls	r3, r3, #2
 8000baa:	e002      	b.n	8000bb2 <HAL_GPIO_Init+0x152>
 8000bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bae:	3b08      	subs	r3, #8
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	210f      	movs	r1, #15
 8000bba:	693b      	ldr	r3, [r7, #16]
 8000bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc0:	43db      	mvns	r3, r3
 8000bc2:	401a      	ands	r2, r3
 8000bc4:	6a39      	ldr	r1, [r7, #32]
 8000bc6:	693b      	ldr	r3, [r7, #16]
 8000bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	f000 80b1 	beq.w	8000d42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000be0:	4b4d      	ldr	r3, [pc, #308]	; (8000d18 <HAL_GPIO_Init+0x2b8>)
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	4a4c      	ldr	r2, [pc, #304]	; (8000d18 <HAL_GPIO_Init+0x2b8>)
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	6193      	str	r3, [r2, #24]
 8000bec:	4b4a      	ldr	r3, [pc, #296]	; (8000d18 <HAL_GPIO_Init+0x2b8>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000bf8:	4a48      	ldr	r2, [pc, #288]	; (8000d1c <HAL_GPIO_Init+0x2bc>)
 8000bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bfc:	089b      	lsrs	r3, r3, #2
 8000bfe:	3302      	adds	r3, #2
 8000c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	f003 0303 	and.w	r3, r3, #3
 8000c0c:	009b      	lsls	r3, r3, #2
 8000c0e:	220f      	movs	r2, #15
 8000c10:	fa02 f303 	lsl.w	r3, r2, r3
 8000c14:	43db      	mvns	r3, r3
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	4a40      	ldr	r2, [pc, #256]	; (8000d20 <HAL_GPIO_Init+0x2c0>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d013      	beq.n	8000c4c <HAL_GPIO_Init+0x1ec>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a3f      	ldr	r2, [pc, #252]	; (8000d24 <HAL_GPIO_Init+0x2c4>)
 8000c28:	4293      	cmp	r3, r2
 8000c2a:	d00d      	beq.n	8000c48 <HAL_GPIO_Init+0x1e8>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a3e      	ldr	r2, [pc, #248]	; (8000d28 <HAL_GPIO_Init+0x2c8>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d007      	beq.n	8000c44 <HAL_GPIO_Init+0x1e4>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a3d      	ldr	r2, [pc, #244]	; (8000d2c <HAL_GPIO_Init+0x2cc>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d101      	bne.n	8000c40 <HAL_GPIO_Init+0x1e0>
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	e006      	b.n	8000c4e <HAL_GPIO_Init+0x1ee>
 8000c40:	2304      	movs	r3, #4
 8000c42:	e004      	b.n	8000c4e <HAL_GPIO_Init+0x1ee>
 8000c44:	2302      	movs	r3, #2
 8000c46:	e002      	b.n	8000c4e <HAL_GPIO_Init+0x1ee>
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e000      	b.n	8000c4e <HAL_GPIO_Init+0x1ee>
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c50:	f002 0203 	and.w	r2, r2, #3
 8000c54:	0092      	lsls	r2, r2, #2
 8000c56:	4093      	lsls	r3, r2
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c5e:	492f      	ldr	r1, [pc, #188]	; (8000d1c <HAL_GPIO_Init+0x2bc>)
 8000c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c62:	089b      	lsrs	r3, r3, #2
 8000c64:	3302      	adds	r3, #2
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d006      	beq.n	8000c86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c78:	4b2d      	ldr	r3, [pc, #180]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000c7a:	689a      	ldr	r2, [r3, #8]
 8000c7c:	492c      	ldr	r1, [pc, #176]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	608b      	str	r3, [r1, #8]
 8000c84:	e006      	b.n	8000c94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c86:	4b2a      	ldr	r3, [pc, #168]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000c88:	689a      	ldr	r2, [r3, #8]
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	4928      	ldr	r1, [pc, #160]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d006      	beq.n	8000cae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca0:	4b23      	ldr	r3, [pc, #140]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000ca2:	68da      	ldr	r2, [r3, #12]
 8000ca4:	4922      	ldr	r1, [pc, #136]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60cb      	str	r3, [r1, #12]
 8000cac:	e006      	b.n	8000cbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000cae:	4b20      	ldr	r3, [pc, #128]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cb0:	68da      	ldr	r2, [r3, #12]
 8000cb2:	69bb      	ldr	r3, [r7, #24]
 8000cb4:	43db      	mvns	r3, r3
 8000cb6:	491e      	ldr	r1, [pc, #120]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d006      	beq.n	8000cd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000cc8:	4b19      	ldr	r3, [pc, #100]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cca:	685a      	ldr	r2, [r3, #4]
 8000ccc:	4918      	ldr	r1, [pc, #96]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	604b      	str	r3, [r1, #4]
 8000cd4:	e006      	b.n	8000ce4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000cd6:	4b16      	ldr	r3, [pc, #88]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cd8:	685a      	ldr	r2, [r3, #4]
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	4914      	ldr	r1, [pc, #80]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d021      	beq.n	8000d34 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000cf0:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cf2:	681a      	ldr	r2, [r3, #0]
 8000cf4:	490e      	ldr	r1, [pc, #56]	; (8000d30 <HAL_GPIO_Init+0x2d0>)
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	600b      	str	r3, [r1, #0]
 8000cfc:	e021      	b.n	8000d42 <HAL_GPIO_Init+0x2e2>
 8000cfe:	bf00      	nop
 8000d00:	10320000 	.word	0x10320000
 8000d04:	10310000 	.word	0x10310000
 8000d08:	10220000 	.word	0x10220000
 8000d0c:	10210000 	.word	0x10210000
 8000d10:	10120000 	.word	0x10120000
 8000d14:	10110000 	.word	0x10110000
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40010000 	.word	0x40010000
 8000d20:	40010800 	.word	0x40010800
 8000d24:	40010c00 	.word	0x40010c00
 8000d28:	40011000 	.word	0x40011000
 8000d2c:	40011400 	.word	0x40011400
 8000d30:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d34:	4b0b      	ldr	r3, [pc, #44]	; (8000d64 <HAL_GPIO_Init+0x304>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	43db      	mvns	r3, r3
 8000d3c:	4909      	ldr	r1, [pc, #36]	; (8000d64 <HAL_GPIO_Init+0x304>)
 8000d3e:	4013      	ands	r3, r2
 8000d40:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d44:	3301      	adds	r3, #1
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f47f ae8e 	bne.w	8000a74 <HAL_GPIO_Init+0x14>
  }
}
 8000d58:	bf00      	nop
 8000d5a:	bf00      	nop
 8000d5c:	372c      	adds	r7, #44	; 0x2c
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr
 8000d64:	40010400 	.word	0x40010400

08000d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	460b      	mov	r3, r1
 8000d72:	807b      	strh	r3, [r7, #2]
 8000d74:	4613      	mov	r3, r2
 8000d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d78:	787b      	ldrb	r3, [r7, #1]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d003      	beq.n	8000d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d7e:	887a      	ldrh	r2, [r7, #2]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d84:	e003      	b.n	8000d8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d86:	887b      	ldrh	r3, [r7, #2]
 8000d88:	041a      	lsls	r2, r3, #16
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	611a      	str	r2, [r3, #16]
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr

08000d98 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	460b      	mov	r3, r1
 8000da2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000daa:	887a      	ldrh	r2, [r7, #2]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4013      	ands	r3, r2
 8000db0:	041a      	lsls	r2, r3, #16
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	43d9      	mvns	r1, r3
 8000db6:	887b      	ldrh	r3, [r7, #2]
 8000db8:	400b      	ands	r3, r1
 8000dba:	431a      	orrs	r2, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	611a      	str	r2, [r3, #16]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
	...

08000dcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000dd6:	4b08      	ldr	r3, [pc, #32]	; (8000df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000dd8:	695a      	ldr	r2, [r3, #20]
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d006      	beq.n	8000df0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000de2:	4a05      	ldr	r2, [pc, #20]	; (8000df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000de4:	88fb      	ldrh	r3, [r7, #6]
 8000de6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f001 fb88 	bl	8002500 <HAL_GPIO_EXTI_Callback>
  }
}
 8000df0:	bf00      	nop
 8000df2:	3708      	adds	r7, #8
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40010400 	.word	0x40010400

08000dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e272      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 8087 	beq.w	8000f2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e1c:	4b92      	ldr	r3, [pc, #584]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 030c 	and.w	r3, r3, #12
 8000e24:	2b04      	cmp	r3, #4
 8000e26:	d00c      	beq.n	8000e42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e28:	4b8f      	ldr	r3, [pc, #572]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 030c 	and.w	r3, r3, #12
 8000e30:	2b08      	cmp	r3, #8
 8000e32:	d112      	bne.n	8000e5a <HAL_RCC_OscConfig+0x5e>
 8000e34:	4b8c      	ldr	r3, [pc, #560]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e40:	d10b      	bne.n	8000e5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e42:	4b89      	ldr	r3, [pc, #548]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d06c      	beq.n	8000f28 <HAL_RCC_OscConfig+0x12c>
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d168      	bne.n	8000f28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e24c      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e62:	d106      	bne.n	8000e72 <HAL_RCC_OscConfig+0x76>
 8000e64:	4b80      	ldr	r3, [pc, #512]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a7f      	ldr	r2, [pc, #508]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6e:	6013      	str	r3, [r2, #0]
 8000e70:	e02e      	b.n	8000ed0 <HAL_RCC_OscConfig+0xd4>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d10c      	bne.n	8000e94 <HAL_RCC_OscConfig+0x98>
 8000e7a:	4b7b      	ldr	r3, [pc, #492]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a7a      	ldr	r2, [pc, #488]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	4b78      	ldr	r3, [pc, #480]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a77      	ldr	r2, [pc, #476]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000e8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e90:	6013      	str	r3, [r2, #0]
 8000e92:	e01d      	b.n	8000ed0 <HAL_RCC_OscConfig+0xd4>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e9c:	d10c      	bne.n	8000eb8 <HAL_RCC_OscConfig+0xbc>
 8000e9e:	4b72      	ldr	r3, [pc, #456]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a71      	ldr	r2, [pc, #452]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000ea4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	4b6f      	ldr	r3, [pc, #444]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a6e      	ldr	r2, [pc, #440]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000eb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eb4:	6013      	str	r3, [r2, #0]
 8000eb6:	e00b      	b.n	8000ed0 <HAL_RCC_OscConfig+0xd4>
 8000eb8:	4b6b      	ldr	r3, [pc, #428]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a6a      	ldr	r2, [pc, #424]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ec2:	6013      	str	r3, [r2, #0]
 8000ec4:	4b68      	ldr	r3, [pc, #416]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a67      	ldr	r2, [pc, #412]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000eca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ece:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d013      	beq.n	8000f00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fbd4 	bl	8000684 <HAL_GetTick>
 8000edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ede:	e008      	b.n	8000ef2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee0:	f7ff fbd0 	bl	8000684 <HAL_GetTick>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b64      	cmp	r3, #100	; 0x64
 8000eec:	d901      	bls.n	8000ef2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e200      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef2:	4b5d      	ldr	r3, [pc, #372]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0f0      	beq.n	8000ee0 <HAL_RCC_OscConfig+0xe4>
 8000efe:	e014      	b.n	8000f2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f00:	f7ff fbc0 	bl	8000684 <HAL_GetTick>
 8000f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f06:	e008      	b.n	8000f1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f08:	f7ff fbbc 	bl	8000684 <HAL_GetTick>
 8000f0c:	4602      	mov	r2, r0
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b64      	cmp	r3, #100	; 0x64
 8000f14:	d901      	bls.n	8000f1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f16:	2303      	movs	r3, #3
 8000f18:	e1ec      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f1a:	4b53      	ldr	r3, [pc, #332]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d1f0      	bne.n	8000f08 <HAL_RCC_OscConfig+0x10c>
 8000f26:	e000      	b.n	8000f2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	f003 0302 	and.w	r3, r3, #2
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d063      	beq.n	8000ffe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f36:	4b4c      	ldr	r3, [pc, #304]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f003 030c 	and.w	r3, r3, #12
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d00b      	beq.n	8000f5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f42:	4b49      	ldr	r3, [pc, #292]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f003 030c 	and.w	r3, r3, #12
 8000f4a:	2b08      	cmp	r3, #8
 8000f4c:	d11c      	bne.n	8000f88 <HAL_RCC_OscConfig+0x18c>
 8000f4e:	4b46      	ldr	r3, [pc, #280]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d116      	bne.n	8000f88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f5a:	4b43      	ldr	r3, [pc, #268]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d005      	beq.n	8000f72 <HAL_RCC_OscConfig+0x176>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	691b      	ldr	r3, [r3, #16]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d001      	beq.n	8000f72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e1c0      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f72:	4b3d      	ldr	r3, [pc, #244]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	00db      	lsls	r3, r3, #3
 8000f80:	4939      	ldr	r1, [pc, #228]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000f82:	4313      	orrs	r3, r2
 8000f84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f86:	e03a      	b.n	8000ffe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	691b      	ldr	r3, [r3, #16]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d020      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f90:	4b36      	ldr	r3, [pc, #216]	; (800106c <HAL_RCC_OscConfig+0x270>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f96:	f7ff fb75 	bl	8000684 <HAL_GetTick>
 8000f9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f9c:	e008      	b.n	8000fb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fb71 	bl	8000684 <HAL_GetTick>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e1a1      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb0:	4b2d      	ldr	r3, [pc, #180]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0f0      	beq.n	8000f9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	695b      	ldr	r3, [r3, #20]
 8000fc8:	00db      	lsls	r3, r3, #3
 8000fca:	4927      	ldr	r1, [pc, #156]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	600b      	str	r3, [r1, #0]
 8000fd0:	e015      	b.n	8000ffe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fd2:	4b26      	ldr	r3, [pc, #152]	; (800106c <HAL_RCC_OscConfig+0x270>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fb54 	bl	8000684 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fe0:	f7ff fb50 	bl	8000684 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e180      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ff2:	4b1d      	ldr	r3, [pc, #116]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d1f0      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f003 0308 	and.w	r3, r3, #8
 8001006:	2b00      	cmp	r3, #0
 8001008:	d03a      	beq.n	8001080 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d019      	beq.n	8001046 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001012:	4b17      	ldr	r3, [pc, #92]	; (8001070 <HAL_RCC_OscConfig+0x274>)
 8001014:	2201      	movs	r2, #1
 8001016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001018:	f7ff fb34 	bl	8000684 <HAL_GetTick>
 800101c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001020:	f7ff fb30 	bl	8000684 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e160      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001032:	4b0d      	ldr	r3, [pc, #52]	; (8001068 <HAL_RCC_OscConfig+0x26c>)
 8001034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0f0      	beq.n	8001020 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f000 face 	bl	80015e0 <RCC_Delay>
 8001044:	e01c      	b.n	8001080 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_RCC_OscConfig+0x274>)
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800104c:	f7ff fb1a 	bl	8000684 <HAL_GetTick>
 8001050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001052:	e00f      	b.n	8001074 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001054:	f7ff fb16 	bl	8000684 <HAL_GetTick>
 8001058:	4602      	mov	r2, r0
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	2b02      	cmp	r3, #2
 8001060:	d908      	bls.n	8001074 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001062:	2303      	movs	r3, #3
 8001064:	e146      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
 8001066:	bf00      	nop
 8001068:	40021000 	.word	0x40021000
 800106c:	42420000 	.word	0x42420000
 8001070:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001074:	4b92      	ldr	r3, [pc, #584]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001078:	f003 0302 	and.w	r3, r3, #2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1e9      	bne.n	8001054 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 0304 	and.w	r3, r3, #4
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 80a6 	beq.w	80011da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800108e:	2300      	movs	r3, #0
 8001090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001092:	4b8b      	ldr	r3, [pc, #556]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d10d      	bne.n	80010ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800109e:	4b88      	ldr	r3, [pc, #544]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	4a87      	ldr	r2, [pc, #540]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80010a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a8:	61d3      	str	r3, [r2, #28]
 80010aa:	4b85      	ldr	r3, [pc, #532]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80010ac:	69db      	ldr	r3, [r3, #28]
 80010ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b2:	60bb      	str	r3, [r7, #8]
 80010b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010b6:	2301      	movs	r3, #1
 80010b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ba:	4b82      	ldr	r3, [pc, #520]	; (80012c4 <HAL_RCC_OscConfig+0x4c8>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d118      	bne.n	80010f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010c6:	4b7f      	ldr	r3, [pc, #508]	; (80012c4 <HAL_RCC_OscConfig+0x4c8>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a7e      	ldr	r2, [pc, #504]	; (80012c4 <HAL_RCC_OscConfig+0x4c8>)
 80010cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010d2:	f7ff fad7 	bl	8000684 <HAL_GetTick>
 80010d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d8:	e008      	b.n	80010ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010da:	f7ff fad3 	bl	8000684 <HAL_GetTick>
 80010de:	4602      	mov	r2, r0
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	2b64      	cmp	r3, #100	; 0x64
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e103      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ec:	4b75      	ldr	r3, [pc, #468]	; (80012c4 <HAL_RCC_OscConfig+0x4c8>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0f0      	beq.n	80010da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d106      	bne.n	800110e <HAL_RCC_OscConfig+0x312>
 8001100:	4b6f      	ldr	r3, [pc, #444]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	4a6e      	ldr	r2, [pc, #440]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001106:	f043 0301 	orr.w	r3, r3, #1
 800110a:	6213      	str	r3, [r2, #32]
 800110c:	e02d      	b.n	800116a <HAL_RCC_OscConfig+0x36e>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d10c      	bne.n	8001130 <HAL_RCC_OscConfig+0x334>
 8001116:	4b6a      	ldr	r3, [pc, #424]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	4a69      	ldr	r2, [pc, #420]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800111c:	f023 0301 	bic.w	r3, r3, #1
 8001120:	6213      	str	r3, [r2, #32]
 8001122:	4b67      	ldr	r3, [pc, #412]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	4a66      	ldr	r2, [pc, #408]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001128:	f023 0304 	bic.w	r3, r3, #4
 800112c:	6213      	str	r3, [r2, #32]
 800112e:	e01c      	b.n	800116a <HAL_RCC_OscConfig+0x36e>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	2b05      	cmp	r3, #5
 8001136:	d10c      	bne.n	8001152 <HAL_RCC_OscConfig+0x356>
 8001138:	4b61      	ldr	r3, [pc, #388]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	4a60      	ldr	r2, [pc, #384]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800113e:	f043 0304 	orr.w	r3, r3, #4
 8001142:	6213      	str	r3, [r2, #32]
 8001144:	4b5e      	ldr	r3, [pc, #376]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001146:	6a1b      	ldr	r3, [r3, #32]
 8001148:	4a5d      	ldr	r2, [pc, #372]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	6213      	str	r3, [r2, #32]
 8001150:	e00b      	b.n	800116a <HAL_RCC_OscConfig+0x36e>
 8001152:	4b5b      	ldr	r3, [pc, #364]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001154:	6a1b      	ldr	r3, [r3, #32]
 8001156:	4a5a      	ldr	r2, [pc, #360]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001158:	f023 0301 	bic.w	r3, r3, #1
 800115c:	6213      	str	r3, [r2, #32]
 800115e:	4b58      	ldr	r3, [pc, #352]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001160:	6a1b      	ldr	r3, [r3, #32]
 8001162:	4a57      	ldr	r2, [pc, #348]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001164:	f023 0304 	bic.w	r3, r3, #4
 8001168:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68db      	ldr	r3, [r3, #12]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d015      	beq.n	800119e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001172:	f7ff fa87 	bl	8000684 <HAL_GetTick>
 8001176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001178:	e00a      	b.n	8001190 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117a:	f7ff fa83 	bl	8000684 <HAL_GetTick>
 800117e:	4602      	mov	r2, r0
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	f241 3288 	movw	r2, #5000	; 0x1388
 8001188:	4293      	cmp	r3, r2
 800118a:	d901      	bls.n	8001190 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800118c:	2303      	movs	r3, #3
 800118e:	e0b1      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001190:	4b4b      	ldr	r3, [pc, #300]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	f003 0302 	and.w	r3, r3, #2
 8001198:	2b00      	cmp	r3, #0
 800119a:	d0ee      	beq.n	800117a <HAL_RCC_OscConfig+0x37e>
 800119c:	e014      	b.n	80011c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800119e:	f7ff fa71 	bl	8000684 <HAL_GetTick>
 80011a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a4:	e00a      	b.n	80011bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011a6:	f7ff fa6d 	bl	8000684 <HAL_GetTick>
 80011aa:	4602      	mov	r2, r0
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	1ad3      	subs	r3, r2, r3
 80011b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d901      	bls.n	80011bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e09b      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011bc:	4b40      	ldr	r3, [pc, #256]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80011be:	6a1b      	ldr	r3, [r3, #32]
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1ee      	bne.n	80011a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80011c8:	7dfb      	ldrb	r3, [r7, #23]
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d105      	bne.n	80011da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011ce:	4b3c      	ldr	r3, [pc, #240]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	4a3b      	ldr	r2, [pc, #236]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80011d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f000 8087 	beq.w	80012f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011e4:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f003 030c 	and.w	r3, r3, #12
 80011ec:	2b08      	cmp	r3, #8
 80011ee:	d061      	beq.n	80012b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	69db      	ldr	r3, [r3, #28]
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d146      	bne.n	8001286 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011f8:	4b33      	ldr	r3, [pc, #204]	; (80012c8 <HAL_RCC_OscConfig+0x4cc>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011fe:	f7ff fa41 	bl	8000684 <HAL_GetTick>
 8001202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001204:	e008      	b.n	8001218 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001206:	f7ff fa3d 	bl	8000684 <HAL_GetTick>
 800120a:	4602      	mov	r2, r0
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e06d      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d1f0      	bne.n	8001206 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a1b      	ldr	r3, [r3, #32]
 8001228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800122c:	d108      	bne.n	8001240 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800122e:	4b24      	ldr	r3, [pc, #144]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	4921      	ldr	r1, [pc, #132]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800123c:	4313      	orrs	r3, r2
 800123e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a19      	ldr	r1, [r3, #32]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001250:	430b      	orrs	r3, r1
 8001252:	491b      	ldr	r1, [pc, #108]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 8001254:	4313      	orrs	r3, r2
 8001256:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001258:	4b1b      	ldr	r3, [pc, #108]	; (80012c8 <HAL_RCC_OscConfig+0x4cc>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125e:	f7ff fa11 	bl	8000684 <HAL_GetTick>
 8001262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001266:	f7ff fa0d 	bl	8000684 <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e03d      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001278:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d0f0      	beq.n	8001266 <HAL_RCC_OscConfig+0x46a>
 8001284:	e035      	b.n	80012f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <HAL_RCC_OscConfig+0x4cc>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff f9fa 	bl	8000684 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001294:	f7ff f9f6 	bl	8000684 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e026      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a6:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <HAL_RCC_OscConfig+0x4c4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f0      	bne.n	8001294 <HAL_RCC_OscConfig+0x498>
 80012b2:	e01e      	b.n	80012f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	69db      	ldr	r3, [r3, #28]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d107      	bne.n	80012cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	e019      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
 80012c0:	40021000 	.word	0x40021000
 80012c4:	40007000 	.word	0x40007000
 80012c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012cc:	4b0b      	ldr	r3, [pc, #44]	; (80012fc <HAL_RCC_OscConfig+0x500>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d106      	bne.n	80012ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d001      	beq.n	80012f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e000      	b.n	80012f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40021000 	.word	0x40021000

08001300 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e0d0      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001314:	4b6a      	ldr	r3, [pc, #424]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0307 	and.w	r3, r3, #7
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	429a      	cmp	r2, r3
 8001320:	d910      	bls.n	8001344 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001322:	4b67      	ldr	r3, [pc, #412]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f023 0207 	bic.w	r2, r3, #7
 800132a:	4965      	ldr	r1, [pc, #404]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	4313      	orrs	r3, r2
 8001330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001332:	4b63      	ldr	r3, [pc, #396]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	429a      	cmp	r2, r3
 800133e:	d001      	beq.n	8001344 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001340:	2301      	movs	r3, #1
 8001342:	e0b8      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d020      	beq.n	8001392 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f003 0304 	and.w	r3, r3, #4
 8001358:	2b00      	cmp	r3, #0
 800135a:	d005      	beq.n	8001368 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800135c:	4b59      	ldr	r3, [pc, #356]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	4a58      	ldr	r2, [pc, #352]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001362:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001366:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0308 	and.w	r3, r3, #8
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001374:	4b53      	ldr	r3, [pc, #332]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	4a52      	ldr	r2, [pc, #328]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800137a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800137e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001380:	4b50      	ldr	r3, [pc, #320]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	494d      	ldr	r1, [pc, #308]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800138e:	4313      	orrs	r3, r2
 8001390:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0301 	and.w	r3, r3, #1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d040      	beq.n	8001420 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d107      	bne.n	80013b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	4b47      	ldr	r3, [pc, #284]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d115      	bne.n	80013de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e07f      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d107      	bne.n	80013ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013be:	4b41      	ldr	r3, [pc, #260]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d109      	bne.n	80013de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e073      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ce:	4b3d      	ldr	r3, [pc, #244]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e06b      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013de:	4b39      	ldr	r3, [pc, #228]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f023 0203 	bic.w	r2, r3, #3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	4936      	ldr	r1, [pc, #216]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f0:	f7ff f948 	bl	8000684 <HAL_GetTick>
 80013f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f6:	e00a      	b.n	800140e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f8:	f7ff f944 	bl	8000684 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f241 3288 	movw	r2, #5000	; 0x1388
 8001406:	4293      	cmp	r3, r2
 8001408:	d901      	bls.n	800140e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e053      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800140e:	4b2d      	ldr	r3, [pc, #180]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f003 020c 	and.w	r2, r3, #12
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	429a      	cmp	r2, r3
 800141e:	d1eb      	bne.n	80013f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001420:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 0307 	and.w	r3, r3, #7
 8001428:	683a      	ldr	r2, [r7, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d210      	bcs.n	8001450 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142e:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f023 0207 	bic.w	r2, r3, #7
 8001436:	4922      	ldr	r1, [pc, #136]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	4313      	orrs	r3, r2
 800143c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800143e:	4b20      	ldr	r3, [pc, #128]	; (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0307 	and.w	r3, r3, #7
 8001446:	683a      	ldr	r2, [r7, #0]
 8001448:	429a      	cmp	r2, r3
 800144a:	d001      	beq.n	8001450 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
 800144e:	e032      	b.n	80014b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0304 	and.w	r3, r3, #4
 8001458:	2b00      	cmp	r3, #0
 800145a:	d008      	beq.n	800146e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800145c:	4b19      	ldr	r3, [pc, #100]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	4916      	ldr	r1, [pc, #88]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800146a:	4313      	orrs	r3, r2
 800146c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0308 	and.w	r3, r3, #8
 8001476:	2b00      	cmp	r3, #0
 8001478:	d009      	beq.n	800148e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800147a:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691b      	ldr	r3, [r3, #16]
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	490e      	ldr	r1, [pc, #56]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 800148a:	4313      	orrs	r3, r2
 800148c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800148e:	f000 f821 	bl	80014d4 <HAL_RCC_GetSysClockFreq>
 8001492:	4602      	mov	r2, r0
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	091b      	lsrs	r3, r3, #4
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	490a      	ldr	r1, [pc, #40]	; (80014c8 <HAL_RCC_ClockConfig+0x1c8>)
 80014a0:	5ccb      	ldrb	r3, [r1, r3]
 80014a2:	fa22 f303 	lsr.w	r3, r2, r3
 80014a6:	4a09      	ldr	r2, [pc, #36]	; (80014cc <HAL_RCC_ClockConfig+0x1cc>)
 80014a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80014aa:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <HAL_RCC_ClockConfig+0x1d0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f8a6 	bl	8000600 <HAL_InitTick>

  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3710      	adds	r7, #16
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	40022000 	.word	0x40022000
 80014c4:	40021000 	.word	0x40021000
 80014c8:	08003978 	.word	0x08003978
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000004 	.word	0x20000004

080014d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b087      	sub	sp, #28
 80014d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	2300      	movs	r3, #0
 80014e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014ee:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <HAL_RCC_GetSysClockFreq+0x94>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f003 030c 	and.w	r3, r3, #12
 80014fa:	2b04      	cmp	r3, #4
 80014fc:	d002      	beq.n	8001504 <HAL_RCC_GetSysClockFreq+0x30>
 80014fe:	2b08      	cmp	r3, #8
 8001500:	d003      	beq.n	800150a <HAL_RCC_GetSysClockFreq+0x36>
 8001502:	e027      	b.n	8001554 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001504:	4b19      	ldr	r3, [pc, #100]	; (800156c <HAL_RCC_GetSysClockFreq+0x98>)
 8001506:	613b      	str	r3, [r7, #16]
      break;
 8001508:	e027      	b.n	800155a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	0c9b      	lsrs	r3, r3, #18
 800150e:	f003 030f 	and.w	r3, r3, #15
 8001512:	4a17      	ldr	r2, [pc, #92]	; (8001570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001514:	5cd3      	ldrb	r3, [r2, r3]
 8001516:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d010      	beq.n	8001544 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001522:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_RCC_GetSysClockFreq+0x94>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	0c5b      	lsrs	r3, r3, #17
 8001528:	f003 0301 	and.w	r3, r3, #1
 800152c:	4a11      	ldr	r2, [pc, #68]	; (8001574 <HAL_RCC_GetSysClockFreq+0xa0>)
 800152e:	5cd3      	ldrb	r3, [r2, r3]
 8001530:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a0d      	ldr	r2, [pc, #52]	; (800156c <HAL_RCC_GetSysClockFreq+0x98>)
 8001536:	fb03 f202 	mul.w	r2, r3, r2
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e004      	b.n	800154e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	4a0c      	ldr	r2, [pc, #48]	; (8001578 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001548:	fb02 f303 	mul.w	r3, r2, r3
 800154c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	613b      	str	r3, [r7, #16]
      break;
 8001552:	e002      	b.n	800155a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <HAL_RCC_GetSysClockFreq+0x98>)
 8001556:	613b      	str	r3, [r7, #16]
      break;
 8001558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800155a:	693b      	ldr	r3, [r7, #16]
}
 800155c:	4618      	mov	r0, r3
 800155e:	371c      	adds	r7, #28
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	40021000 	.word	0x40021000
 800156c:	007a1200 	.word	0x007a1200
 8001570:	08003990 	.word	0x08003990
 8001574:	080039a0 	.word	0x080039a0
 8001578:	003d0900 	.word	0x003d0900

0800157c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001580:	4b02      	ldr	r3, [pc, #8]	; (800158c <HAL_RCC_GetHCLKFreq+0x10>)
 8001582:	681b      	ldr	r3, [r3, #0]
}
 8001584:	4618      	mov	r0, r3
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	20000000 	.word	0x20000000

08001590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001594:	f7ff fff2 	bl	800157c <HAL_RCC_GetHCLKFreq>
 8001598:	4602      	mov	r2, r0
 800159a:	4b05      	ldr	r3, [pc, #20]	; (80015b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	0a1b      	lsrs	r3, r3, #8
 80015a0:	f003 0307 	and.w	r3, r3, #7
 80015a4:	4903      	ldr	r1, [pc, #12]	; (80015b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80015a6:	5ccb      	ldrb	r3, [r1, r3]
 80015a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40021000 	.word	0x40021000
 80015b4:	08003988 	.word	0x08003988

080015b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015bc:	f7ff ffde 	bl	800157c <HAL_RCC_GetHCLKFreq>
 80015c0:	4602      	mov	r2, r0
 80015c2:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	0adb      	lsrs	r3, r3, #11
 80015c8:	f003 0307 	and.w	r3, r3, #7
 80015cc:	4903      	ldr	r1, [pc, #12]	; (80015dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80015ce:	5ccb      	ldrb	r3, [r1, r3]
 80015d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40021000 	.word	0x40021000
 80015dc:	08003988 	.word	0x08003988

080015e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015e8:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <RCC_Delay+0x34>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <RCC_Delay+0x38>)
 80015ee:	fba2 2303 	umull	r2, r3, r2, r3
 80015f2:	0a5b      	lsrs	r3, r3, #9
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	fb02 f303 	mul.w	r3, r2, r3
 80015fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80015fc:	bf00      	nop
  }
  while (Delay --);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	1e5a      	subs	r2, r3, #1
 8001602:	60fa      	str	r2, [r7, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1f9      	bne.n	80015fc <RCC_Delay+0x1c>
}
 8001608:	bf00      	nop
 800160a:	bf00      	nop
 800160c:	3714      	adds	r7, #20
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	20000000 	.word	0x20000000
 8001618:	10624dd3 	.word	0x10624dd3

0800161c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e042      	b.n	80016b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	d106      	bne.n	8001648 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f000 f83a 	bl	80016bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2224      	movs	r2, #36	; 0x24
 800164c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68da      	ldr	r2, [r3, #12]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800165e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f000 fdcf 	bl	8002204 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001674:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	695a      	ldr	r2, [r3, #20]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001684:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68da      	ldr	r2, [r3, #12]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001694:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2220      	movs	r2, #32
 80016a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2220      	movs	r2, #32
 80016a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2200      	movs	r2, #0
 80016b0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bc80      	pop	{r7}
 80016cc:	4770      	bx	lr

080016ce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b08a      	sub	sp, #40	; 0x28
 80016d2:	af02      	add	r7, sp, #8
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	4613      	mov	r3, r2
 80016dc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b20      	cmp	r3, #32
 80016ec:	d16d      	bne.n	80017ca <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d002      	beq.n	80016fa <HAL_UART_Transmit+0x2c>
 80016f4:	88fb      	ldrh	r3, [r7, #6]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e066      	b.n	80017cc <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	2200      	movs	r2, #0
 8001702:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2221      	movs	r2, #33	; 0x21
 8001708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800170c:	f7fe ffba 	bl	8000684 <HAL_GetTick>
 8001710:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	88fa      	ldrh	r2, [r7, #6]
 8001716:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	88fa      	ldrh	r2, [r7, #6]
 800171c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001726:	d108      	bne.n	800173a <HAL_UART_Transmit+0x6c>
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	691b      	ldr	r3, [r3, #16]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d104      	bne.n	800173a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	61bb      	str	r3, [r7, #24]
 8001738:	e003      	b.n	8001742 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800173e:	2300      	movs	r3, #0
 8001740:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001742:	e02a      	b.n	800179a <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	2200      	movs	r2, #0
 800174c:	2180      	movs	r1, #128	; 0x80
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	f000 fb15 	bl	8001d7e <UART_WaitOnFlagUntilTimeout>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e036      	b.n	80017cc <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d10b      	bne.n	800177c <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001764:	69bb      	ldr	r3, [r7, #24]
 8001766:	881b      	ldrh	r3, [r3, #0]
 8001768:	461a      	mov	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001772:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	3302      	adds	r3, #2
 8001778:	61bb      	str	r3, [r7, #24]
 800177a:	e007      	b.n	800178c <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	781a      	ldrb	r2, [r3, #0]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3301      	adds	r3, #1
 800178a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001790:	b29b      	uxth	r3, r3
 8001792:	3b01      	subs	r3, #1
 8001794:	b29a      	uxth	r2, r3
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800179e:	b29b      	uxth	r3, r3
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1cf      	bne.n	8001744 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	2200      	movs	r2, #0
 80017ac:	2140      	movs	r1, #64	; 0x40
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f000 fae5 	bl	8001d7e <UART_WaitOnFlagUntilTimeout>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e006      	b.n	80017cc <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2220      	movs	r2, #32
 80017c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80017c6:	2300      	movs	r3, #0
 80017c8:	e000      	b.n	80017cc <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80017ca:	2302      	movs	r3, #2
  }
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3720      	adds	r7, #32
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	4613      	mov	r3, r2
 80017e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b20      	cmp	r3, #32
 80017ec:	d112      	bne.n	8001814 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d002      	beq.n	80017fa <HAL_UART_Receive_IT+0x26>
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e00b      	b.n	8001816 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	461a      	mov	r2, r3
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	68f8      	ldr	r0, [r7, #12]
 800180c:	f000 fb25 	bl	8001e5a <UART_Start_Receive_IT>
 8001810:	4603      	mov	r3, r0
 8001812:	e000      	b.n	8001816 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001814:	2302      	movs	r3, #2
  }
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b0ba      	sub	sp, #232	; 0xe8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001846:	2300      	movs	r3, #0
 8001848:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800184c:	2300      	movs	r3, #0
 800184e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800185e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10f      	bne.n	8001886 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800186a:	f003 0320 	and.w	r3, r3, #32
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_UART_IRQHandler+0x66>
 8001872:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001876:	f003 0320 	and.w	r3, r3, #32
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 fc01 	bl	8002086 <UART_Receive_IT>
      return;
 8001884:	e25b      	b.n	8001d3e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001886:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800188a:	2b00      	cmp	r3, #0
 800188c:	f000 80de 	beq.w	8001a4c <HAL_UART_IRQHandler+0x22c>
 8001890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d106      	bne.n	80018aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800189c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80018a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 80d1 	beq.w	8001a4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80018aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00b      	beq.n	80018ce <HAL_UART_IRQHandler+0xae>
 80018b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80018ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d005      	beq.n	80018ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c6:	f043 0201 	orr.w	r2, r3, #1
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80018d2:	f003 0304 	and.w	r3, r3, #4
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d00b      	beq.n	80018f2 <HAL_UART_IRQHandler+0xd2>
 80018da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d005      	beq.n	80018f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ea:	f043 0202 	orr.w	r2, r3, #2
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80018f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00b      	beq.n	8001916 <HAL_UART_IRQHandler+0xf6>
 80018fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	2b00      	cmp	r3, #0
 8001908:	d005      	beq.n	8001916 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800190e:	f043 0204 	orr.w	r2, r3, #4
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b00      	cmp	r3, #0
 8001920:	d011      	beq.n	8001946 <HAL_UART_IRQHandler+0x126>
 8001922:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001926:	f003 0320 	and.w	r3, r3, #32
 800192a:	2b00      	cmp	r3, #0
 800192c:	d105      	bne.n	800193a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800192e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	2b00      	cmp	r3, #0
 8001938:	d005      	beq.n	8001946 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	f043 0208 	orr.w	r2, r3, #8
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	2b00      	cmp	r3, #0
 800194c:	f000 81f2 	beq.w	8001d34 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001954:	f003 0320 	and.w	r3, r3, #32
 8001958:	2b00      	cmp	r3, #0
 800195a:	d008      	beq.n	800196e <HAL_UART_IRQHandler+0x14e>
 800195c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001960:	f003 0320 	and.w	r3, r3, #32
 8001964:	2b00      	cmp	r3, #0
 8001966:	d002      	beq.n	800196e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f000 fb8c 	bl	8002086 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	695b      	ldr	r3, [r3, #20]
 8001974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001978:	2b00      	cmp	r3, #0
 800197a:	bf14      	ite	ne
 800197c:	2301      	movne	r3, #1
 800197e:	2300      	moveq	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	f003 0308 	and.w	r3, r3, #8
 800198e:	2b00      	cmp	r3, #0
 8001990:	d103      	bne.n	800199a <HAL_UART_IRQHandler+0x17a>
 8001992:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001996:	2b00      	cmp	r3, #0
 8001998:	d04f      	beq.n	8001a3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 fa96 	bl	8001ecc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d041      	beq.n	8001a32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	3314      	adds	r3, #20
 80019b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019bc:	e853 3f00 	ldrex	r3, [r3]
 80019c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80019c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3314      	adds	r3, #20
 80019d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80019da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80019de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80019e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80019ea:	e841 2300 	strex	r3, r2, [r1]
 80019ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80019f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1d9      	bne.n	80019ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d013      	beq.n	8001a2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a06:	4a7e      	ldr	r2, [pc, #504]	; (8001c00 <HAL_UART_IRQHandler+0x3e0>)
 8001a08:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7fe ffae 	bl	8000970 <HAL_DMA_Abort_IT>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d016      	beq.n	8001a48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a24:	4610      	mov	r0, r2
 8001a26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a28:	e00e      	b.n	8001a48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f000 f993 	bl	8001d56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a30:	e00a      	b.n	8001a48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 f98f 	bl	8001d56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a38:	e006      	b.n	8001a48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 f98b 	bl	8001d56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8001a46:	e175      	b.n	8001d34 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a48:	bf00      	nop
    return;
 8001a4a:	e173      	b.n	8001d34 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	f040 814f 	bne.w	8001cf4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001a56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001a5a:	f003 0310 	and.w	r3, r3, #16
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f000 8148 	beq.w	8001cf4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001a64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001a68:	f003 0310 	and.w	r3, r3, #16
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	f000 8141 	beq.w	8001cf4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	695b      	ldr	r3, [r3, #20]
 8001a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f000 80b6 	beq.w	8001c04 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001aa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 8145 	beq.w	8001d38 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001ab2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	f080 813e 	bcs.w	8001d38 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001ac2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	2b20      	cmp	r3, #32
 8001acc:	f000 8088 	beq.w	8001be0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	330c      	adds	r3, #12
 8001ad6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ada:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001ade:	e853 3f00 	ldrex	r3, [r3]
 8001ae2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001ae6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001aea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001aee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	330c      	adds	r3, #12
 8001af8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001afc:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001b00:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b04:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001b08:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001b0c:	e841 2300 	strex	r3, r2, [r1]
 8001b10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001b14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1d9      	bne.n	8001ad0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	3314      	adds	r3, #20
 8001b22:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b26:	e853 3f00 	ldrex	r3, [r3]
 8001b2a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8001b2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b2e:	f023 0301 	bic.w	r3, r3, #1
 8001b32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	3314      	adds	r3, #20
 8001b3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001b40:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001b44:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b46:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001b48:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001b4c:	e841 2300 	strex	r3, r2, [r1]
 8001b50:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8001b52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d1e1      	bne.n	8001b1c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	3314      	adds	r3, #20
 8001b5e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001b60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b62:	e853 3f00 	ldrex	r3, [r3]
 8001b66:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8001b68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	3314      	adds	r3, #20
 8001b78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8001b7c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001b7e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001b80:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8001b82:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001b84:	e841 2300 	strex	r3, r2, [r1]
 8001b88:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8001b8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1e3      	bne.n	8001b58 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2220      	movs	r2, #32
 8001b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	330c      	adds	r3, #12
 8001ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ba8:	e853 3f00 	ldrex	r3, [r3]
 8001bac:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001bae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bb0:	f023 0310 	bic.w	r3, r3, #16
 8001bb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	330c      	adds	r3, #12
 8001bbe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001bc2:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bc4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001bc6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001bc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bca:	e841 2300 	strex	r3, r2, [r1]
 8001bce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001bd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1e3      	bne.n	8001b9e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7fe fe8d 	bl	80008fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2202      	movs	r2, #2
 8001be4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 f8b6 	bl	8001d68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001bfc:	e09c      	b.n	8001d38 <HAL_UART_IRQHandler+0x518>
 8001bfe:	bf00      	nop
 8001c00:	08001f91 	.word	0x08001f91
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001c18:	b29b      	uxth	r3, r3
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f000 808e 	beq.w	8001d3c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8001c20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f000 8089 	beq.w	8001d3c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	330c      	adds	r3, #12
 8001c30:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c34:	e853 3f00 	ldrex	r3, [r3]
 8001c38:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c3c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001c40:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	330c      	adds	r3, #12
 8001c4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8001c4e:	647a      	str	r2, [r7, #68]	; 0x44
 8001c50:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001c54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c56:	e841 2300 	strex	r3, r2, [r1]
 8001c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1e3      	bne.n	8001c2a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	3314      	adds	r3, #20
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6c:	e853 3f00 	ldrex	r3, [r3]
 8001c70:	623b      	str	r3, [r7, #32]
   return(result);
 8001c72:	6a3b      	ldr	r3, [r7, #32]
 8001c74:	f023 0301 	bic.w	r3, r3, #1
 8001c78:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	3314      	adds	r3, #20
 8001c82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001c86:	633a      	str	r2, [r7, #48]	; 0x30
 8001c88:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001c8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001c8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c8e:	e841 2300 	strex	r3, r2, [r1]
 8001c92:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1e3      	bne.n	8001c62 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2220      	movs	r2, #32
 8001c9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	330c      	adds	r3, #12
 8001cae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	e853 3f00 	ldrex	r3, [r3]
 8001cb6:	60fb      	str	r3, [r7, #12]
   return(result);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f023 0310 	bic.w	r3, r3, #16
 8001cbe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	330c      	adds	r3, #12
 8001cc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001ccc:	61fa      	str	r2, [r7, #28]
 8001cce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cd0:	69b9      	ldr	r1, [r7, #24]
 8001cd2:	69fa      	ldr	r2, [r7, #28]
 8001cd4:	e841 2300 	strex	r3, r2, [r1]
 8001cd8:	617b      	str	r3, [r7, #20]
   return(result);
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1e3      	bne.n	8001ca8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001ce6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001cea:	4619      	mov	r1, r3
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f83b 	bl	8001d68 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8001cf2:	e023      	b.n	8001d3c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001cf4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d009      	beq.n	8001d14 <HAL_UART_IRQHandler+0x4f4>
 8001d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f953 	bl	8001fb8 <UART_Transmit_IT>
    return;
 8001d12:	e014      	b.n	8001d3e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00e      	beq.n	8001d3e <HAL_UART_IRQHandler+0x51e>
 8001d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d008      	beq.n	8001d3e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 f992 	bl	8002056 <UART_EndTransmit_IT>
    return;
 8001d32:	e004      	b.n	8001d3e <HAL_UART_IRQHandler+0x51e>
    return;
 8001d34:	bf00      	nop
 8001d36:	e002      	b.n	8001d3e <HAL_UART_IRQHandler+0x51e>
      return;
 8001d38:	bf00      	nop
 8001d3a:	e000      	b.n	8001d3e <HAL_UART_IRQHandler+0x51e>
      return;
 8001d3c:	bf00      	nop
  }
}
 8001d3e:	37e8      	adds	r7, #232	; 0xe8
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr

08001d68 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr

08001d7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b090      	sub	sp, #64	; 0x40
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	60f8      	str	r0, [r7, #12]
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	603b      	str	r3, [r7, #0]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d8e:	e050      	b.n	8001e32 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d96:	d04c      	beq.n	8001e32 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d007      	beq.n	8001dae <UART_WaitOnFlagUntilTimeout+0x30>
 8001d9e:	f7fe fc71 	bl	8000684 <HAL_GetTick>
 8001da2:	4602      	mov	r2, r0
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d241      	bcs.n	8001e32 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	330c      	adds	r3, #12
 8001db4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db8:	e853 3f00 	ldrex	r3, [r3]
 8001dbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	330c      	adds	r3, #12
 8001dcc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001dce:	637a      	str	r2, [r7, #52]	; 0x34
 8001dd0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001dd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001dd6:	e841 2300 	strex	r3, r2, [r1]
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001ddc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d1e5      	bne.n	8001dae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	3314      	adds	r3, #20
 8001de8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	e853 3f00 	ldrex	r3, [r3]
 8001df0:	613b      	str	r3, [r7, #16]
   return(result);
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	f023 0301 	bic.w	r3, r3, #1
 8001df8:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	3314      	adds	r3, #20
 8001e00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e02:	623a      	str	r2, [r7, #32]
 8001e04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e06:	69f9      	ldr	r1, [r7, #28]
 8001e08:	6a3a      	ldr	r2, [r7, #32]
 8001e0a:	e841 2300 	strex	r3, r2, [r1]
 8001e0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1e5      	bne.n	8001de2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2220      	movs	r2, #32
 8001e1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2220      	movs	r2, #32
 8001e22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e00f      	b.n	8001e52 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	68ba      	ldr	r2, [r7, #8]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	bf0c      	ite	eq
 8001e42:	2301      	moveq	r3, #1
 8001e44:	2300      	movne	r3, #0
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	461a      	mov	r2, r3
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d09f      	beq.n	8001d90 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3740      	adds	r7, #64	; 0x40
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b085      	sub	sp, #20
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	4613      	mov	r3, r2
 8001e66:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	88fa      	ldrh	r2, [r7, #6]
 8001e72:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	88fa      	ldrh	r2, [r7, #6]
 8001e78:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2222      	movs	r2, #34	; 0x22
 8001e84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d007      	beq.n	8001ea0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	68da      	ldr	r2, [r3, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e9e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	695a      	ldr	r2, [r3, #20]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0201 	orr.w	r2, r2, #1
 8001eae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0220 	orr.w	r2, r2, #32
 8001ebe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bc80      	pop	{r7}
 8001eca:	4770      	bx	lr

08001ecc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b095      	sub	sp, #84	; 0x54
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	330c      	adds	r3, #12
 8001eda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ede:	e853 3f00 	ldrex	r3, [r3]
 8001ee2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001eea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	330c      	adds	r3, #12
 8001ef2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ef4:	643a      	str	r2, [r7, #64]	; 0x40
 8001ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ef8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001efa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001efc:	e841 2300 	strex	r3, r2, [r1]
 8001f00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1e5      	bne.n	8001ed4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	3314      	adds	r3, #20
 8001f0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f10:	6a3b      	ldr	r3, [r7, #32]
 8001f12:	e853 3f00 	ldrex	r3, [r3]
 8001f16:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	f023 0301 	bic.w	r3, r3, #1
 8001f1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	3314      	adds	r3, #20
 8001f26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f30:	e841 2300 	strex	r3, r2, [r1]
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1e5      	bne.n	8001f08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d119      	bne.n	8001f78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	330c      	adds	r3, #12
 8001f4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	e853 3f00 	ldrex	r3, [r3]
 8001f52:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f023 0310 	bic.w	r3, r3, #16
 8001f5a:	647b      	str	r3, [r7, #68]	; 0x44
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	330c      	adds	r3, #12
 8001f62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f64:	61ba      	str	r2, [r7, #24]
 8001f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f68:	6979      	ldr	r1, [r7, #20]
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	e841 2300 	strex	r3, r2, [r1]
 8001f70:	613b      	str	r3, [r7, #16]
   return(result);
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1e5      	bne.n	8001f44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f86:	bf00      	nop
 8001f88:	3754      	adds	r7, #84	; 0x54
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	f7ff fed3 	bl	8001d56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001fb0:	bf00      	nop
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	2b21      	cmp	r3, #33	; 0x21
 8001fca:	d13e      	bne.n	800204a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fd4:	d114      	bne.n	8002000 <UART_Transmit_IT+0x48>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d110      	bne.n	8002000 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	461a      	mov	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ff2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	1c9a      	adds	r2, r3, #2
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	621a      	str	r2, [r3, #32]
 8001ffe:	e008      	b.n	8002012 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	1c59      	adds	r1, r3, #1
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6211      	str	r1, [r2, #32]
 800200a:	781a      	ldrb	r2, [r3, #0]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002016:	b29b      	uxth	r3, r3
 8002018:	3b01      	subs	r3, #1
 800201a:	b29b      	uxth	r3, r3
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	4619      	mov	r1, r3
 8002020:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10f      	bne.n	8002046 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002034:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68da      	ldr	r2, [r3, #12]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002044:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	e000      	b.n	800204c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800204a:	2302      	movs	r3, #2
  }
}
 800204c:	4618      	mov	r0, r3
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr

08002056 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68da      	ldr	r2, [r3, #12]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800206c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2220      	movs	r2, #32
 8002072:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff fe64 	bl	8001d44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b08c      	sub	sp, #48	; 0x30
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b22      	cmp	r3, #34	; 0x22
 8002098:	f040 80ae 	bne.w	80021f8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020a4:	d117      	bne.n	80020d6 <UART_Receive_IT+0x50>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d113      	bne.n	80020d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ce:	1c9a      	adds	r2, r3, #2
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	629a      	str	r2, [r3, #40]	; 0x28
 80020d4:	e026      	b.n	8002124 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020da:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020e8:	d007      	beq.n	80020fa <UART_Receive_IT+0x74>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10a      	bne.n	8002108 <UART_Receive_IT+0x82>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	b2da      	uxtb	r2, r3
 8002102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	e008      	b.n	800211a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	b2db      	uxtb	r3, r3
 8002110:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002114:	b2da      	uxtb	r2, r3
 8002116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002118:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002128:	b29b      	uxth	r3, r3
 800212a:	3b01      	subs	r3, #1
 800212c:	b29b      	uxth	r3, r3
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	4619      	mov	r1, r3
 8002132:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002134:	2b00      	cmp	r3, #0
 8002136:	d15d      	bne.n	80021f4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	68da      	ldr	r2, [r3, #12]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0220 	bic.w	r2, r2, #32
 8002146:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002156:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	695a      	ldr	r2, [r3, #20]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0201 	bic.w	r2, r2, #1
 8002166:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2220      	movs	r2, #32
 800216c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	2b01      	cmp	r3, #1
 800217c:	d135      	bne.n	80021ea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	330c      	adds	r3, #12
 800218a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	e853 3f00 	ldrex	r3, [r3]
 8002192:	613b      	str	r3, [r7, #16]
   return(result);
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	f023 0310 	bic.w	r3, r3, #16
 800219a:	627b      	str	r3, [r7, #36]	; 0x24
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	330c      	adds	r3, #12
 80021a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021a4:	623a      	str	r2, [r7, #32]
 80021a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021a8:	69f9      	ldr	r1, [r7, #28]
 80021aa:	6a3a      	ldr	r2, [r7, #32]
 80021ac:	e841 2300 	strex	r3, r2, [r1]
 80021b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d1e5      	bne.n	8002184 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	2b10      	cmp	r3, #16
 80021c4:	d10a      	bne.n	80021dc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021e0:	4619      	mov	r1, r3
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff fdc0 	bl	8001d68 <HAL_UARTEx_RxEventCallback>
 80021e8:	e002      	b.n	80021f0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f954 	bl	8002498 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80021f0:	2300      	movs	r3, #0
 80021f2:	e002      	b.n	80021fa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	e000      	b.n	80021fa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80021f8:	2302      	movs	r3, #2
  }
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3730      	adds	r7, #48	; 0x30
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68da      	ldr	r2, [r3, #12]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	430a      	orrs	r2, r1
 8002220:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	4313      	orrs	r3, r2
 8002232:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800223e:	f023 030c 	bic.w	r3, r3, #12
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6812      	ldr	r2, [r2, #0]
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	430b      	orrs	r3, r1
 800224a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	695b      	ldr	r3, [r3, #20]
 8002252:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	699a      	ldr	r2, [r3, #24]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	430a      	orrs	r2, r1
 8002260:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a2c      	ldr	r2, [pc, #176]	; (8002318 <UART_SetConfig+0x114>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d103      	bne.n	8002274 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800226c:	f7ff f9a4 	bl	80015b8 <HAL_RCC_GetPCLK2Freq>
 8002270:	60f8      	str	r0, [r7, #12]
 8002272:	e002      	b.n	800227a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002274:	f7ff f98c 	bl	8001590 <HAL_RCC_GetPCLK1Freq>
 8002278:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	4613      	mov	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4413      	add	r3, r2
 8002282:	009a      	lsls	r2, r3, #2
 8002284:	441a      	add	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002290:	4a22      	ldr	r2, [pc, #136]	; (800231c <UART_SetConfig+0x118>)
 8002292:	fba2 2303 	umull	r2, r3, r2, r3
 8002296:	095b      	lsrs	r3, r3, #5
 8002298:	0119      	lsls	r1, r3, #4
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	009a      	lsls	r2, r3, #2
 80022a4:	441a      	add	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80022b0:	4b1a      	ldr	r3, [pc, #104]	; (800231c <UART_SetConfig+0x118>)
 80022b2:	fba3 0302 	umull	r0, r3, r3, r2
 80022b6:	095b      	lsrs	r3, r3, #5
 80022b8:	2064      	movs	r0, #100	; 0x64
 80022ba:	fb00 f303 	mul.w	r3, r0, r3
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	011b      	lsls	r3, r3, #4
 80022c2:	3332      	adds	r3, #50	; 0x32
 80022c4:	4a15      	ldr	r2, [pc, #84]	; (800231c <UART_SetConfig+0x118>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	095b      	lsrs	r3, r3, #5
 80022cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022d0:	4419      	add	r1, r3
 80022d2:	68fa      	ldr	r2, [r7, #12]
 80022d4:	4613      	mov	r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	009a      	lsls	r2, r3, #2
 80022dc:	441a      	add	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80022e8:	4b0c      	ldr	r3, [pc, #48]	; (800231c <UART_SetConfig+0x118>)
 80022ea:	fba3 0302 	umull	r0, r3, r3, r2
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	2064      	movs	r0, #100	; 0x64
 80022f2:	fb00 f303 	mul.w	r3, r0, r3
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	3332      	adds	r3, #50	; 0x32
 80022fc:	4a07      	ldr	r2, [pc, #28]	; (800231c <UART_SetConfig+0x118>)
 80022fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	f003 020f 	and.w	r2, r3, #15
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	440a      	add	r2, r1
 800230e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002310:	bf00      	nop
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40013800 	.word	0x40013800
 800231c:	51eb851f 	.word	0x51eb851f

08002320 <esp_at_command>:
static uint8_t data;
static cb_data_t cb_data;
UART_HandleTypeDef huart3;

static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	807b      	strh	r3, [r7, #2]
    *length = 0;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	801a      	strh	r2, [r3, #0]
    memset(resp, 0x00, MAX_UART_RX_BUFFER);
 8002334:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002338:	2100      	movs	r1, #0
 800233a:	68b8      	ldr	r0, [r7, #8]
 800233c:	f000 faaa 	bl	8002894 <memset>
    memset(&cb_data, 0x00, sizeof(cb_data_t));
 8002340:	f240 4202 	movw	r2, #1026	; 0x402
 8002344:	2100      	movs	r1, #0
 8002346:	4827      	ldr	r0, [pc, #156]	; (80023e4 <esp_at_command+0xc4>)
 8002348:	f000 faa4 	bl	8002894 <memset>
    if(HAL_UART_Transmit(&huart3, cmd, strlen((char *)cmd), 100) != HAL_OK)
 800234c:	68f8      	ldr	r0, [r7, #12]
 800234e:	f7fd fefd 	bl	800014c <strlen>
 8002352:	4603      	mov	r3, r0
 8002354:	b29a      	uxth	r2, r3
 8002356:	2364      	movs	r3, #100	; 0x64
 8002358:	68f9      	ldr	r1, [r7, #12]
 800235a:	4823      	ldr	r0, [pc, #140]	; (80023e8 <esp_at_command+0xc8>)
 800235c:	f7ff f9b7 	bl	80016ce <HAL_UART_Transmit>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d031      	beq.n	80023ca <esp_at_command+0xaa>
        return -1;
 8002366:	f04f 33ff 	mov.w	r3, #4294967295
 800236a:	e037      	b.n	80023dc <esp_at_command+0xbc>

    while(time_out > 0)
    {
        if(cb_data.length >= MAX_UART_RX_BUFFER)
 800236c:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <esp_at_command+0xc4>)
 800236e:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 8002372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002376:	d302      	bcc.n	800237e <esp_at_command+0x5e>
            return -2;
 8002378:	f06f 0301 	mvn.w	r3, #1
 800237c:	e02e      	b.n	80023dc <esp_at_command+0xbc>
        else if(strstr((char *)cb_data.buf, "ERROR") != NULL)
 800237e:	491b      	ldr	r1, [pc, #108]	; (80023ec <esp_at_command+0xcc>)
 8002380:	4818      	ldr	r0, [pc, #96]	; (80023e4 <esp_at_command+0xc4>)
 8002382:	f000 fa8f 	bl	80028a4 <strstr>
 8002386:	4603      	mov	r3, r0
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <esp_at_command+0x72>
            return -3;
 800238c:	f06f 0302 	mvn.w	r3, #2
 8002390:	e024      	b.n	80023dc <esp_at_command+0xbc>
        else if(strstr((char *)cb_data.buf, "OK") != NULL)
 8002392:	4917      	ldr	r1, [pc, #92]	; (80023f0 <esp_at_command+0xd0>)
 8002394:	4813      	ldr	r0, [pc, #76]	; (80023e4 <esp_at_command+0xc4>)
 8002396:	f000 fa85 	bl	80028a4 <strstr>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00d      	beq.n	80023bc <esp_at_command+0x9c>
        {
            memcpy(resp, cb_data.buf, cb_data.length);
 80023a0:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <esp_at_command+0xc4>)
 80023a2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80023a6:	461a      	mov	r2, r3
 80023a8:	490e      	ldr	r1, [pc, #56]	; (80023e4 <esp_at_command+0xc4>)
 80023aa:	68b8      	ldr	r0, [r7, #8]
 80023ac:	f000 fb03 	bl	80029b6 <memcpy>
            *length = cb_data.length;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	; (80023e4 <esp_at_command+0xc4>)
 80023b2:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	801a      	strh	r2, [r3, #0]
            break;
 80023ba:	e00a      	b.n	80023d2 <esp_at_command+0xb2>
        }

        time_out -= 10;
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	3b0a      	subs	r3, #10
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	807b      	strh	r3, [r7, #2]
        HAL_Delay(10);
 80023c4:	200a      	movs	r0, #10
 80023c6:	f7fe f967 	bl	8000698 <HAL_Delay>
    while(time_out > 0)
 80023ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	dccc      	bgt.n	800236c <esp_at_command+0x4c>
    }

    HAL_Delay(500);
 80023d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023d6:	f7fe f95f 	bl	8000698 <HAL_Delay>
    return 0;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	200004e8 	.word	0x200004e8
 80023e8:	200008ec 	.word	0x200008ec
 80023ec:	08003418 	.word	0x08003418
 80023f0:	08003420 	.word	0x08003420

080023f4 <esp_reset>:

static int esp_reset(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
    uint16_t length = 0;
 80023fa:	2300      	movs	r3, #0
 80023fc:	80fb      	strh	r3, [r7, #6]


    return esp_at_command((uint8_t *)"AT\r\n", (uint8_t *)response, &length, 1000);
 80023fe:	1dba      	adds	r2, r7, #6
 8002400:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002404:	4904      	ldr	r1, [pc, #16]	; (8002418 <esp_reset+0x24>)
 8002406:	4805      	ldr	r0, [pc, #20]	; (800241c <esp_reset+0x28>)
 8002408:	f7ff ff8a 	bl	8002320 <esp_at_command>
 800240c:	4603      	mov	r3, r0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200000e4 	.word	0x200000e4
 800241c:	08003424 	.word	0x08003424

08002420 <drv_esp_init>:
    return 0;
}


int drv_esp_init(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
    huart3.Instance = USART3;
 8002424:	4b18      	ldr	r3, [pc, #96]	; (8002488 <drv_esp_init+0x68>)
 8002426:	4a19      	ldr	r2, [pc, #100]	; (800248c <drv_esp_init+0x6c>)
 8002428:	601a      	str	r2, [r3, #0]
    huart3.Init.BaudRate = 9600;
 800242a:	4b17      	ldr	r3, [pc, #92]	; (8002488 <drv_esp_init+0x68>)
 800242c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002430:	605a      	str	r2, [r3, #4]
    huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002432:	4b15      	ldr	r3, [pc, #84]	; (8002488 <drv_esp_init+0x68>)
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
    huart3.Init.StopBits = UART_STOPBITS_1;
 8002438:	4b13      	ldr	r3, [pc, #76]	; (8002488 <drv_esp_init+0x68>)
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
    huart3.Init.Parity = UART_PARITY_NONE;
 800243e:	4b12      	ldr	r3, [pc, #72]	; (8002488 <drv_esp_init+0x68>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
    huart3.Init.Mode = UART_MODE_TX_RX;
 8002444:	4b10      	ldr	r3, [pc, #64]	; (8002488 <drv_esp_init+0x68>)
 8002446:	220c      	movs	r2, #12
 8002448:	615a      	str	r2, [r3, #20]
    huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800244a:	4b0f      	ldr	r3, [pc, #60]	; (8002488 <drv_esp_init+0x68>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
    huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002450:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <drv_esp_init+0x68>)
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
    if(HAL_UART_Init(&huart3) != HAL_OK)
 8002456:	480c      	ldr	r0, [pc, #48]	; (8002488 <drv_esp_init+0x68>)
 8002458:	f7ff f8e0 	bl	800161c <HAL_UART_Init>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d002      	beq.n	8002468 <drv_esp_init+0x48>
        return -1;
 8002462:	f04f 33ff 	mov.w	r3, #4294967295
 8002466:	e00c      	b.n	8002482 <drv_esp_init+0x62>

    memset(ip_addr, 0x00, sizeof(ip_addr));
 8002468:	2210      	movs	r2, #16
 800246a:	2100      	movs	r1, #0
 800246c:	4808      	ldr	r0, [pc, #32]	; (8002490 <drv_esp_init+0x70>)
 800246e:	f000 fa11 	bl	8002894 <memset>
    HAL_UART_Receive_IT(&huart3, &data, 1);
 8002472:	2201      	movs	r2, #1
 8002474:	4907      	ldr	r1, [pc, #28]	; (8002494 <drv_esp_init+0x74>)
 8002476:	4804      	ldr	r0, [pc, #16]	; (8002488 <drv_esp_init+0x68>)
 8002478:	f7ff f9ac 	bl	80017d4 <HAL_UART_Receive_IT>

    return esp_reset();
 800247c:	f7ff ffba 	bl	80023f4 <esp_reset>
 8002480:	4603      	mov	r3, r0
}
 8002482:	4618      	mov	r0, r3
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200008ec 	.word	0x200008ec
 800248c:	40004800 	.word	0x40004800
 8002490:	200000d4 	.word	0x200000d4
 8002494:	200004e5 	.word	0x200004e5

08002498 <HAL_UART_RxCpltCallback>:

    return 0;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART3)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <HAL_UART_RxCpltCallback+0x58>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d11d      	bne.n	80024e6 <HAL_UART_RxCpltCallback+0x4e>
    {
        if(cb_data.length < MAX_ESP_RX_BUFFER)
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <HAL_UART_RxCpltCallback+0x5c>)
 80024ac:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80024b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024b4:	d20d      	bcs.n	80024d2 <HAL_UART_RxCpltCallback+0x3a>
            cb_data.buf[cb_data.length++] = data;
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <HAL_UART_RxCpltCallback+0x5c>)
 80024b8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	b291      	uxth	r1, r2
 80024c0:	4a0c      	ldr	r2, [pc, #48]	; (80024f4 <HAL_UART_RxCpltCallback+0x5c>)
 80024c2:	f8a2 1400 	strh.w	r1, [r2, #1024]	; 0x400
 80024c6:	461a      	mov	r2, r3
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_UART_RxCpltCallback+0x60>)
 80024ca:	7819      	ldrb	r1, [r3, #0]
 80024cc:	4b09      	ldr	r3, [pc, #36]	; (80024f4 <HAL_UART_RxCpltCallback+0x5c>)
 80024ce:	5499      	strb	r1, [r3, r2]
 80024d0:	e004      	b.n	80024dc <HAL_UART_RxCpltCallback+0x44>
        else
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 80024d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024d6:	4809      	ldr	r0, [pc, #36]	; (80024fc <HAL_UART_RxCpltCallback+0x64>)
 80024d8:	f7fe fc5e 	bl	8000d98 <HAL_GPIO_TogglePin>
        HAL_UART_Receive_IT(huart, &data, 1);
 80024dc:	2201      	movs	r2, #1
 80024de:	4906      	ldr	r1, [pc, #24]	; (80024f8 <HAL_UART_RxCpltCallback+0x60>)
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f7ff f977 	bl	80017d4 <HAL_UART_Receive_IT>
    }
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40004800 	.word	0x40004800
 80024f4:	200004e8 	.word	0x200004e8
 80024f8:	200004e5 	.word	0x200004e5
 80024fc:	40011400 	.word	0x40011400

08002500 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_0)
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d10a      	bne.n	8002526 <HAL_GPIO_EXTI_Callback+0x26>
    {
        if(is_run)
 8002510:	4b07      	ldr	r3, [pc, #28]	; (8002530 <HAL_GPIO_EXTI_Callback+0x30>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d006      	beq.n	8002526 <HAL_GPIO_EXTI_Callback+0x26>
        {
            printf("ISR :: %s() : esp server stop...\r\n", __func__);
 8002518:	4906      	ldr	r1, [pc, #24]	; (8002534 <HAL_GPIO_EXTI_Callback+0x34>)
 800251a:	4807      	ldr	r0, [pc, #28]	; (8002538 <HAL_GPIO_EXTI_Callback+0x38>)
 800251c:	f000 f8d0 	bl	80026c0 <iprintf>
            is_run = 0;
 8002520:	4b03      	ldr	r3, [pc, #12]	; (8002530 <HAL_GPIO_EXTI_Callback+0x30>)
 8002522:	2200      	movs	r2, #0
 8002524:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8002526:	bf00      	nop
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	200004e4 	.word	0x200004e4
 8002534:	080039a4 	.word	0x080039a4
 8002538:	08003954 	.word	0x08003954

0800253c <std>:
 800253c:	2300      	movs	r3, #0
 800253e:	b510      	push	{r4, lr}
 8002540:	4604      	mov	r4, r0
 8002542:	e9c0 3300 	strd	r3, r3, [r0]
 8002546:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800254a:	6083      	str	r3, [r0, #8]
 800254c:	8181      	strh	r1, [r0, #12]
 800254e:	6643      	str	r3, [r0, #100]	; 0x64
 8002550:	81c2      	strh	r2, [r0, #14]
 8002552:	6183      	str	r3, [r0, #24]
 8002554:	4619      	mov	r1, r3
 8002556:	2208      	movs	r2, #8
 8002558:	305c      	adds	r0, #92	; 0x5c
 800255a:	f000 f99b 	bl	8002894 <memset>
 800255e:	4b0d      	ldr	r3, [pc, #52]	; (8002594 <std+0x58>)
 8002560:	6224      	str	r4, [r4, #32]
 8002562:	6263      	str	r3, [r4, #36]	; 0x24
 8002564:	4b0c      	ldr	r3, [pc, #48]	; (8002598 <std+0x5c>)
 8002566:	62a3      	str	r3, [r4, #40]	; 0x28
 8002568:	4b0c      	ldr	r3, [pc, #48]	; (800259c <std+0x60>)
 800256a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800256c:	4b0c      	ldr	r3, [pc, #48]	; (80025a0 <std+0x64>)
 800256e:	6323      	str	r3, [r4, #48]	; 0x30
 8002570:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <std+0x68>)
 8002572:	429c      	cmp	r4, r3
 8002574:	d006      	beq.n	8002584 <std+0x48>
 8002576:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800257a:	4294      	cmp	r4, r2
 800257c:	d002      	beq.n	8002584 <std+0x48>
 800257e:	33d0      	adds	r3, #208	; 0xd0
 8002580:	429c      	cmp	r4, r3
 8002582:	d105      	bne.n	8002590 <std+0x54>
 8002584:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800258c:	f000 ba10 	b.w	80029b0 <__retarget_lock_init_recursive>
 8002590:	bd10      	pop	{r4, pc}
 8002592:	bf00      	nop
 8002594:	080026e5 	.word	0x080026e5
 8002598:	08002707 	.word	0x08002707
 800259c:	0800273f 	.word	0x0800273f
 80025a0:	08002763 	.word	0x08002763
 80025a4:	20000934 	.word	0x20000934

080025a8 <stdio_exit_handler>:
 80025a8:	4a02      	ldr	r2, [pc, #8]	; (80025b4 <stdio_exit_handler+0xc>)
 80025aa:	4903      	ldr	r1, [pc, #12]	; (80025b8 <stdio_exit_handler+0x10>)
 80025ac:	4803      	ldr	r0, [pc, #12]	; (80025bc <stdio_exit_handler+0x14>)
 80025ae:	f000 b869 	b.w	8002684 <_fwalk_sglue>
 80025b2:	bf00      	nop
 80025b4:	2000000c 	.word	0x2000000c
 80025b8:	0800326d 	.word	0x0800326d
 80025bc:	20000018 	.word	0x20000018

080025c0 <cleanup_stdio>:
 80025c0:	6841      	ldr	r1, [r0, #4]
 80025c2:	4b0c      	ldr	r3, [pc, #48]	; (80025f4 <cleanup_stdio+0x34>)
 80025c4:	b510      	push	{r4, lr}
 80025c6:	4299      	cmp	r1, r3
 80025c8:	4604      	mov	r4, r0
 80025ca:	d001      	beq.n	80025d0 <cleanup_stdio+0x10>
 80025cc:	f000 fe4e 	bl	800326c <_fflush_r>
 80025d0:	68a1      	ldr	r1, [r4, #8]
 80025d2:	4b09      	ldr	r3, [pc, #36]	; (80025f8 <cleanup_stdio+0x38>)
 80025d4:	4299      	cmp	r1, r3
 80025d6:	d002      	beq.n	80025de <cleanup_stdio+0x1e>
 80025d8:	4620      	mov	r0, r4
 80025da:	f000 fe47 	bl	800326c <_fflush_r>
 80025de:	68e1      	ldr	r1, [r4, #12]
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <cleanup_stdio+0x3c>)
 80025e2:	4299      	cmp	r1, r3
 80025e4:	d004      	beq.n	80025f0 <cleanup_stdio+0x30>
 80025e6:	4620      	mov	r0, r4
 80025e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025ec:	f000 be3e 	b.w	800326c <_fflush_r>
 80025f0:	bd10      	pop	{r4, pc}
 80025f2:	bf00      	nop
 80025f4:	20000934 	.word	0x20000934
 80025f8:	2000099c 	.word	0x2000099c
 80025fc:	20000a04 	.word	0x20000a04

08002600 <global_stdio_init.part.0>:
 8002600:	b510      	push	{r4, lr}
 8002602:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <global_stdio_init.part.0+0x30>)
 8002604:	4c0b      	ldr	r4, [pc, #44]	; (8002634 <global_stdio_init.part.0+0x34>)
 8002606:	4a0c      	ldr	r2, [pc, #48]	; (8002638 <global_stdio_init.part.0+0x38>)
 8002608:	4620      	mov	r0, r4
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	2104      	movs	r1, #4
 800260e:	2200      	movs	r2, #0
 8002610:	f7ff ff94 	bl	800253c <std>
 8002614:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002618:	2201      	movs	r2, #1
 800261a:	2109      	movs	r1, #9
 800261c:	f7ff ff8e 	bl	800253c <std>
 8002620:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002624:	2202      	movs	r2, #2
 8002626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800262a:	2112      	movs	r1, #18
 800262c:	f7ff bf86 	b.w	800253c <std>
 8002630:	20000a6c 	.word	0x20000a6c
 8002634:	20000934 	.word	0x20000934
 8002638:	080025a9 	.word	0x080025a9

0800263c <__sfp_lock_acquire>:
 800263c:	4801      	ldr	r0, [pc, #4]	; (8002644 <__sfp_lock_acquire+0x8>)
 800263e:	f000 b9b8 	b.w	80029b2 <__retarget_lock_acquire_recursive>
 8002642:	bf00      	nop
 8002644:	20000a75 	.word	0x20000a75

08002648 <__sfp_lock_release>:
 8002648:	4801      	ldr	r0, [pc, #4]	; (8002650 <__sfp_lock_release+0x8>)
 800264a:	f000 b9b3 	b.w	80029b4 <__retarget_lock_release_recursive>
 800264e:	bf00      	nop
 8002650:	20000a75 	.word	0x20000a75

08002654 <__sinit>:
 8002654:	b510      	push	{r4, lr}
 8002656:	4604      	mov	r4, r0
 8002658:	f7ff fff0 	bl	800263c <__sfp_lock_acquire>
 800265c:	6a23      	ldr	r3, [r4, #32]
 800265e:	b11b      	cbz	r3, 8002668 <__sinit+0x14>
 8002660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002664:	f7ff bff0 	b.w	8002648 <__sfp_lock_release>
 8002668:	4b04      	ldr	r3, [pc, #16]	; (800267c <__sinit+0x28>)
 800266a:	6223      	str	r3, [r4, #32]
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <__sinit+0x2c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1f5      	bne.n	8002660 <__sinit+0xc>
 8002674:	f7ff ffc4 	bl	8002600 <global_stdio_init.part.0>
 8002678:	e7f2      	b.n	8002660 <__sinit+0xc>
 800267a:	bf00      	nop
 800267c:	080025c1 	.word	0x080025c1
 8002680:	20000a6c 	.word	0x20000a6c

08002684 <_fwalk_sglue>:
 8002684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002688:	4607      	mov	r7, r0
 800268a:	4688      	mov	r8, r1
 800268c:	4614      	mov	r4, r2
 800268e:	2600      	movs	r6, #0
 8002690:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002694:	f1b9 0901 	subs.w	r9, r9, #1
 8002698:	d505      	bpl.n	80026a6 <_fwalk_sglue+0x22>
 800269a:	6824      	ldr	r4, [r4, #0]
 800269c:	2c00      	cmp	r4, #0
 800269e:	d1f7      	bne.n	8002690 <_fwalk_sglue+0xc>
 80026a0:	4630      	mov	r0, r6
 80026a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80026a6:	89ab      	ldrh	r3, [r5, #12]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d907      	bls.n	80026bc <_fwalk_sglue+0x38>
 80026ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80026b0:	3301      	adds	r3, #1
 80026b2:	d003      	beq.n	80026bc <_fwalk_sglue+0x38>
 80026b4:	4629      	mov	r1, r5
 80026b6:	4638      	mov	r0, r7
 80026b8:	47c0      	blx	r8
 80026ba:	4306      	orrs	r6, r0
 80026bc:	3568      	adds	r5, #104	; 0x68
 80026be:	e7e9      	b.n	8002694 <_fwalk_sglue+0x10>

080026c0 <iprintf>:
 80026c0:	b40f      	push	{r0, r1, r2, r3}
 80026c2:	b507      	push	{r0, r1, r2, lr}
 80026c4:	4906      	ldr	r1, [pc, #24]	; (80026e0 <iprintf+0x20>)
 80026c6:	ab04      	add	r3, sp, #16
 80026c8:	6808      	ldr	r0, [r1, #0]
 80026ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80026ce:	6881      	ldr	r1, [r0, #8]
 80026d0:	9301      	str	r3, [sp, #4]
 80026d2:	f000 fa9b 	bl	8002c0c <_vfiprintf_r>
 80026d6:	b003      	add	sp, #12
 80026d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026dc:	b004      	add	sp, #16
 80026de:	4770      	bx	lr
 80026e0:	20000064 	.word	0x20000064

080026e4 <__sread>:
 80026e4:	b510      	push	{r4, lr}
 80026e6:	460c      	mov	r4, r1
 80026e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026ec:	f000 f912 	bl	8002914 <_read_r>
 80026f0:	2800      	cmp	r0, #0
 80026f2:	bfab      	itete	ge
 80026f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80026f6:	89a3      	ldrhlt	r3, [r4, #12]
 80026f8:	181b      	addge	r3, r3, r0
 80026fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80026fe:	bfac      	ite	ge
 8002700:	6563      	strge	r3, [r4, #84]	; 0x54
 8002702:	81a3      	strhlt	r3, [r4, #12]
 8002704:	bd10      	pop	{r4, pc}

08002706 <__swrite>:
 8002706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800270a:	461f      	mov	r7, r3
 800270c:	898b      	ldrh	r3, [r1, #12]
 800270e:	4605      	mov	r5, r0
 8002710:	05db      	lsls	r3, r3, #23
 8002712:	460c      	mov	r4, r1
 8002714:	4616      	mov	r6, r2
 8002716:	d505      	bpl.n	8002724 <__swrite+0x1e>
 8002718:	2302      	movs	r3, #2
 800271a:	2200      	movs	r2, #0
 800271c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002720:	f000 f8e6 	bl	80028f0 <_lseek_r>
 8002724:	89a3      	ldrh	r3, [r4, #12]
 8002726:	4632      	mov	r2, r6
 8002728:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800272c:	81a3      	strh	r3, [r4, #12]
 800272e:	4628      	mov	r0, r5
 8002730:	463b      	mov	r3, r7
 8002732:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002736:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800273a:	f000 b8fd 	b.w	8002938 <_write_r>

0800273e <__sseek>:
 800273e:	b510      	push	{r4, lr}
 8002740:	460c      	mov	r4, r1
 8002742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002746:	f000 f8d3 	bl	80028f0 <_lseek_r>
 800274a:	1c43      	adds	r3, r0, #1
 800274c:	89a3      	ldrh	r3, [r4, #12]
 800274e:	bf15      	itete	ne
 8002750:	6560      	strne	r0, [r4, #84]	; 0x54
 8002752:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002756:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800275a:	81a3      	strheq	r3, [r4, #12]
 800275c:	bf18      	it	ne
 800275e:	81a3      	strhne	r3, [r4, #12]
 8002760:	bd10      	pop	{r4, pc}

08002762 <__sclose>:
 8002762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002766:	f000 b8b3 	b.w	80028d0 <_close_r>

0800276a <__swbuf_r>:
 800276a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276c:	460e      	mov	r6, r1
 800276e:	4614      	mov	r4, r2
 8002770:	4605      	mov	r5, r0
 8002772:	b118      	cbz	r0, 800277c <__swbuf_r+0x12>
 8002774:	6a03      	ldr	r3, [r0, #32]
 8002776:	b90b      	cbnz	r3, 800277c <__swbuf_r+0x12>
 8002778:	f7ff ff6c 	bl	8002654 <__sinit>
 800277c:	69a3      	ldr	r3, [r4, #24]
 800277e:	60a3      	str	r3, [r4, #8]
 8002780:	89a3      	ldrh	r3, [r4, #12]
 8002782:	071a      	lsls	r2, r3, #28
 8002784:	d525      	bpl.n	80027d2 <__swbuf_r+0x68>
 8002786:	6923      	ldr	r3, [r4, #16]
 8002788:	b31b      	cbz	r3, 80027d2 <__swbuf_r+0x68>
 800278a:	6823      	ldr	r3, [r4, #0]
 800278c:	6922      	ldr	r2, [r4, #16]
 800278e:	b2f6      	uxtb	r6, r6
 8002790:	1a98      	subs	r0, r3, r2
 8002792:	6963      	ldr	r3, [r4, #20]
 8002794:	4637      	mov	r7, r6
 8002796:	4283      	cmp	r3, r0
 8002798:	dc04      	bgt.n	80027a4 <__swbuf_r+0x3a>
 800279a:	4621      	mov	r1, r4
 800279c:	4628      	mov	r0, r5
 800279e:	f000 fd65 	bl	800326c <_fflush_r>
 80027a2:	b9e0      	cbnz	r0, 80027de <__swbuf_r+0x74>
 80027a4:	68a3      	ldr	r3, [r4, #8]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	60a3      	str	r3, [r4, #8]
 80027aa:	6823      	ldr	r3, [r4, #0]
 80027ac:	1c5a      	adds	r2, r3, #1
 80027ae:	6022      	str	r2, [r4, #0]
 80027b0:	701e      	strb	r6, [r3, #0]
 80027b2:	6962      	ldr	r2, [r4, #20]
 80027b4:	1c43      	adds	r3, r0, #1
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d004      	beq.n	80027c4 <__swbuf_r+0x5a>
 80027ba:	89a3      	ldrh	r3, [r4, #12]
 80027bc:	07db      	lsls	r3, r3, #31
 80027be:	d506      	bpl.n	80027ce <__swbuf_r+0x64>
 80027c0:	2e0a      	cmp	r6, #10
 80027c2:	d104      	bne.n	80027ce <__swbuf_r+0x64>
 80027c4:	4621      	mov	r1, r4
 80027c6:	4628      	mov	r0, r5
 80027c8:	f000 fd50 	bl	800326c <_fflush_r>
 80027cc:	b938      	cbnz	r0, 80027de <__swbuf_r+0x74>
 80027ce:	4638      	mov	r0, r7
 80027d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027d2:	4621      	mov	r1, r4
 80027d4:	4628      	mov	r0, r5
 80027d6:	f000 f805 	bl	80027e4 <__swsetup_r>
 80027da:	2800      	cmp	r0, #0
 80027dc:	d0d5      	beq.n	800278a <__swbuf_r+0x20>
 80027de:	f04f 37ff 	mov.w	r7, #4294967295
 80027e2:	e7f4      	b.n	80027ce <__swbuf_r+0x64>

080027e4 <__swsetup_r>:
 80027e4:	b538      	push	{r3, r4, r5, lr}
 80027e6:	4b2a      	ldr	r3, [pc, #168]	; (8002890 <__swsetup_r+0xac>)
 80027e8:	4605      	mov	r5, r0
 80027ea:	6818      	ldr	r0, [r3, #0]
 80027ec:	460c      	mov	r4, r1
 80027ee:	b118      	cbz	r0, 80027f8 <__swsetup_r+0x14>
 80027f0:	6a03      	ldr	r3, [r0, #32]
 80027f2:	b90b      	cbnz	r3, 80027f8 <__swsetup_r+0x14>
 80027f4:	f7ff ff2e 	bl	8002654 <__sinit>
 80027f8:	89a3      	ldrh	r3, [r4, #12]
 80027fa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80027fe:	0718      	lsls	r0, r3, #28
 8002800:	d422      	bmi.n	8002848 <__swsetup_r+0x64>
 8002802:	06d9      	lsls	r1, r3, #27
 8002804:	d407      	bmi.n	8002816 <__swsetup_r+0x32>
 8002806:	2309      	movs	r3, #9
 8002808:	602b      	str	r3, [r5, #0]
 800280a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800280e:	f04f 30ff 	mov.w	r0, #4294967295
 8002812:	81a3      	strh	r3, [r4, #12]
 8002814:	e034      	b.n	8002880 <__swsetup_r+0x9c>
 8002816:	0758      	lsls	r0, r3, #29
 8002818:	d512      	bpl.n	8002840 <__swsetup_r+0x5c>
 800281a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800281c:	b141      	cbz	r1, 8002830 <__swsetup_r+0x4c>
 800281e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002822:	4299      	cmp	r1, r3
 8002824:	d002      	beq.n	800282c <__swsetup_r+0x48>
 8002826:	4628      	mov	r0, r5
 8002828:	f000 f8d4 	bl	80029d4 <_free_r>
 800282c:	2300      	movs	r3, #0
 800282e:	6363      	str	r3, [r4, #52]	; 0x34
 8002830:	89a3      	ldrh	r3, [r4, #12]
 8002832:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002836:	81a3      	strh	r3, [r4, #12]
 8002838:	2300      	movs	r3, #0
 800283a:	6063      	str	r3, [r4, #4]
 800283c:	6923      	ldr	r3, [r4, #16]
 800283e:	6023      	str	r3, [r4, #0]
 8002840:	89a3      	ldrh	r3, [r4, #12]
 8002842:	f043 0308 	orr.w	r3, r3, #8
 8002846:	81a3      	strh	r3, [r4, #12]
 8002848:	6923      	ldr	r3, [r4, #16]
 800284a:	b94b      	cbnz	r3, 8002860 <__swsetup_r+0x7c>
 800284c:	89a3      	ldrh	r3, [r4, #12]
 800284e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002852:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002856:	d003      	beq.n	8002860 <__swsetup_r+0x7c>
 8002858:	4621      	mov	r1, r4
 800285a:	4628      	mov	r0, r5
 800285c:	f000 fd53 	bl	8003306 <__smakebuf_r>
 8002860:	89a0      	ldrh	r0, [r4, #12]
 8002862:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002866:	f010 0301 	ands.w	r3, r0, #1
 800286a:	d00a      	beq.n	8002882 <__swsetup_r+0x9e>
 800286c:	2300      	movs	r3, #0
 800286e:	60a3      	str	r3, [r4, #8]
 8002870:	6963      	ldr	r3, [r4, #20]
 8002872:	425b      	negs	r3, r3
 8002874:	61a3      	str	r3, [r4, #24]
 8002876:	6923      	ldr	r3, [r4, #16]
 8002878:	b943      	cbnz	r3, 800288c <__swsetup_r+0xa8>
 800287a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800287e:	d1c4      	bne.n	800280a <__swsetup_r+0x26>
 8002880:	bd38      	pop	{r3, r4, r5, pc}
 8002882:	0781      	lsls	r1, r0, #30
 8002884:	bf58      	it	pl
 8002886:	6963      	ldrpl	r3, [r4, #20]
 8002888:	60a3      	str	r3, [r4, #8]
 800288a:	e7f4      	b.n	8002876 <__swsetup_r+0x92>
 800288c:	2000      	movs	r0, #0
 800288e:	e7f7      	b.n	8002880 <__swsetup_r+0x9c>
 8002890:	20000064 	.word	0x20000064

08002894 <memset>:
 8002894:	4603      	mov	r3, r0
 8002896:	4402      	add	r2, r0
 8002898:	4293      	cmp	r3, r2
 800289a:	d100      	bne.n	800289e <memset+0xa>
 800289c:	4770      	bx	lr
 800289e:	f803 1b01 	strb.w	r1, [r3], #1
 80028a2:	e7f9      	b.n	8002898 <memset+0x4>

080028a4 <strstr>:
 80028a4:	780a      	ldrb	r2, [r1, #0]
 80028a6:	b570      	push	{r4, r5, r6, lr}
 80028a8:	b96a      	cbnz	r2, 80028c6 <strstr+0x22>
 80028aa:	bd70      	pop	{r4, r5, r6, pc}
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d109      	bne.n	80028c4 <strstr+0x20>
 80028b0:	460c      	mov	r4, r1
 80028b2:	4605      	mov	r5, r0
 80028b4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0f6      	beq.n	80028aa <strstr+0x6>
 80028bc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80028c0:	429e      	cmp	r6, r3
 80028c2:	d0f7      	beq.n	80028b4 <strstr+0x10>
 80028c4:	3001      	adds	r0, #1
 80028c6:	7803      	ldrb	r3, [r0, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1ef      	bne.n	80028ac <strstr+0x8>
 80028cc:	4618      	mov	r0, r3
 80028ce:	e7ec      	b.n	80028aa <strstr+0x6>

080028d0 <_close_r>:
 80028d0:	b538      	push	{r3, r4, r5, lr}
 80028d2:	2300      	movs	r3, #0
 80028d4:	4d05      	ldr	r5, [pc, #20]	; (80028ec <_close_r+0x1c>)
 80028d6:	4604      	mov	r4, r0
 80028d8:	4608      	mov	r0, r1
 80028da:	602b      	str	r3, [r5, #0]
 80028dc:	f7fd fda3 	bl	8000426 <_close>
 80028e0:	1c43      	adds	r3, r0, #1
 80028e2:	d102      	bne.n	80028ea <_close_r+0x1a>
 80028e4:	682b      	ldr	r3, [r5, #0]
 80028e6:	b103      	cbz	r3, 80028ea <_close_r+0x1a>
 80028e8:	6023      	str	r3, [r4, #0]
 80028ea:	bd38      	pop	{r3, r4, r5, pc}
 80028ec:	20000a70 	.word	0x20000a70

080028f0 <_lseek_r>:
 80028f0:	b538      	push	{r3, r4, r5, lr}
 80028f2:	4604      	mov	r4, r0
 80028f4:	4608      	mov	r0, r1
 80028f6:	4611      	mov	r1, r2
 80028f8:	2200      	movs	r2, #0
 80028fa:	4d05      	ldr	r5, [pc, #20]	; (8002910 <_lseek_r+0x20>)
 80028fc:	602a      	str	r2, [r5, #0]
 80028fe:	461a      	mov	r2, r3
 8002900:	f7fd fdb5 	bl	800046e <_lseek>
 8002904:	1c43      	adds	r3, r0, #1
 8002906:	d102      	bne.n	800290e <_lseek_r+0x1e>
 8002908:	682b      	ldr	r3, [r5, #0]
 800290a:	b103      	cbz	r3, 800290e <_lseek_r+0x1e>
 800290c:	6023      	str	r3, [r4, #0]
 800290e:	bd38      	pop	{r3, r4, r5, pc}
 8002910:	20000a70 	.word	0x20000a70

08002914 <_read_r>:
 8002914:	b538      	push	{r3, r4, r5, lr}
 8002916:	4604      	mov	r4, r0
 8002918:	4608      	mov	r0, r1
 800291a:	4611      	mov	r1, r2
 800291c:	2200      	movs	r2, #0
 800291e:	4d05      	ldr	r5, [pc, #20]	; (8002934 <_read_r+0x20>)
 8002920:	602a      	str	r2, [r5, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	f7fd fd46 	bl	80003b4 <_read>
 8002928:	1c43      	adds	r3, r0, #1
 800292a:	d102      	bne.n	8002932 <_read_r+0x1e>
 800292c:	682b      	ldr	r3, [r5, #0]
 800292e:	b103      	cbz	r3, 8002932 <_read_r+0x1e>
 8002930:	6023      	str	r3, [r4, #0]
 8002932:	bd38      	pop	{r3, r4, r5, pc}
 8002934:	20000a70 	.word	0x20000a70

08002938 <_write_r>:
 8002938:	b538      	push	{r3, r4, r5, lr}
 800293a:	4604      	mov	r4, r0
 800293c:	4608      	mov	r0, r1
 800293e:	4611      	mov	r1, r2
 8002940:	2200      	movs	r2, #0
 8002942:	4d05      	ldr	r5, [pc, #20]	; (8002958 <_write_r+0x20>)
 8002944:	602a      	str	r2, [r5, #0]
 8002946:	461a      	mov	r2, r3
 8002948:	f7fd fd51 	bl	80003ee <_write>
 800294c:	1c43      	adds	r3, r0, #1
 800294e:	d102      	bne.n	8002956 <_write_r+0x1e>
 8002950:	682b      	ldr	r3, [r5, #0]
 8002952:	b103      	cbz	r3, 8002956 <_write_r+0x1e>
 8002954:	6023      	str	r3, [r4, #0]
 8002956:	bd38      	pop	{r3, r4, r5, pc}
 8002958:	20000a70 	.word	0x20000a70

0800295c <__errno>:
 800295c:	4b01      	ldr	r3, [pc, #4]	; (8002964 <__errno+0x8>)
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	20000064 	.word	0x20000064

08002968 <__libc_init_array>:
 8002968:	b570      	push	{r4, r5, r6, lr}
 800296a:	2600      	movs	r6, #0
 800296c:	4d0c      	ldr	r5, [pc, #48]	; (80029a0 <__libc_init_array+0x38>)
 800296e:	4c0d      	ldr	r4, [pc, #52]	; (80029a4 <__libc_init_array+0x3c>)
 8002970:	1b64      	subs	r4, r4, r5
 8002972:	10a4      	asrs	r4, r4, #2
 8002974:	42a6      	cmp	r6, r4
 8002976:	d109      	bne.n	800298c <__libc_init_array+0x24>
 8002978:	f000 fd42 	bl	8003400 <_init>
 800297c:	2600      	movs	r6, #0
 800297e:	4d0a      	ldr	r5, [pc, #40]	; (80029a8 <__libc_init_array+0x40>)
 8002980:	4c0a      	ldr	r4, [pc, #40]	; (80029ac <__libc_init_array+0x44>)
 8002982:	1b64      	subs	r4, r4, r5
 8002984:	10a4      	asrs	r4, r4, #2
 8002986:	42a6      	cmp	r6, r4
 8002988:	d105      	bne.n	8002996 <__libc_init_array+0x2e>
 800298a:	bd70      	pop	{r4, r5, r6, pc}
 800298c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002990:	4798      	blx	r3
 8002992:	3601      	adds	r6, #1
 8002994:	e7ee      	b.n	8002974 <__libc_init_array+0xc>
 8002996:	f855 3b04 	ldr.w	r3, [r5], #4
 800299a:	4798      	blx	r3
 800299c:	3601      	adds	r6, #1
 800299e:	e7f2      	b.n	8002986 <__libc_init_array+0x1e>
 80029a0:	080039f0 	.word	0x080039f0
 80029a4:	080039f0 	.word	0x080039f0
 80029a8:	080039f0 	.word	0x080039f0
 80029ac:	080039f4 	.word	0x080039f4

080029b0 <__retarget_lock_init_recursive>:
 80029b0:	4770      	bx	lr

080029b2 <__retarget_lock_acquire_recursive>:
 80029b2:	4770      	bx	lr

080029b4 <__retarget_lock_release_recursive>:
 80029b4:	4770      	bx	lr

080029b6 <memcpy>:
 80029b6:	440a      	add	r2, r1
 80029b8:	4291      	cmp	r1, r2
 80029ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80029be:	d100      	bne.n	80029c2 <memcpy+0xc>
 80029c0:	4770      	bx	lr
 80029c2:	b510      	push	{r4, lr}
 80029c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029c8:	4291      	cmp	r1, r2
 80029ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029ce:	d1f9      	bne.n	80029c4 <memcpy+0xe>
 80029d0:	bd10      	pop	{r4, pc}
	...

080029d4 <_free_r>:
 80029d4:	b538      	push	{r3, r4, r5, lr}
 80029d6:	4605      	mov	r5, r0
 80029d8:	2900      	cmp	r1, #0
 80029da:	d040      	beq.n	8002a5e <_free_r+0x8a>
 80029dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029e0:	1f0c      	subs	r4, r1, #4
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	bfb8      	it	lt
 80029e6:	18e4      	addlt	r4, r4, r3
 80029e8:	f000 f8dc 	bl	8002ba4 <__malloc_lock>
 80029ec:	4a1c      	ldr	r2, [pc, #112]	; (8002a60 <_free_r+0x8c>)
 80029ee:	6813      	ldr	r3, [r2, #0]
 80029f0:	b933      	cbnz	r3, 8002a00 <_free_r+0x2c>
 80029f2:	6063      	str	r3, [r4, #4]
 80029f4:	6014      	str	r4, [r2, #0]
 80029f6:	4628      	mov	r0, r5
 80029f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80029fc:	f000 b8d8 	b.w	8002bb0 <__malloc_unlock>
 8002a00:	42a3      	cmp	r3, r4
 8002a02:	d908      	bls.n	8002a16 <_free_r+0x42>
 8002a04:	6820      	ldr	r0, [r4, #0]
 8002a06:	1821      	adds	r1, r4, r0
 8002a08:	428b      	cmp	r3, r1
 8002a0a:	bf01      	itttt	eq
 8002a0c:	6819      	ldreq	r1, [r3, #0]
 8002a0e:	685b      	ldreq	r3, [r3, #4]
 8002a10:	1809      	addeq	r1, r1, r0
 8002a12:	6021      	streq	r1, [r4, #0]
 8002a14:	e7ed      	b.n	80029f2 <_free_r+0x1e>
 8002a16:	461a      	mov	r2, r3
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	b10b      	cbz	r3, 8002a20 <_free_r+0x4c>
 8002a1c:	42a3      	cmp	r3, r4
 8002a1e:	d9fa      	bls.n	8002a16 <_free_r+0x42>
 8002a20:	6811      	ldr	r1, [r2, #0]
 8002a22:	1850      	adds	r0, r2, r1
 8002a24:	42a0      	cmp	r0, r4
 8002a26:	d10b      	bne.n	8002a40 <_free_r+0x6c>
 8002a28:	6820      	ldr	r0, [r4, #0]
 8002a2a:	4401      	add	r1, r0
 8002a2c:	1850      	adds	r0, r2, r1
 8002a2e:	4283      	cmp	r3, r0
 8002a30:	6011      	str	r1, [r2, #0]
 8002a32:	d1e0      	bne.n	80029f6 <_free_r+0x22>
 8002a34:	6818      	ldr	r0, [r3, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	4408      	add	r0, r1
 8002a3a:	6010      	str	r0, [r2, #0]
 8002a3c:	6053      	str	r3, [r2, #4]
 8002a3e:	e7da      	b.n	80029f6 <_free_r+0x22>
 8002a40:	d902      	bls.n	8002a48 <_free_r+0x74>
 8002a42:	230c      	movs	r3, #12
 8002a44:	602b      	str	r3, [r5, #0]
 8002a46:	e7d6      	b.n	80029f6 <_free_r+0x22>
 8002a48:	6820      	ldr	r0, [r4, #0]
 8002a4a:	1821      	adds	r1, r4, r0
 8002a4c:	428b      	cmp	r3, r1
 8002a4e:	bf01      	itttt	eq
 8002a50:	6819      	ldreq	r1, [r3, #0]
 8002a52:	685b      	ldreq	r3, [r3, #4]
 8002a54:	1809      	addeq	r1, r1, r0
 8002a56:	6021      	streq	r1, [r4, #0]
 8002a58:	6063      	str	r3, [r4, #4]
 8002a5a:	6054      	str	r4, [r2, #4]
 8002a5c:	e7cb      	b.n	80029f6 <_free_r+0x22>
 8002a5e:	bd38      	pop	{r3, r4, r5, pc}
 8002a60:	20000a78 	.word	0x20000a78

08002a64 <sbrk_aligned>:
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	4e0e      	ldr	r6, [pc, #56]	; (8002aa0 <sbrk_aligned+0x3c>)
 8002a68:	460c      	mov	r4, r1
 8002a6a:	6831      	ldr	r1, [r6, #0]
 8002a6c:	4605      	mov	r5, r0
 8002a6e:	b911      	cbnz	r1, 8002a76 <sbrk_aligned+0x12>
 8002a70:	f000 fca8 	bl	80033c4 <_sbrk_r>
 8002a74:	6030      	str	r0, [r6, #0]
 8002a76:	4621      	mov	r1, r4
 8002a78:	4628      	mov	r0, r5
 8002a7a:	f000 fca3 	bl	80033c4 <_sbrk_r>
 8002a7e:	1c43      	adds	r3, r0, #1
 8002a80:	d00a      	beq.n	8002a98 <sbrk_aligned+0x34>
 8002a82:	1cc4      	adds	r4, r0, #3
 8002a84:	f024 0403 	bic.w	r4, r4, #3
 8002a88:	42a0      	cmp	r0, r4
 8002a8a:	d007      	beq.n	8002a9c <sbrk_aligned+0x38>
 8002a8c:	1a21      	subs	r1, r4, r0
 8002a8e:	4628      	mov	r0, r5
 8002a90:	f000 fc98 	bl	80033c4 <_sbrk_r>
 8002a94:	3001      	adds	r0, #1
 8002a96:	d101      	bne.n	8002a9c <sbrk_aligned+0x38>
 8002a98:	f04f 34ff 	mov.w	r4, #4294967295
 8002a9c:	4620      	mov	r0, r4
 8002a9e:	bd70      	pop	{r4, r5, r6, pc}
 8002aa0:	20000a7c 	.word	0x20000a7c

08002aa4 <_malloc_r>:
 8002aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002aa8:	1ccd      	adds	r5, r1, #3
 8002aaa:	f025 0503 	bic.w	r5, r5, #3
 8002aae:	3508      	adds	r5, #8
 8002ab0:	2d0c      	cmp	r5, #12
 8002ab2:	bf38      	it	cc
 8002ab4:	250c      	movcc	r5, #12
 8002ab6:	2d00      	cmp	r5, #0
 8002ab8:	4607      	mov	r7, r0
 8002aba:	db01      	blt.n	8002ac0 <_malloc_r+0x1c>
 8002abc:	42a9      	cmp	r1, r5
 8002abe:	d905      	bls.n	8002acc <_malloc_r+0x28>
 8002ac0:	230c      	movs	r3, #12
 8002ac2:	2600      	movs	r6, #0
 8002ac4:	603b      	str	r3, [r7, #0]
 8002ac6:	4630      	mov	r0, r6
 8002ac8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002acc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002ba0 <_malloc_r+0xfc>
 8002ad0:	f000 f868 	bl	8002ba4 <__malloc_lock>
 8002ad4:	f8d8 3000 	ldr.w	r3, [r8]
 8002ad8:	461c      	mov	r4, r3
 8002ada:	bb5c      	cbnz	r4, 8002b34 <_malloc_r+0x90>
 8002adc:	4629      	mov	r1, r5
 8002ade:	4638      	mov	r0, r7
 8002ae0:	f7ff ffc0 	bl	8002a64 <sbrk_aligned>
 8002ae4:	1c43      	adds	r3, r0, #1
 8002ae6:	4604      	mov	r4, r0
 8002ae8:	d155      	bne.n	8002b96 <_malloc_r+0xf2>
 8002aea:	f8d8 4000 	ldr.w	r4, [r8]
 8002aee:	4626      	mov	r6, r4
 8002af0:	2e00      	cmp	r6, #0
 8002af2:	d145      	bne.n	8002b80 <_malloc_r+0xdc>
 8002af4:	2c00      	cmp	r4, #0
 8002af6:	d048      	beq.n	8002b8a <_malloc_r+0xe6>
 8002af8:	6823      	ldr	r3, [r4, #0]
 8002afa:	4631      	mov	r1, r6
 8002afc:	4638      	mov	r0, r7
 8002afe:	eb04 0903 	add.w	r9, r4, r3
 8002b02:	f000 fc5f 	bl	80033c4 <_sbrk_r>
 8002b06:	4581      	cmp	r9, r0
 8002b08:	d13f      	bne.n	8002b8a <_malloc_r+0xe6>
 8002b0a:	6821      	ldr	r1, [r4, #0]
 8002b0c:	4638      	mov	r0, r7
 8002b0e:	1a6d      	subs	r5, r5, r1
 8002b10:	4629      	mov	r1, r5
 8002b12:	f7ff ffa7 	bl	8002a64 <sbrk_aligned>
 8002b16:	3001      	adds	r0, #1
 8002b18:	d037      	beq.n	8002b8a <_malloc_r+0xe6>
 8002b1a:	6823      	ldr	r3, [r4, #0]
 8002b1c:	442b      	add	r3, r5
 8002b1e:	6023      	str	r3, [r4, #0]
 8002b20:	f8d8 3000 	ldr.w	r3, [r8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d038      	beq.n	8002b9a <_malloc_r+0xf6>
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	42a2      	cmp	r2, r4
 8002b2c:	d12b      	bne.n	8002b86 <_malloc_r+0xe2>
 8002b2e:	2200      	movs	r2, #0
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	e00f      	b.n	8002b54 <_malloc_r+0xb0>
 8002b34:	6822      	ldr	r2, [r4, #0]
 8002b36:	1b52      	subs	r2, r2, r5
 8002b38:	d41f      	bmi.n	8002b7a <_malloc_r+0xd6>
 8002b3a:	2a0b      	cmp	r2, #11
 8002b3c:	d917      	bls.n	8002b6e <_malloc_r+0xca>
 8002b3e:	1961      	adds	r1, r4, r5
 8002b40:	42a3      	cmp	r3, r4
 8002b42:	6025      	str	r5, [r4, #0]
 8002b44:	bf18      	it	ne
 8002b46:	6059      	strne	r1, [r3, #4]
 8002b48:	6863      	ldr	r3, [r4, #4]
 8002b4a:	bf08      	it	eq
 8002b4c:	f8c8 1000 	streq.w	r1, [r8]
 8002b50:	5162      	str	r2, [r4, r5]
 8002b52:	604b      	str	r3, [r1, #4]
 8002b54:	4638      	mov	r0, r7
 8002b56:	f104 060b 	add.w	r6, r4, #11
 8002b5a:	f000 f829 	bl	8002bb0 <__malloc_unlock>
 8002b5e:	f026 0607 	bic.w	r6, r6, #7
 8002b62:	1d23      	adds	r3, r4, #4
 8002b64:	1af2      	subs	r2, r6, r3
 8002b66:	d0ae      	beq.n	8002ac6 <_malloc_r+0x22>
 8002b68:	1b9b      	subs	r3, r3, r6
 8002b6a:	50a3      	str	r3, [r4, r2]
 8002b6c:	e7ab      	b.n	8002ac6 <_malloc_r+0x22>
 8002b6e:	42a3      	cmp	r3, r4
 8002b70:	6862      	ldr	r2, [r4, #4]
 8002b72:	d1dd      	bne.n	8002b30 <_malloc_r+0x8c>
 8002b74:	f8c8 2000 	str.w	r2, [r8]
 8002b78:	e7ec      	b.n	8002b54 <_malloc_r+0xb0>
 8002b7a:	4623      	mov	r3, r4
 8002b7c:	6864      	ldr	r4, [r4, #4]
 8002b7e:	e7ac      	b.n	8002ada <_malloc_r+0x36>
 8002b80:	4634      	mov	r4, r6
 8002b82:	6876      	ldr	r6, [r6, #4]
 8002b84:	e7b4      	b.n	8002af0 <_malloc_r+0x4c>
 8002b86:	4613      	mov	r3, r2
 8002b88:	e7cc      	b.n	8002b24 <_malloc_r+0x80>
 8002b8a:	230c      	movs	r3, #12
 8002b8c:	4638      	mov	r0, r7
 8002b8e:	603b      	str	r3, [r7, #0]
 8002b90:	f000 f80e 	bl	8002bb0 <__malloc_unlock>
 8002b94:	e797      	b.n	8002ac6 <_malloc_r+0x22>
 8002b96:	6025      	str	r5, [r4, #0]
 8002b98:	e7dc      	b.n	8002b54 <_malloc_r+0xb0>
 8002b9a:	605b      	str	r3, [r3, #4]
 8002b9c:	deff      	udf	#255	; 0xff
 8002b9e:	bf00      	nop
 8002ba0:	20000a78 	.word	0x20000a78

08002ba4 <__malloc_lock>:
 8002ba4:	4801      	ldr	r0, [pc, #4]	; (8002bac <__malloc_lock+0x8>)
 8002ba6:	f7ff bf04 	b.w	80029b2 <__retarget_lock_acquire_recursive>
 8002baa:	bf00      	nop
 8002bac:	20000a74 	.word	0x20000a74

08002bb0 <__malloc_unlock>:
 8002bb0:	4801      	ldr	r0, [pc, #4]	; (8002bb8 <__malloc_unlock+0x8>)
 8002bb2:	f7ff beff 	b.w	80029b4 <__retarget_lock_release_recursive>
 8002bb6:	bf00      	nop
 8002bb8:	20000a74 	.word	0x20000a74

08002bbc <__sfputc_r>:
 8002bbc:	6893      	ldr	r3, [r2, #8]
 8002bbe:	b410      	push	{r4}
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	6093      	str	r3, [r2, #8]
 8002bc6:	da07      	bge.n	8002bd8 <__sfputc_r+0x1c>
 8002bc8:	6994      	ldr	r4, [r2, #24]
 8002bca:	42a3      	cmp	r3, r4
 8002bcc:	db01      	blt.n	8002bd2 <__sfputc_r+0x16>
 8002bce:	290a      	cmp	r1, #10
 8002bd0:	d102      	bne.n	8002bd8 <__sfputc_r+0x1c>
 8002bd2:	bc10      	pop	{r4}
 8002bd4:	f7ff bdc9 	b.w	800276a <__swbuf_r>
 8002bd8:	6813      	ldr	r3, [r2, #0]
 8002bda:	1c58      	adds	r0, r3, #1
 8002bdc:	6010      	str	r0, [r2, #0]
 8002bde:	7019      	strb	r1, [r3, #0]
 8002be0:	4608      	mov	r0, r1
 8002be2:	bc10      	pop	{r4}
 8002be4:	4770      	bx	lr

08002be6 <__sfputs_r>:
 8002be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002be8:	4606      	mov	r6, r0
 8002bea:	460f      	mov	r7, r1
 8002bec:	4614      	mov	r4, r2
 8002bee:	18d5      	adds	r5, r2, r3
 8002bf0:	42ac      	cmp	r4, r5
 8002bf2:	d101      	bne.n	8002bf8 <__sfputs_r+0x12>
 8002bf4:	2000      	movs	r0, #0
 8002bf6:	e007      	b.n	8002c08 <__sfputs_r+0x22>
 8002bf8:	463a      	mov	r2, r7
 8002bfa:	4630      	mov	r0, r6
 8002bfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c00:	f7ff ffdc 	bl	8002bbc <__sfputc_r>
 8002c04:	1c43      	adds	r3, r0, #1
 8002c06:	d1f3      	bne.n	8002bf0 <__sfputs_r+0xa>
 8002c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c0c <_vfiprintf_r>:
 8002c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c10:	460d      	mov	r5, r1
 8002c12:	4614      	mov	r4, r2
 8002c14:	4698      	mov	r8, r3
 8002c16:	4606      	mov	r6, r0
 8002c18:	b09d      	sub	sp, #116	; 0x74
 8002c1a:	b118      	cbz	r0, 8002c24 <_vfiprintf_r+0x18>
 8002c1c:	6a03      	ldr	r3, [r0, #32]
 8002c1e:	b90b      	cbnz	r3, 8002c24 <_vfiprintf_r+0x18>
 8002c20:	f7ff fd18 	bl	8002654 <__sinit>
 8002c24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c26:	07d9      	lsls	r1, r3, #31
 8002c28:	d405      	bmi.n	8002c36 <_vfiprintf_r+0x2a>
 8002c2a:	89ab      	ldrh	r3, [r5, #12]
 8002c2c:	059a      	lsls	r2, r3, #22
 8002c2e:	d402      	bmi.n	8002c36 <_vfiprintf_r+0x2a>
 8002c30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c32:	f7ff febe 	bl	80029b2 <__retarget_lock_acquire_recursive>
 8002c36:	89ab      	ldrh	r3, [r5, #12]
 8002c38:	071b      	lsls	r3, r3, #28
 8002c3a:	d501      	bpl.n	8002c40 <_vfiprintf_r+0x34>
 8002c3c:	692b      	ldr	r3, [r5, #16]
 8002c3e:	b99b      	cbnz	r3, 8002c68 <_vfiprintf_r+0x5c>
 8002c40:	4629      	mov	r1, r5
 8002c42:	4630      	mov	r0, r6
 8002c44:	f7ff fdce 	bl	80027e4 <__swsetup_r>
 8002c48:	b170      	cbz	r0, 8002c68 <_vfiprintf_r+0x5c>
 8002c4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002c4c:	07dc      	lsls	r4, r3, #31
 8002c4e:	d504      	bpl.n	8002c5a <_vfiprintf_r+0x4e>
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295
 8002c54:	b01d      	add	sp, #116	; 0x74
 8002c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c5a:	89ab      	ldrh	r3, [r5, #12]
 8002c5c:	0598      	lsls	r0, r3, #22
 8002c5e:	d4f7      	bmi.n	8002c50 <_vfiprintf_r+0x44>
 8002c60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002c62:	f7ff fea7 	bl	80029b4 <__retarget_lock_release_recursive>
 8002c66:	e7f3      	b.n	8002c50 <_vfiprintf_r+0x44>
 8002c68:	2300      	movs	r3, #0
 8002c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8002c6c:	2320      	movs	r3, #32
 8002c6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c72:	2330      	movs	r3, #48	; 0x30
 8002c74:	f04f 0901 	mov.w	r9, #1
 8002c78:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8002e2c <_vfiprintf_r+0x220>
 8002c80:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c84:	4623      	mov	r3, r4
 8002c86:	469a      	mov	sl, r3
 8002c88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c8c:	b10a      	cbz	r2, 8002c92 <_vfiprintf_r+0x86>
 8002c8e:	2a25      	cmp	r2, #37	; 0x25
 8002c90:	d1f9      	bne.n	8002c86 <_vfiprintf_r+0x7a>
 8002c92:	ebba 0b04 	subs.w	fp, sl, r4
 8002c96:	d00b      	beq.n	8002cb0 <_vfiprintf_r+0xa4>
 8002c98:	465b      	mov	r3, fp
 8002c9a:	4622      	mov	r2, r4
 8002c9c:	4629      	mov	r1, r5
 8002c9e:	4630      	mov	r0, r6
 8002ca0:	f7ff ffa1 	bl	8002be6 <__sfputs_r>
 8002ca4:	3001      	adds	r0, #1
 8002ca6:	f000 80a9 	beq.w	8002dfc <_vfiprintf_r+0x1f0>
 8002caa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cac:	445a      	add	r2, fp
 8002cae:	9209      	str	r2, [sp, #36]	; 0x24
 8002cb0:	f89a 3000 	ldrb.w	r3, [sl]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 80a1 	beq.w	8002dfc <_vfiprintf_r+0x1f0>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cc4:	f10a 0a01 	add.w	sl, sl, #1
 8002cc8:	9304      	str	r3, [sp, #16]
 8002cca:	9307      	str	r3, [sp, #28]
 8002ccc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002cd0:	931a      	str	r3, [sp, #104]	; 0x68
 8002cd2:	4654      	mov	r4, sl
 8002cd4:	2205      	movs	r2, #5
 8002cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cda:	4854      	ldr	r0, [pc, #336]	; (8002e2c <_vfiprintf_r+0x220>)
 8002cdc:	f000 fb82 	bl	80033e4 <memchr>
 8002ce0:	9a04      	ldr	r2, [sp, #16]
 8002ce2:	b9d8      	cbnz	r0, 8002d1c <_vfiprintf_r+0x110>
 8002ce4:	06d1      	lsls	r1, r2, #27
 8002ce6:	bf44      	itt	mi
 8002ce8:	2320      	movmi	r3, #32
 8002cea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cee:	0713      	lsls	r3, r2, #28
 8002cf0:	bf44      	itt	mi
 8002cf2:	232b      	movmi	r3, #43	; 0x2b
 8002cf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cf8:	f89a 3000 	ldrb.w	r3, [sl]
 8002cfc:	2b2a      	cmp	r3, #42	; 0x2a
 8002cfe:	d015      	beq.n	8002d2c <_vfiprintf_r+0x120>
 8002d00:	4654      	mov	r4, sl
 8002d02:	2000      	movs	r0, #0
 8002d04:	f04f 0c0a 	mov.w	ip, #10
 8002d08:	9a07      	ldr	r2, [sp, #28]
 8002d0a:	4621      	mov	r1, r4
 8002d0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d10:	3b30      	subs	r3, #48	; 0x30
 8002d12:	2b09      	cmp	r3, #9
 8002d14:	d94d      	bls.n	8002db2 <_vfiprintf_r+0x1a6>
 8002d16:	b1b0      	cbz	r0, 8002d46 <_vfiprintf_r+0x13a>
 8002d18:	9207      	str	r2, [sp, #28]
 8002d1a:	e014      	b.n	8002d46 <_vfiprintf_r+0x13a>
 8002d1c:	eba0 0308 	sub.w	r3, r0, r8
 8002d20:	fa09 f303 	lsl.w	r3, r9, r3
 8002d24:	4313      	orrs	r3, r2
 8002d26:	46a2      	mov	sl, r4
 8002d28:	9304      	str	r3, [sp, #16]
 8002d2a:	e7d2      	b.n	8002cd2 <_vfiprintf_r+0xc6>
 8002d2c:	9b03      	ldr	r3, [sp, #12]
 8002d2e:	1d19      	adds	r1, r3, #4
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	9103      	str	r1, [sp, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	bfbb      	ittet	lt
 8002d38:	425b      	neglt	r3, r3
 8002d3a:	f042 0202 	orrlt.w	r2, r2, #2
 8002d3e:	9307      	strge	r3, [sp, #28]
 8002d40:	9307      	strlt	r3, [sp, #28]
 8002d42:	bfb8      	it	lt
 8002d44:	9204      	strlt	r2, [sp, #16]
 8002d46:	7823      	ldrb	r3, [r4, #0]
 8002d48:	2b2e      	cmp	r3, #46	; 0x2e
 8002d4a:	d10c      	bne.n	8002d66 <_vfiprintf_r+0x15a>
 8002d4c:	7863      	ldrb	r3, [r4, #1]
 8002d4e:	2b2a      	cmp	r3, #42	; 0x2a
 8002d50:	d134      	bne.n	8002dbc <_vfiprintf_r+0x1b0>
 8002d52:	9b03      	ldr	r3, [sp, #12]
 8002d54:	3402      	adds	r4, #2
 8002d56:	1d1a      	adds	r2, r3, #4
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	9203      	str	r2, [sp, #12]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	bfb8      	it	lt
 8002d60:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d64:	9305      	str	r3, [sp, #20]
 8002d66:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002e30 <_vfiprintf_r+0x224>
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	4650      	mov	r0, sl
 8002d6e:	7821      	ldrb	r1, [r4, #0]
 8002d70:	f000 fb38 	bl	80033e4 <memchr>
 8002d74:	b138      	cbz	r0, 8002d86 <_vfiprintf_r+0x17a>
 8002d76:	2240      	movs	r2, #64	; 0x40
 8002d78:	9b04      	ldr	r3, [sp, #16]
 8002d7a:	eba0 000a 	sub.w	r0, r0, sl
 8002d7e:	4082      	lsls	r2, r0
 8002d80:	4313      	orrs	r3, r2
 8002d82:	3401      	adds	r4, #1
 8002d84:	9304      	str	r3, [sp, #16]
 8002d86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d8a:	2206      	movs	r2, #6
 8002d8c:	4829      	ldr	r0, [pc, #164]	; (8002e34 <_vfiprintf_r+0x228>)
 8002d8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d92:	f000 fb27 	bl	80033e4 <memchr>
 8002d96:	2800      	cmp	r0, #0
 8002d98:	d03f      	beq.n	8002e1a <_vfiprintf_r+0x20e>
 8002d9a:	4b27      	ldr	r3, [pc, #156]	; (8002e38 <_vfiprintf_r+0x22c>)
 8002d9c:	bb1b      	cbnz	r3, 8002de6 <_vfiprintf_r+0x1da>
 8002d9e:	9b03      	ldr	r3, [sp, #12]
 8002da0:	3307      	adds	r3, #7
 8002da2:	f023 0307 	bic.w	r3, r3, #7
 8002da6:	3308      	adds	r3, #8
 8002da8:	9303      	str	r3, [sp, #12]
 8002daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dac:	443b      	add	r3, r7
 8002dae:	9309      	str	r3, [sp, #36]	; 0x24
 8002db0:	e768      	b.n	8002c84 <_vfiprintf_r+0x78>
 8002db2:	460c      	mov	r4, r1
 8002db4:	2001      	movs	r0, #1
 8002db6:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dba:	e7a6      	b.n	8002d0a <_vfiprintf_r+0xfe>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f04f 0c0a 	mov.w	ip, #10
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	3401      	adds	r4, #1
 8002dc6:	9305      	str	r3, [sp, #20]
 8002dc8:	4620      	mov	r0, r4
 8002dca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002dce:	3a30      	subs	r2, #48	; 0x30
 8002dd0:	2a09      	cmp	r2, #9
 8002dd2:	d903      	bls.n	8002ddc <_vfiprintf_r+0x1d0>
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0c6      	beq.n	8002d66 <_vfiprintf_r+0x15a>
 8002dd8:	9105      	str	r1, [sp, #20]
 8002dda:	e7c4      	b.n	8002d66 <_vfiprintf_r+0x15a>
 8002ddc:	4604      	mov	r4, r0
 8002dde:	2301      	movs	r3, #1
 8002de0:	fb0c 2101 	mla	r1, ip, r1, r2
 8002de4:	e7f0      	b.n	8002dc8 <_vfiprintf_r+0x1bc>
 8002de6:	ab03      	add	r3, sp, #12
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	462a      	mov	r2, r5
 8002dec:	4630      	mov	r0, r6
 8002dee:	4b13      	ldr	r3, [pc, #76]	; (8002e3c <_vfiprintf_r+0x230>)
 8002df0:	a904      	add	r1, sp, #16
 8002df2:	f3af 8000 	nop.w
 8002df6:	4607      	mov	r7, r0
 8002df8:	1c78      	adds	r0, r7, #1
 8002dfa:	d1d6      	bne.n	8002daa <_vfiprintf_r+0x19e>
 8002dfc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002dfe:	07d9      	lsls	r1, r3, #31
 8002e00:	d405      	bmi.n	8002e0e <_vfiprintf_r+0x202>
 8002e02:	89ab      	ldrh	r3, [r5, #12]
 8002e04:	059a      	lsls	r2, r3, #22
 8002e06:	d402      	bmi.n	8002e0e <_vfiprintf_r+0x202>
 8002e08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002e0a:	f7ff fdd3 	bl	80029b4 <__retarget_lock_release_recursive>
 8002e0e:	89ab      	ldrh	r3, [r5, #12]
 8002e10:	065b      	lsls	r3, r3, #25
 8002e12:	f53f af1d 	bmi.w	8002c50 <_vfiprintf_r+0x44>
 8002e16:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e18:	e71c      	b.n	8002c54 <_vfiprintf_r+0x48>
 8002e1a:	ab03      	add	r3, sp, #12
 8002e1c:	9300      	str	r3, [sp, #0]
 8002e1e:	462a      	mov	r2, r5
 8002e20:	4630      	mov	r0, r6
 8002e22:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <_vfiprintf_r+0x230>)
 8002e24:	a904      	add	r1, sp, #16
 8002e26:	f000 f87d 	bl	8002f24 <_printf_i>
 8002e2a:	e7e4      	b.n	8002df6 <_vfiprintf_r+0x1ea>
 8002e2c:	080039bb 	.word	0x080039bb
 8002e30:	080039c1 	.word	0x080039c1
 8002e34:	080039c5 	.word	0x080039c5
 8002e38:	00000000 	.word	0x00000000
 8002e3c:	08002be7 	.word	0x08002be7

08002e40 <_printf_common>:
 8002e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e44:	4616      	mov	r6, r2
 8002e46:	4699      	mov	r9, r3
 8002e48:	688a      	ldr	r2, [r1, #8]
 8002e4a:	690b      	ldr	r3, [r1, #16]
 8002e4c:	4607      	mov	r7, r0
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	bfb8      	it	lt
 8002e52:	4613      	movlt	r3, r2
 8002e54:	6033      	str	r3, [r6, #0]
 8002e56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e5a:	460c      	mov	r4, r1
 8002e5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e60:	b10a      	cbz	r2, 8002e66 <_printf_common+0x26>
 8002e62:	3301      	adds	r3, #1
 8002e64:	6033      	str	r3, [r6, #0]
 8002e66:	6823      	ldr	r3, [r4, #0]
 8002e68:	0699      	lsls	r1, r3, #26
 8002e6a:	bf42      	ittt	mi
 8002e6c:	6833      	ldrmi	r3, [r6, #0]
 8002e6e:	3302      	addmi	r3, #2
 8002e70:	6033      	strmi	r3, [r6, #0]
 8002e72:	6825      	ldr	r5, [r4, #0]
 8002e74:	f015 0506 	ands.w	r5, r5, #6
 8002e78:	d106      	bne.n	8002e88 <_printf_common+0x48>
 8002e7a:	f104 0a19 	add.w	sl, r4, #25
 8002e7e:	68e3      	ldr	r3, [r4, #12]
 8002e80:	6832      	ldr	r2, [r6, #0]
 8002e82:	1a9b      	subs	r3, r3, r2
 8002e84:	42ab      	cmp	r3, r5
 8002e86:	dc2b      	bgt.n	8002ee0 <_printf_common+0xa0>
 8002e88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e8c:	1e13      	subs	r3, r2, #0
 8002e8e:	6822      	ldr	r2, [r4, #0]
 8002e90:	bf18      	it	ne
 8002e92:	2301      	movne	r3, #1
 8002e94:	0692      	lsls	r2, r2, #26
 8002e96:	d430      	bmi.n	8002efa <_printf_common+0xba>
 8002e98:	4649      	mov	r1, r9
 8002e9a:	4638      	mov	r0, r7
 8002e9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ea0:	47c0      	blx	r8
 8002ea2:	3001      	adds	r0, #1
 8002ea4:	d023      	beq.n	8002eee <_printf_common+0xae>
 8002ea6:	6823      	ldr	r3, [r4, #0]
 8002ea8:	6922      	ldr	r2, [r4, #16]
 8002eaa:	f003 0306 	and.w	r3, r3, #6
 8002eae:	2b04      	cmp	r3, #4
 8002eb0:	bf14      	ite	ne
 8002eb2:	2500      	movne	r5, #0
 8002eb4:	6833      	ldreq	r3, [r6, #0]
 8002eb6:	f04f 0600 	mov.w	r6, #0
 8002eba:	bf08      	it	eq
 8002ebc:	68e5      	ldreq	r5, [r4, #12]
 8002ebe:	f104 041a 	add.w	r4, r4, #26
 8002ec2:	bf08      	it	eq
 8002ec4:	1aed      	subeq	r5, r5, r3
 8002ec6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002eca:	bf08      	it	eq
 8002ecc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	bfc4      	itt	gt
 8002ed4:	1a9b      	subgt	r3, r3, r2
 8002ed6:	18ed      	addgt	r5, r5, r3
 8002ed8:	42b5      	cmp	r5, r6
 8002eda:	d11a      	bne.n	8002f12 <_printf_common+0xd2>
 8002edc:	2000      	movs	r0, #0
 8002ede:	e008      	b.n	8002ef2 <_printf_common+0xb2>
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	4652      	mov	r2, sl
 8002ee4:	4649      	mov	r1, r9
 8002ee6:	4638      	mov	r0, r7
 8002ee8:	47c0      	blx	r8
 8002eea:	3001      	adds	r0, #1
 8002eec:	d103      	bne.n	8002ef6 <_printf_common+0xb6>
 8002eee:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ef6:	3501      	adds	r5, #1
 8002ef8:	e7c1      	b.n	8002e7e <_printf_common+0x3e>
 8002efa:	2030      	movs	r0, #48	; 0x30
 8002efc:	18e1      	adds	r1, r4, r3
 8002efe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f02:	1c5a      	adds	r2, r3, #1
 8002f04:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f08:	4422      	add	r2, r4
 8002f0a:	3302      	adds	r3, #2
 8002f0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f10:	e7c2      	b.n	8002e98 <_printf_common+0x58>
 8002f12:	2301      	movs	r3, #1
 8002f14:	4622      	mov	r2, r4
 8002f16:	4649      	mov	r1, r9
 8002f18:	4638      	mov	r0, r7
 8002f1a:	47c0      	blx	r8
 8002f1c:	3001      	adds	r0, #1
 8002f1e:	d0e6      	beq.n	8002eee <_printf_common+0xae>
 8002f20:	3601      	adds	r6, #1
 8002f22:	e7d9      	b.n	8002ed8 <_printf_common+0x98>

08002f24 <_printf_i>:
 8002f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f28:	7e0f      	ldrb	r7, [r1, #24]
 8002f2a:	4691      	mov	r9, r2
 8002f2c:	2f78      	cmp	r7, #120	; 0x78
 8002f2e:	4680      	mov	r8, r0
 8002f30:	460c      	mov	r4, r1
 8002f32:	469a      	mov	sl, r3
 8002f34:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f36:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f3a:	d807      	bhi.n	8002f4c <_printf_i+0x28>
 8002f3c:	2f62      	cmp	r7, #98	; 0x62
 8002f3e:	d80a      	bhi.n	8002f56 <_printf_i+0x32>
 8002f40:	2f00      	cmp	r7, #0
 8002f42:	f000 80d5 	beq.w	80030f0 <_printf_i+0x1cc>
 8002f46:	2f58      	cmp	r7, #88	; 0x58
 8002f48:	f000 80c1 	beq.w	80030ce <_printf_i+0x1aa>
 8002f4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f54:	e03a      	b.n	8002fcc <_printf_i+0xa8>
 8002f56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f5a:	2b15      	cmp	r3, #21
 8002f5c:	d8f6      	bhi.n	8002f4c <_printf_i+0x28>
 8002f5e:	a101      	add	r1, pc, #4	; (adr r1, 8002f64 <_printf_i+0x40>)
 8002f60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f64:	08002fbd 	.word	0x08002fbd
 8002f68:	08002fd1 	.word	0x08002fd1
 8002f6c:	08002f4d 	.word	0x08002f4d
 8002f70:	08002f4d 	.word	0x08002f4d
 8002f74:	08002f4d 	.word	0x08002f4d
 8002f78:	08002f4d 	.word	0x08002f4d
 8002f7c:	08002fd1 	.word	0x08002fd1
 8002f80:	08002f4d 	.word	0x08002f4d
 8002f84:	08002f4d 	.word	0x08002f4d
 8002f88:	08002f4d 	.word	0x08002f4d
 8002f8c:	08002f4d 	.word	0x08002f4d
 8002f90:	080030d7 	.word	0x080030d7
 8002f94:	08002ffd 	.word	0x08002ffd
 8002f98:	08003091 	.word	0x08003091
 8002f9c:	08002f4d 	.word	0x08002f4d
 8002fa0:	08002f4d 	.word	0x08002f4d
 8002fa4:	080030f9 	.word	0x080030f9
 8002fa8:	08002f4d 	.word	0x08002f4d
 8002fac:	08002ffd 	.word	0x08002ffd
 8002fb0:	08002f4d 	.word	0x08002f4d
 8002fb4:	08002f4d 	.word	0x08002f4d
 8002fb8:	08003099 	.word	0x08003099
 8002fbc:	682b      	ldr	r3, [r5, #0]
 8002fbe:	1d1a      	adds	r2, r3, #4
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	602a      	str	r2, [r5, #0]
 8002fc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e0a0      	b.n	8003112 <_printf_i+0x1ee>
 8002fd0:	6820      	ldr	r0, [r4, #0]
 8002fd2:	682b      	ldr	r3, [r5, #0]
 8002fd4:	0607      	lsls	r7, r0, #24
 8002fd6:	f103 0104 	add.w	r1, r3, #4
 8002fda:	6029      	str	r1, [r5, #0]
 8002fdc:	d501      	bpl.n	8002fe2 <_printf_i+0xbe>
 8002fde:	681e      	ldr	r6, [r3, #0]
 8002fe0:	e003      	b.n	8002fea <_printf_i+0xc6>
 8002fe2:	0646      	lsls	r6, r0, #25
 8002fe4:	d5fb      	bpl.n	8002fde <_printf_i+0xba>
 8002fe6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002fea:	2e00      	cmp	r6, #0
 8002fec:	da03      	bge.n	8002ff6 <_printf_i+0xd2>
 8002fee:	232d      	movs	r3, #45	; 0x2d
 8002ff0:	4276      	negs	r6, r6
 8002ff2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ff6:	230a      	movs	r3, #10
 8002ff8:	4859      	ldr	r0, [pc, #356]	; (8003160 <_printf_i+0x23c>)
 8002ffa:	e012      	b.n	8003022 <_printf_i+0xfe>
 8002ffc:	682b      	ldr	r3, [r5, #0]
 8002ffe:	6820      	ldr	r0, [r4, #0]
 8003000:	1d19      	adds	r1, r3, #4
 8003002:	6029      	str	r1, [r5, #0]
 8003004:	0605      	lsls	r5, r0, #24
 8003006:	d501      	bpl.n	800300c <_printf_i+0xe8>
 8003008:	681e      	ldr	r6, [r3, #0]
 800300a:	e002      	b.n	8003012 <_printf_i+0xee>
 800300c:	0641      	lsls	r1, r0, #25
 800300e:	d5fb      	bpl.n	8003008 <_printf_i+0xe4>
 8003010:	881e      	ldrh	r6, [r3, #0]
 8003012:	2f6f      	cmp	r7, #111	; 0x6f
 8003014:	bf0c      	ite	eq
 8003016:	2308      	moveq	r3, #8
 8003018:	230a      	movne	r3, #10
 800301a:	4851      	ldr	r0, [pc, #324]	; (8003160 <_printf_i+0x23c>)
 800301c:	2100      	movs	r1, #0
 800301e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003022:	6865      	ldr	r5, [r4, #4]
 8003024:	2d00      	cmp	r5, #0
 8003026:	bfa8      	it	ge
 8003028:	6821      	ldrge	r1, [r4, #0]
 800302a:	60a5      	str	r5, [r4, #8]
 800302c:	bfa4      	itt	ge
 800302e:	f021 0104 	bicge.w	r1, r1, #4
 8003032:	6021      	strge	r1, [r4, #0]
 8003034:	b90e      	cbnz	r6, 800303a <_printf_i+0x116>
 8003036:	2d00      	cmp	r5, #0
 8003038:	d04b      	beq.n	80030d2 <_printf_i+0x1ae>
 800303a:	4615      	mov	r5, r2
 800303c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003040:	fb03 6711 	mls	r7, r3, r1, r6
 8003044:	5dc7      	ldrb	r7, [r0, r7]
 8003046:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800304a:	4637      	mov	r7, r6
 800304c:	42bb      	cmp	r3, r7
 800304e:	460e      	mov	r6, r1
 8003050:	d9f4      	bls.n	800303c <_printf_i+0x118>
 8003052:	2b08      	cmp	r3, #8
 8003054:	d10b      	bne.n	800306e <_printf_i+0x14a>
 8003056:	6823      	ldr	r3, [r4, #0]
 8003058:	07de      	lsls	r6, r3, #31
 800305a:	d508      	bpl.n	800306e <_printf_i+0x14a>
 800305c:	6923      	ldr	r3, [r4, #16]
 800305e:	6861      	ldr	r1, [r4, #4]
 8003060:	4299      	cmp	r1, r3
 8003062:	bfde      	ittt	le
 8003064:	2330      	movle	r3, #48	; 0x30
 8003066:	f805 3c01 	strble.w	r3, [r5, #-1]
 800306a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800306e:	1b52      	subs	r2, r2, r5
 8003070:	6122      	str	r2, [r4, #16]
 8003072:	464b      	mov	r3, r9
 8003074:	4621      	mov	r1, r4
 8003076:	4640      	mov	r0, r8
 8003078:	f8cd a000 	str.w	sl, [sp]
 800307c:	aa03      	add	r2, sp, #12
 800307e:	f7ff fedf 	bl	8002e40 <_printf_common>
 8003082:	3001      	adds	r0, #1
 8003084:	d14a      	bne.n	800311c <_printf_i+0x1f8>
 8003086:	f04f 30ff 	mov.w	r0, #4294967295
 800308a:	b004      	add	sp, #16
 800308c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	f043 0320 	orr.w	r3, r3, #32
 8003096:	6023      	str	r3, [r4, #0]
 8003098:	2778      	movs	r7, #120	; 0x78
 800309a:	4832      	ldr	r0, [pc, #200]	; (8003164 <_printf_i+0x240>)
 800309c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80030a0:	6823      	ldr	r3, [r4, #0]
 80030a2:	6829      	ldr	r1, [r5, #0]
 80030a4:	061f      	lsls	r7, r3, #24
 80030a6:	f851 6b04 	ldr.w	r6, [r1], #4
 80030aa:	d402      	bmi.n	80030b2 <_printf_i+0x18e>
 80030ac:	065f      	lsls	r7, r3, #25
 80030ae:	bf48      	it	mi
 80030b0:	b2b6      	uxthmi	r6, r6
 80030b2:	07df      	lsls	r7, r3, #31
 80030b4:	bf48      	it	mi
 80030b6:	f043 0320 	orrmi.w	r3, r3, #32
 80030ba:	6029      	str	r1, [r5, #0]
 80030bc:	bf48      	it	mi
 80030be:	6023      	strmi	r3, [r4, #0]
 80030c0:	b91e      	cbnz	r6, 80030ca <_printf_i+0x1a6>
 80030c2:	6823      	ldr	r3, [r4, #0]
 80030c4:	f023 0320 	bic.w	r3, r3, #32
 80030c8:	6023      	str	r3, [r4, #0]
 80030ca:	2310      	movs	r3, #16
 80030cc:	e7a6      	b.n	800301c <_printf_i+0xf8>
 80030ce:	4824      	ldr	r0, [pc, #144]	; (8003160 <_printf_i+0x23c>)
 80030d0:	e7e4      	b.n	800309c <_printf_i+0x178>
 80030d2:	4615      	mov	r5, r2
 80030d4:	e7bd      	b.n	8003052 <_printf_i+0x12e>
 80030d6:	682b      	ldr	r3, [r5, #0]
 80030d8:	6826      	ldr	r6, [r4, #0]
 80030da:	1d18      	adds	r0, r3, #4
 80030dc:	6961      	ldr	r1, [r4, #20]
 80030de:	6028      	str	r0, [r5, #0]
 80030e0:	0635      	lsls	r5, r6, #24
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	d501      	bpl.n	80030ea <_printf_i+0x1c6>
 80030e6:	6019      	str	r1, [r3, #0]
 80030e8:	e002      	b.n	80030f0 <_printf_i+0x1cc>
 80030ea:	0670      	lsls	r0, r6, #25
 80030ec:	d5fb      	bpl.n	80030e6 <_printf_i+0x1c2>
 80030ee:	8019      	strh	r1, [r3, #0]
 80030f0:	2300      	movs	r3, #0
 80030f2:	4615      	mov	r5, r2
 80030f4:	6123      	str	r3, [r4, #16]
 80030f6:	e7bc      	b.n	8003072 <_printf_i+0x14e>
 80030f8:	682b      	ldr	r3, [r5, #0]
 80030fa:	2100      	movs	r1, #0
 80030fc:	1d1a      	adds	r2, r3, #4
 80030fe:	602a      	str	r2, [r5, #0]
 8003100:	681d      	ldr	r5, [r3, #0]
 8003102:	6862      	ldr	r2, [r4, #4]
 8003104:	4628      	mov	r0, r5
 8003106:	f000 f96d 	bl	80033e4 <memchr>
 800310a:	b108      	cbz	r0, 8003110 <_printf_i+0x1ec>
 800310c:	1b40      	subs	r0, r0, r5
 800310e:	6060      	str	r0, [r4, #4]
 8003110:	6863      	ldr	r3, [r4, #4]
 8003112:	6123      	str	r3, [r4, #16]
 8003114:	2300      	movs	r3, #0
 8003116:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800311a:	e7aa      	b.n	8003072 <_printf_i+0x14e>
 800311c:	462a      	mov	r2, r5
 800311e:	4649      	mov	r1, r9
 8003120:	4640      	mov	r0, r8
 8003122:	6923      	ldr	r3, [r4, #16]
 8003124:	47d0      	blx	sl
 8003126:	3001      	adds	r0, #1
 8003128:	d0ad      	beq.n	8003086 <_printf_i+0x162>
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	079b      	lsls	r3, r3, #30
 800312e:	d413      	bmi.n	8003158 <_printf_i+0x234>
 8003130:	68e0      	ldr	r0, [r4, #12]
 8003132:	9b03      	ldr	r3, [sp, #12]
 8003134:	4298      	cmp	r0, r3
 8003136:	bfb8      	it	lt
 8003138:	4618      	movlt	r0, r3
 800313a:	e7a6      	b.n	800308a <_printf_i+0x166>
 800313c:	2301      	movs	r3, #1
 800313e:	4632      	mov	r2, r6
 8003140:	4649      	mov	r1, r9
 8003142:	4640      	mov	r0, r8
 8003144:	47d0      	blx	sl
 8003146:	3001      	adds	r0, #1
 8003148:	d09d      	beq.n	8003086 <_printf_i+0x162>
 800314a:	3501      	adds	r5, #1
 800314c:	68e3      	ldr	r3, [r4, #12]
 800314e:	9903      	ldr	r1, [sp, #12]
 8003150:	1a5b      	subs	r3, r3, r1
 8003152:	42ab      	cmp	r3, r5
 8003154:	dcf2      	bgt.n	800313c <_printf_i+0x218>
 8003156:	e7eb      	b.n	8003130 <_printf_i+0x20c>
 8003158:	2500      	movs	r5, #0
 800315a:	f104 0619 	add.w	r6, r4, #25
 800315e:	e7f5      	b.n	800314c <_printf_i+0x228>
 8003160:	080039cc 	.word	0x080039cc
 8003164:	080039dd 	.word	0x080039dd

08003168 <__sflush_r>:
 8003168:	898a      	ldrh	r2, [r1, #12]
 800316a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800316c:	4605      	mov	r5, r0
 800316e:	0710      	lsls	r0, r2, #28
 8003170:	460c      	mov	r4, r1
 8003172:	d457      	bmi.n	8003224 <__sflush_r+0xbc>
 8003174:	684b      	ldr	r3, [r1, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	dc04      	bgt.n	8003184 <__sflush_r+0x1c>
 800317a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800317c:	2b00      	cmp	r3, #0
 800317e:	dc01      	bgt.n	8003184 <__sflush_r+0x1c>
 8003180:	2000      	movs	r0, #0
 8003182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003184:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003186:	2e00      	cmp	r6, #0
 8003188:	d0fa      	beq.n	8003180 <__sflush_r+0x18>
 800318a:	2300      	movs	r3, #0
 800318c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003190:	682f      	ldr	r7, [r5, #0]
 8003192:	6a21      	ldr	r1, [r4, #32]
 8003194:	602b      	str	r3, [r5, #0]
 8003196:	d032      	beq.n	80031fe <__sflush_r+0x96>
 8003198:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800319a:	89a3      	ldrh	r3, [r4, #12]
 800319c:	075a      	lsls	r2, r3, #29
 800319e:	d505      	bpl.n	80031ac <__sflush_r+0x44>
 80031a0:	6863      	ldr	r3, [r4, #4]
 80031a2:	1ac0      	subs	r0, r0, r3
 80031a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80031a6:	b10b      	cbz	r3, 80031ac <__sflush_r+0x44>
 80031a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031aa:	1ac0      	subs	r0, r0, r3
 80031ac:	2300      	movs	r3, #0
 80031ae:	4602      	mov	r2, r0
 80031b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80031b2:	4628      	mov	r0, r5
 80031b4:	6a21      	ldr	r1, [r4, #32]
 80031b6:	47b0      	blx	r6
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	89a3      	ldrh	r3, [r4, #12]
 80031bc:	d106      	bne.n	80031cc <__sflush_r+0x64>
 80031be:	6829      	ldr	r1, [r5, #0]
 80031c0:	291d      	cmp	r1, #29
 80031c2:	d82b      	bhi.n	800321c <__sflush_r+0xb4>
 80031c4:	4a28      	ldr	r2, [pc, #160]	; (8003268 <__sflush_r+0x100>)
 80031c6:	410a      	asrs	r2, r1
 80031c8:	07d6      	lsls	r6, r2, #31
 80031ca:	d427      	bmi.n	800321c <__sflush_r+0xb4>
 80031cc:	2200      	movs	r2, #0
 80031ce:	6062      	str	r2, [r4, #4]
 80031d0:	6922      	ldr	r2, [r4, #16]
 80031d2:	04d9      	lsls	r1, r3, #19
 80031d4:	6022      	str	r2, [r4, #0]
 80031d6:	d504      	bpl.n	80031e2 <__sflush_r+0x7a>
 80031d8:	1c42      	adds	r2, r0, #1
 80031da:	d101      	bne.n	80031e0 <__sflush_r+0x78>
 80031dc:	682b      	ldr	r3, [r5, #0]
 80031de:	b903      	cbnz	r3, 80031e2 <__sflush_r+0x7a>
 80031e0:	6560      	str	r0, [r4, #84]	; 0x54
 80031e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031e4:	602f      	str	r7, [r5, #0]
 80031e6:	2900      	cmp	r1, #0
 80031e8:	d0ca      	beq.n	8003180 <__sflush_r+0x18>
 80031ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031ee:	4299      	cmp	r1, r3
 80031f0:	d002      	beq.n	80031f8 <__sflush_r+0x90>
 80031f2:	4628      	mov	r0, r5
 80031f4:	f7ff fbee 	bl	80029d4 <_free_r>
 80031f8:	2000      	movs	r0, #0
 80031fa:	6360      	str	r0, [r4, #52]	; 0x34
 80031fc:	e7c1      	b.n	8003182 <__sflush_r+0x1a>
 80031fe:	2301      	movs	r3, #1
 8003200:	4628      	mov	r0, r5
 8003202:	47b0      	blx	r6
 8003204:	1c41      	adds	r1, r0, #1
 8003206:	d1c8      	bne.n	800319a <__sflush_r+0x32>
 8003208:	682b      	ldr	r3, [r5, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0c5      	beq.n	800319a <__sflush_r+0x32>
 800320e:	2b1d      	cmp	r3, #29
 8003210:	d001      	beq.n	8003216 <__sflush_r+0xae>
 8003212:	2b16      	cmp	r3, #22
 8003214:	d101      	bne.n	800321a <__sflush_r+0xb2>
 8003216:	602f      	str	r7, [r5, #0]
 8003218:	e7b2      	b.n	8003180 <__sflush_r+0x18>
 800321a:	89a3      	ldrh	r3, [r4, #12]
 800321c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003220:	81a3      	strh	r3, [r4, #12]
 8003222:	e7ae      	b.n	8003182 <__sflush_r+0x1a>
 8003224:	690f      	ldr	r7, [r1, #16]
 8003226:	2f00      	cmp	r7, #0
 8003228:	d0aa      	beq.n	8003180 <__sflush_r+0x18>
 800322a:	0793      	lsls	r3, r2, #30
 800322c:	bf18      	it	ne
 800322e:	2300      	movne	r3, #0
 8003230:	680e      	ldr	r6, [r1, #0]
 8003232:	bf08      	it	eq
 8003234:	694b      	ldreq	r3, [r1, #20]
 8003236:	1bf6      	subs	r6, r6, r7
 8003238:	600f      	str	r7, [r1, #0]
 800323a:	608b      	str	r3, [r1, #8]
 800323c:	2e00      	cmp	r6, #0
 800323e:	dd9f      	ble.n	8003180 <__sflush_r+0x18>
 8003240:	4633      	mov	r3, r6
 8003242:	463a      	mov	r2, r7
 8003244:	4628      	mov	r0, r5
 8003246:	6a21      	ldr	r1, [r4, #32]
 8003248:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800324c:	47e0      	blx	ip
 800324e:	2800      	cmp	r0, #0
 8003250:	dc06      	bgt.n	8003260 <__sflush_r+0xf8>
 8003252:	89a3      	ldrh	r3, [r4, #12]
 8003254:	f04f 30ff 	mov.w	r0, #4294967295
 8003258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800325c:	81a3      	strh	r3, [r4, #12]
 800325e:	e790      	b.n	8003182 <__sflush_r+0x1a>
 8003260:	4407      	add	r7, r0
 8003262:	1a36      	subs	r6, r6, r0
 8003264:	e7ea      	b.n	800323c <__sflush_r+0xd4>
 8003266:	bf00      	nop
 8003268:	dfbffffe 	.word	0xdfbffffe

0800326c <_fflush_r>:
 800326c:	b538      	push	{r3, r4, r5, lr}
 800326e:	690b      	ldr	r3, [r1, #16]
 8003270:	4605      	mov	r5, r0
 8003272:	460c      	mov	r4, r1
 8003274:	b913      	cbnz	r3, 800327c <_fflush_r+0x10>
 8003276:	2500      	movs	r5, #0
 8003278:	4628      	mov	r0, r5
 800327a:	bd38      	pop	{r3, r4, r5, pc}
 800327c:	b118      	cbz	r0, 8003286 <_fflush_r+0x1a>
 800327e:	6a03      	ldr	r3, [r0, #32]
 8003280:	b90b      	cbnz	r3, 8003286 <_fflush_r+0x1a>
 8003282:	f7ff f9e7 	bl	8002654 <__sinit>
 8003286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0f3      	beq.n	8003276 <_fflush_r+0xa>
 800328e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003290:	07d0      	lsls	r0, r2, #31
 8003292:	d404      	bmi.n	800329e <_fflush_r+0x32>
 8003294:	0599      	lsls	r1, r3, #22
 8003296:	d402      	bmi.n	800329e <_fflush_r+0x32>
 8003298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800329a:	f7ff fb8a 	bl	80029b2 <__retarget_lock_acquire_recursive>
 800329e:	4628      	mov	r0, r5
 80032a0:	4621      	mov	r1, r4
 80032a2:	f7ff ff61 	bl	8003168 <__sflush_r>
 80032a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032a8:	4605      	mov	r5, r0
 80032aa:	07da      	lsls	r2, r3, #31
 80032ac:	d4e4      	bmi.n	8003278 <_fflush_r+0xc>
 80032ae:	89a3      	ldrh	r3, [r4, #12]
 80032b0:	059b      	lsls	r3, r3, #22
 80032b2:	d4e1      	bmi.n	8003278 <_fflush_r+0xc>
 80032b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032b6:	f7ff fb7d 	bl	80029b4 <__retarget_lock_release_recursive>
 80032ba:	e7dd      	b.n	8003278 <_fflush_r+0xc>

080032bc <__swhatbuf_r>:
 80032bc:	b570      	push	{r4, r5, r6, lr}
 80032be:	460c      	mov	r4, r1
 80032c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032c4:	4615      	mov	r5, r2
 80032c6:	2900      	cmp	r1, #0
 80032c8:	461e      	mov	r6, r3
 80032ca:	b096      	sub	sp, #88	; 0x58
 80032cc:	da0c      	bge.n	80032e8 <__swhatbuf_r+0x2c>
 80032ce:	89a3      	ldrh	r3, [r4, #12]
 80032d0:	2100      	movs	r1, #0
 80032d2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80032d6:	bf0c      	ite	eq
 80032d8:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80032dc:	2340      	movne	r3, #64	; 0x40
 80032de:	2000      	movs	r0, #0
 80032e0:	6031      	str	r1, [r6, #0]
 80032e2:	602b      	str	r3, [r5, #0]
 80032e4:	b016      	add	sp, #88	; 0x58
 80032e6:	bd70      	pop	{r4, r5, r6, pc}
 80032e8:	466a      	mov	r2, sp
 80032ea:	f000 f849 	bl	8003380 <_fstat_r>
 80032ee:	2800      	cmp	r0, #0
 80032f0:	dbed      	blt.n	80032ce <__swhatbuf_r+0x12>
 80032f2:	9901      	ldr	r1, [sp, #4]
 80032f4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80032f8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80032fc:	4259      	negs	r1, r3
 80032fe:	4159      	adcs	r1, r3
 8003300:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003304:	e7eb      	b.n	80032de <__swhatbuf_r+0x22>

08003306 <__smakebuf_r>:
 8003306:	898b      	ldrh	r3, [r1, #12]
 8003308:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800330a:	079d      	lsls	r5, r3, #30
 800330c:	4606      	mov	r6, r0
 800330e:	460c      	mov	r4, r1
 8003310:	d507      	bpl.n	8003322 <__smakebuf_r+0x1c>
 8003312:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003316:	6023      	str	r3, [r4, #0]
 8003318:	6123      	str	r3, [r4, #16]
 800331a:	2301      	movs	r3, #1
 800331c:	6163      	str	r3, [r4, #20]
 800331e:	b002      	add	sp, #8
 8003320:	bd70      	pop	{r4, r5, r6, pc}
 8003322:	466a      	mov	r2, sp
 8003324:	ab01      	add	r3, sp, #4
 8003326:	f7ff ffc9 	bl	80032bc <__swhatbuf_r>
 800332a:	9900      	ldr	r1, [sp, #0]
 800332c:	4605      	mov	r5, r0
 800332e:	4630      	mov	r0, r6
 8003330:	f7ff fbb8 	bl	8002aa4 <_malloc_r>
 8003334:	b948      	cbnz	r0, 800334a <__smakebuf_r+0x44>
 8003336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800333a:	059a      	lsls	r2, r3, #22
 800333c:	d4ef      	bmi.n	800331e <__smakebuf_r+0x18>
 800333e:	f023 0303 	bic.w	r3, r3, #3
 8003342:	f043 0302 	orr.w	r3, r3, #2
 8003346:	81a3      	strh	r3, [r4, #12]
 8003348:	e7e3      	b.n	8003312 <__smakebuf_r+0xc>
 800334a:	89a3      	ldrh	r3, [r4, #12]
 800334c:	6020      	str	r0, [r4, #0]
 800334e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003352:	81a3      	strh	r3, [r4, #12]
 8003354:	9b00      	ldr	r3, [sp, #0]
 8003356:	6120      	str	r0, [r4, #16]
 8003358:	6163      	str	r3, [r4, #20]
 800335a:	9b01      	ldr	r3, [sp, #4]
 800335c:	b15b      	cbz	r3, 8003376 <__smakebuf_r+0x70>
 800335e:	4630      	mov	r0, r6
 8003360:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003364:	f000 f81e 	bl	80033a4 <_isatty_r>
 8003368:	b128      	cbz	r0, 8003376 <__smakebuf_r+0x70>
 800336a:	89a3      	ldrh	r3, [r4, #12]
 800336c:	f023 0303 	bic.w	r3, r3, #3
 8003370:	f043 0301 	orr.w	r3, r3, #1
 8003374:	81a3      	strh	r3, [r4, #12]
 8003376:	89a3      	ldrh	r3, [r4, #12]
 8003378:	431d      	orrs	r5, r3
 800337a:	81a5      	strh	r5, [r4, #12]
 800337c:	e7cf      	b.n	800331e <__smakebuf_r+0x18>
	...

08003380 <_fstat_r>:
 8003380:	b538      	push	{r3, r4, r5, lr}
 8003382:	2300      	movs	r3, #0
 8003384:	4d06      	ldr	r5, [pc, #24]	; (80033a0 <_fstat_r+0x20>)
 8003386:	4604      	mov	r4, r0
 8003388:	4608      	mov	r0, r1
 800338a:	4611      	mov	r1, r2
 800338c:	602b      	str	r3, [r5, #0]
 800338e:	f7fd f855 	bl	800043c <_fstat>
 8003392:	1c43      	adds	r3, r0, #1
 8003394:	d102      	bne.n	800339c <_fstat_r+0x1c>
 8003396:	682b      	ldr	r3, [r5, #0]
 8003398:	b103      	cbz	r3, 800339c <_fstat_r+0x1c>
 800339a:	6023      	str	r3, [r4, #0]
 800339c:	bd38      	pop	{r3, r4, r5, pc}
 800339e:	bf00      	nop
 80033a0:	20000a70 	.word	0x20000a70

080033a4 <_isatty_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	2300      	movs	r3, #0
 80033a8:	4d05      	ldr	r5, [pc, #20]	; (80033c0 <_isatty_r+0x1c>)
 80033aa:	4604      	mov	r4, r0
 80033ac:	4608      	mov	r0, r1
 80033ae:	602b      	str	r3, [r5, #0]
 80033b0:	f7fd f853 	bl	800045a <_isatty>
 80033b4:	1c43      	adds	r3, r0, #1
 80033b6:	d102      	bne.n	80033be <_isatty_r+0x1a>
 80033b8:	682b      	ldr	r3, [r5, #0]
 80033ba:	b103      	cbz	r3, 80033be <_isatty_r+0x1a>
 80033bc:	6023      	str	r3, [r4, #0]
 80033be:	bd38      	pop	{r3, r4, r5, pc}
 80033c0:	20000a70 	.word	0x20000a70

080033c4 <_sbrk_r>:
 80033c4:	b538      	push	{r3, r4, r5, lr}
 80033c6:	2300      	movs	r3, #0
 80033c8:	4d05      	ldr	r5, [pc, #20]	; (80033e0 <_sbrk_r+0x1c>)
 80033ca:	4604      	mov	r4, r0
 80033cc:	4608      	mov	r0, r1
 80033ce:	602b      	str	r3, [r5, #0]
 80033d0:	f7fd f85a 	bl	8000488 <_sbrk>
 80033d4:	1c43      	adds	r3, r0, #1
 80033d6:	d102      	bne.n	80033de <_sbrk_r+0x1a>
 80033d8:	682b      	ldr	r3, [r5, #0]
 80033da:	b103      	cbz	r3, 80033de <_sbrk_r+0x1a>
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	bd38      	pop	{r3, r4, r5, pc}
 80033e0:	20000a70 	.word	0x20000a70

080033e4 <memchr>:
 80033e4:	4603      	mov	r3, r0
 80033e6:	b510      	push	{r4, lr}
 80033e8:	b2c9      	uxtb	r1, r1
 80033ea:	4402      	add	r2, r0
 80033ec:	4293      	cmp	r3, r2
 80033ee:	4618      	mov	r0, r3
 80033f0:	d101      	bne.n	80033f6 <memchr+0x12>
 80033f2:	2000      	movs	r0, #0
 80033f4:	e003      	b.n	80033fe <memchr+0x1a>
 80033f6:	7804      	ldrb	r4, [r0, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	428c      	cmp	r4, r1
 80033fc:	d1f6      	bne.n	80033ec <memchr+0x8>
 80033fe:	bd10      	pop	{r4, pc}

08003400 <_init>:
 8003400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003402:	bf00      	nop
 8003404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003406:	bc08      	pop	{r3}
 8003408:	469e      	mov	lr, r3
 800340a:	4770      	bx	lr

0800340c <_fini>:
 800340c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800340e:	bf00      	nop
 8003410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003412:	bc08      	pop	{r3}
 8003414:	469e      	mov	lr, r3
 8003416:	4770      	bx	lr
