
Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 20 15:40:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/rxClkCount[3]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.094ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      6.094ns physical path delay Packetiser/UART_Inst/SLICE_195 to Packetiser/UART_Inst/SLICE_191 meets
     20.000ns delay constraint less
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.829ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_195 to Packetiser/UART_Inst/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q1 Packetiser/UART_Inst/SLICE_195 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_195.Q1 to */SLICE_850.B0 Packetiser/UART_Inst/rxClkCount[3]
CTOF_DEL    ---     0.238 */SLICE_850.B0 to */SLICE_850.F0 Packetiser/UART_Inst/SLICE_850
ROUTE         1   e 0.908 */SLICE_850.F0 to */SLICE_805.A1 Packetiser/UART_Inst/rxClkBaud_5
CTOF_DEL    ---     0.238 */SLICE_805.A1 to */SLICE_805.F1 Packetiser/UART_Inst/SLICE_805
ROUTE        14   e 0.908 */SLICE_805.F1 to */SLICE_802.C1 Packetiser/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238 */SLICE_802.C1 to */SLICE_802.F1 Packetiser/UART_Inst/SLICE_802
ROUTE         5   e 0.908 */SLICE_802.F1 to   SLICE_824.B0 Packetiser/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238   SLICE_824.B0 to   SLICE_824.F0 SLICE_824
ROUTE         1   e 0.908   SLICE_824.F0 to */SLICE_191.D1 Packetiser/UART_Inst/un1_BitsReceived_4_c1
CTOF_DEL    ---     0.238 */SLICE_191.D1 to */SLICE_191.F1 Packetiser/UART_Inst/SLICE_191
ROUTE         1   e 0.001 */SLICE_191.F1 to *SLICE_191.DI1 Packetiser/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Report:  162.048MHz is the maximum frequency for this preference.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            296 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_223 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_810.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_810.B1 to */SLICE_810.F1 Packetiser/SLICE_810
ROUTE         6   e 0.908 */SLICE_810.F1 to */SLICE_823.A1 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_823.A1 to */SLICE_823.F1 Packetiser/SLICE_823
ROUTE         1   e 0.908 */SLICE_823.F1 to */SLICE_223.C0 Packetiser/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_223.C0 to */SLICE_223.F0 Packetiser/SLICE_223
ROUTE         1   e 0.001 */SLICE_223.F0 to *SLICE_223.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_220 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_810.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_810.B1 to */SLICE_810.F1 Packetiser/SLICE_810
ROUTE         6   e 0.908 */SLICE_810.F1 to */SLICE_822.A1 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_822.A1 to */SLICE_822.F1 Packetiser/SLICE_822
ROUTE         1   e 0.908 */SLICE_822.F1 to */SLICE_220.C1 Packetiser/UART_TxData_13_0_iv_0_0[1]
CTOF_DEL    ---     0.238 */SLICE_220.C1 to */SLICE_220.F1 Packetiser/SLICE_220
ROUTE         1   e 0.001 */SLICE_220.F1 to *SLICE_220.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_221 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_810.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_810.B1 to */SLICE_810.F1 Packetiser/SLICE_810
ROUTE         6   e 0.908 */SLICE_810.F1 to */SLICE_822.A0 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_822.A0 to */SLICE_822.F0 Packetiser/SLICE_822
ROUTE         1   e 0.908 */SLICE_822.F0 to */SLICE_221.C1 Packetiser/UART_TxData_13_0_iv_0_0[3]
CTOF_DEL    ---     0.238 */SLICE_221.C1 to */SLICE_221.F1 Packetiser/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F1 to *SLICE_221.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_223 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_811.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_811.B1 to */SLICE_811.F1 Packetiser/SLICE_811
ROUTE         6   e 0.908 */SLICE_811.F1 to */SLICE_810.B0 Packetiser/N_612
CTOF_DEL    ---     0.238 */SLICE_810.B0 to */SLICE_810.F0 Packetiser/SLICE_810
ROUTE         1   e 0.908 */SLICE_810.F0 to */SLICE_223.C1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_223.C1 to */SLICE_223.F1 Packetiser/SLICE_223
ROUTE         1   e 0.001 */SLICE_223.F1 to *SLICE_223.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_222 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_810.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_810.B1 to */SLICE_810.F1 Packetiser/SLICE_810
ROUTE         6   e 0.908 */SLICE_810.F1 to */SLICE_823.A0 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_823.A0 to */SLICE_823.F0 Packetiser/SLICE_823
ROUTE         1   e 0.908 */SLICE_823.F0 to */SLICE_222.C0 Packetiser/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_222.C0 to */SLICE_222.F0 Packetiser/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F0 to *SLICE_222.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_222 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_810.B1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_810.B1 to */SLICE_810.F1 Packetiser/SLICE_810
ROUTE         6   e 0.908 */SLICE_810.F1 to */SLICE_811.A0 Packetiser/N_611
CTOF_DEL    ---     0.238 */SLICE_811.A0 to */SLICE_811.F0 Packetiser/SLICE_811
ROUTE         1   e 0.908 */SLICE_811.F0 to */SLICE_222.C1 Packetiser/UART_TxData_13_0_iv_0_0[5]
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 Packetiser/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_208 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_93.FCI to */SLICE_93.FCO Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.001 */SLICE_93.FCO to */SLICE_92.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_92.FCI to */SLICE_92.FCO Packetiser/UART_Inst/SLICE_92
ROUTE         1   e 0.001 */SLICE_92.FCO to */SLICE_91.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 */SLICE_91.FCI to *t/SLICE_91.F1 Packetiser/UART_Inst/SLICE_91
ROUTE         1   e 0.908 *t/SLICE_91.F1 to */SLICE_208.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_208.A0 to */SLICE_208.F0 Packetiser/UART_Inst/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_208 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_93.FCI to */SLICE_93.FCO Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.001 */SLICE_93.FCO to */SLICE_92.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_92.FCI to */SLICE_92.FCO Packetiser/UART_Inst/SLICE_92
ROUTE         1   e 0.001 */SLICE_92.FCO to */SLICE_91.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 */SLICE_91.FCI to */SLICE_91.FCO Packetiser/UART_Inst/SLICE_91
ROUTE         1   e 0.001 */SLICE_91.FCO to */SLICE_90.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 */SLICE_90.FCI to *t/SLICE_90.F0 Packetiser/UART_Inst/SLICE_90
ROUTE         1   e 0.908 *t/SLICE_90.F0 to */SLICE_208.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_208.A1 to */SLICE_208.F1 Packetiser/UART_Inst/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_207 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_93.FCI to */SLICE_93.FCO Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.001 */SLICE_93.FCO to */SLICE_92.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 */SLICE_92.FCI to *t/SLICE_92.F1 Packetiser/UART_Inst/SLICE_92
ROUTE         1   e 0.908 *t/SLICE_92.F1 to */SLICE_207.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_207.A0 to */SLICE_207.F0 Packetiser/UART_Inst/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_207 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_93.FCI to */SLICE_93.FCO Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.001 */SLICE_93.FCO to */SLICE_92.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 */SLICE_92.FCI to */SLICE_92.FCO Packetiser/UART_Inst/SLICE_92
ROUTE         1   e 0.001 */SLICE_92.FCO to */SLICE_91.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 */SLICE_91.FCI to *t/SLICE_91.F0 Packetiser/UART_Inst/SLICE_91
ROUTE         1   e 0.908 *t/SLICE_91.F0 to */SLICE_207.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_207.A1 to */SLICE_207.F1 Packetiser/UART_Inst/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_206 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 */SLICE_93.FCI to *t/SLICE_93.F1 Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.908 *t/SLICE_93.F1 to */SLICE_206.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_206.A0 to */SLICE_206.F0 Packetiser/UART_Inst/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_206 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 */SLICE_93.FCI to */SLICE_93.FCO Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.001 */SLICE_93.FCO to */SLICE_92.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 */SLICE_92.FCI to *t/SLICE_92.F0 Packetiser/UART_Inst/SLICE_92
ROUTE         1   e 0.908 *t/SLICE_92.F0 to */SLICE_206.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_206.A1 to */SLICE_206.F1 Packetiser/UART_Inst/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_205 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 */SLICE_94.FCI to *t/SLICE_94.F1 Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.908 *t/SLICE_94.F1 to */SLICE_205.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_205.A0 to */SLICE_205.F0 Packetiser/UART_Inst/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F0 to *SLICE_205.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_205 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 */SLICE_94.FCI to */SLICE_94.FCO Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.001 */SLICE_94.FCO to */SLICE_93.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 */SLICE_93.FCI to *t/SLICE_93.F0 Packetiser/UART_Inst/SLICE_93
ROUTE         1   e 0.908 *t/SLICE_93.F0 to */SLICE_205.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_205.A1 to */SLICE_205.F1 Packetiser/UART_Inst/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F1 to *SLICE_205.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_76 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to */SLICE_76.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_72 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to */SLICE_72.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_77 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to */SLICE_77.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_73 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to */SLICE_73.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_74 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to */SLICE_74.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_273 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to *SLICE_273.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_274 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_793.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_793.D1 to */SLICE_793.F1 Streamer1/SLICE_793
ROUTE         1   e 0.232 */SLICE_793.F1 to */SLICE_793.A0 Streamer1/N_245
CTOF_DEL    ---     0.238 */SLICE_793.A0 to */SLICE_793.F0 Streamer1/SLICE_793
ROUTE         1   e 0.908 */SLICE_793.F0 to *SLICE_274.LSR Streamer1/fb (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_75 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_790.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_790.D1 to */SLICE_790.F1 Streamer1/SLICE_790
ROUTE         1   e 0.232 */SLICE_790.F1 to */SLICE_790.C0 Streamer1/txClkCount_0_sqmuxa_4
CTOF_DEL    ---     0.238 */SLICE_790.C0 to */SLICE_790.F0 Streamer1/SLICE_790
ROUTE         7   e 0.908 */SLICE_790.F0 to */SLICE_75.LSR Streamer1/txClkCount_0_sqmuxa_2_RNI0ERU (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_204 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
C0TOFCO_DE  ---     0.550 *t/SLICE_95.B0 to */SLICE_95.FCO Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.001 */SLICE_95.FCO to */SLICE_94.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 */SLICE_94.FCI to *t/SLICE_94.F0 Packetiser/UART_Inst/SLICE_94
ROUTE         1   e 0.908 *t/SLICE_94.F0 to */SLICE_204.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_204.A1 to */SLICE_204.F1 Packetiser/UART_Inst/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F1 to *SLICE_204.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_225 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_172.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.B0 to */SLICE_172.F0 Packetiser/SLICE_172
ROUTE         4   e 0.232 */SLICE_172.F0 to */SLICE_172.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_172.B1 to */SLICE_172.F1 Packetiser/SLICE_172
ROUTE         2   e 0.908 */SLICE_172.F1 to */SLICE_225.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_225.A1 to */SLICE_225.F1 Packetiser/SLICE_225
ROUTE         1   e 0.001 */SLICE_225.F1 to *SLICE_225.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_224 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_808.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_808.D0 to */SLICE_808.F0 Packetiser/SLICE_808
ROUTE         5   e 0.908 */SLICE_808.F0 to */SLICE_224.B1 Packetiser/N_509
CTOF_DEL    ---     0.238 */SLICE_224.B1 to */SLICE_224.F1 Packetiser/SLICE_224
ROUTE         1   e 0.232 */SLICE_224.F1 to */SLICE_224.A0 Packetiser/N_140
CTOF_DEL    ---     0.238 */SLICE_224.A0 to */SLICE_224.F0 Packetiser/SLICE_224
ROUTE         1   e 0.001 */SLICE_224.F0 to *SLICE_224.DI0 Packetiser/fb_0 (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Control/SLICE_141 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_796.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_796.D1 to */SLICE_796.F1 Control/SLICE_796
ROUTE         5   e 0.232 */SLICE_796.F1 to */SLICE_796.A0 Control/opAddress_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_796.A0 to */SLICE_796.F0 Control/SLICE_796
ROUTE         1   e 0.908 */SLICE_796.F0 to */SLICE_141.B1 Control/N_520
CTOF_DEL    ---     0.238 */SLICE_141.B1 to */SLICE_141.F1 Control/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F1 to *SLICE_141.DI1 Control/N_106 (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_225 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_172.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.B0 to */SLICE_172.F0 Packetiser/SLICE_172
ROUTE         4   e 0.232 */SLICE_172.F0 to */SLICE_172.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_172.B1 to */SLICE_172.F1 Packetiser/SLICE_172
ROUTE         2   e 0.908 */SLICE_172.F1 to */SLICE_225.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_225.B0 to */SLICE_225.F0 Packetiser/SLICE_225
ROUTE         1   e 0.001 */SLICE_225.F0 to *SLICE_225.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_204 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *t/SLICE_95.B0 ipReset_c
CTOF1_DEL   ---     0.367 *t/SLICE_95.B0 to *t/SLICE_95.F1 Packetiser/UART_Inst/SLICE_95
ROUTE         1   e 0.908 *t/SLICE_95.F1 to */SLICE_204.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_204.A0 to */SLICE_204.F0 Packetiser/UART_Inst/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F0 to *SLICE_204.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_100 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_852.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_852.A0 to */SLICE_852.F0 Packetiser/SLICE_852
ROUTE         4   e 0.908 */SLICE_852.F0 to *SLICE_100.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_193 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_804.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_804.C0 to */SLICE_804.F0 Packetiser/UART_Inst/SLICE_804
ROUTE         2   e 0.908 */SLICE_804.F0 to *SLICE_193.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_99 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_852.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_852.A0 to */SLICE_852.F0 Packetiser/SLICE_852
ROUTE         4   e 0.908 */SLICE_852.F0 to */SLICE_99.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_290 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_172.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.B0 to */SLICE_172.F0 Packetiser/SLICE_172
ROUTE         4   e 0.908 */SLICE_172.F0 to *SLICE_290.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_192 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_804.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_804.C0 to */SLICE_804.F0 Packetiser/UART_Inst/SLICE_804
ROUTE         2   e 0.908 */SLICE_804.F0 to *SLICE_192.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_275 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_792.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_792.B0 to */SLICE_792.F0 Packetiser/SLICE_792
ROUTE         1   e 0.908 */SLICE_792.F0 to *SLICE_275.LSR Packetiser/fb (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_79 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_825.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_825.C1 to */SLICE_825.F1 Control/SLICE_825
ROUTE         5   e 0.908 */SLICE_825.F1 to */SLICE_79.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_83 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_825.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_825.C1 to */SLICE_825.F1 Control/SLICE_825
ROUTE         5   e 0.908 */SLICE_825.F1 to */SLICE_83.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_80 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_825.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_825.C1 to */SLICE_825.F1 Control/SLICE_825
ROUTE         5   e 0.908 */SLICE_825.F1 to */SLICE_80.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_190 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_818.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_818.A1 to */SLICE_818.F1 Packetiser/UART_Inst/SLICE_818
ROUTE         2   e 0.908 */SLICE_818.F1 to *SLICE_190.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_218 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_805.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_805.C0 to */SLICE_805.F0 Packetiser/UART_Inst/SLICE_805
ROUTE         1   e 0.908 */SLICE_805.F0 to *SLICE_218.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_191 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_818.A1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_818.A1 to */SLICE_818.F1 Packetiser/UART_Inst/SLICE_818
ROUTE         2   e 0.908 */SLICE_818.F1 to *SLICE_191.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_101 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_852.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_852.A0 to */SLICE_852.F0 Packetiser/SLICE_852
ROUTE         4   e 0.908 */SLICE_852.F0 to *SLICE_101.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_82 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_825.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_825.C1 to */SLICE_825.F1 Control/SLICE_825
ROUTE         5   e 0.908 */SLICE_825.F1 to */SLICE_82.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_81 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_825.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_825.C1 to */SLICE_825.F1 Control/SLICE_825
ROUTE         5   e 0.908 */SLICE_825.F1 to */SLICE_81.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_172 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_863.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_863.B0 to */SLICE_863.F0 Packetiser/SLICE_863
ROUTE         1   e 0.908 */SLICE_863.F0 to *SLICE_172.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_102 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_852.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_852.A0 to */SLICE_852.F0 Packetiser/SLICE_852
ROUTE         4   e 0.908 */SLICE_852.F0 to *SLICE_102.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_221 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_806.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_806.D1 to */SLICE_806.F1 Packetiser/SLICE_806
ROUTE         1   e 0.908 */SLICE_806.F1 to */SLICE_221.B0 Packetiser/UART_TxData_13_0_iv_0_1[2]
CTOF_DEL    ---     0.238 */SLICE_221.B0 to */SLICE_221.F0 Packetiser/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F0 to *SLICE_221.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_285 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_855.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_855.B0 to */SLICE_855.F0 Packetiser/SLICE_855
ROUTE         2   e 0.908 */SLICE_855.F0 to */SLICE_285.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_283 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_857.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_857.C0 to */SLICE_857.F0 Packetiser/SLICE_857
ROUTE         4   e 0.908 */SLICE_857.F0 to */SLICE_283.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_291 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_291.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_296 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_296.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_142 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_142.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_145 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_145.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_146 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_146.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_149 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_149.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_153 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_153.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_279 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_279.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_123 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_796.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_796.D1 to */SLICE_796.F1 Control/SLICE_796
ROUTE         5   e 0.908 */SLICE_796.F1 to */SLICE_123.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_276 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_276.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_301 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_798.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_798.D0 to */SLICE_798.F0 Control/SLICE_798
ROUTE         4   e 0.908 */SLICE_798.F0 to */SLICE_301.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_120 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_796.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_796.D1 to */SLICE_796.F1 Control/SLICE_796
ROUTE         5   e 0.908 */SLICE_796.F1 to */SLICE_120.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_124 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_124.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_299 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_299.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_288 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_814.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_814.C1 to */SLICE_814.F1 Packetiser/SLICE_814
ROUTE         4   e 0.908 */SLICE_814.F1 to */SLICE_288.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_127 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_127.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_128 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_128.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_131 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_131.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_150 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_150.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_132 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_132.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_184 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_858.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_858.C0 to */SLICE_858.F0 Packetiser/SLICE_858
ROUTE         4   e 0.908 */SLICE_858.F0 to */SLICE_184.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_139 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_139.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_136 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_136.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_140 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_140.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_222 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_808.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_808.D0 to */SLICE_808.F0 Packetiser/SLICE_808
ROUTE         5   e 0.908 */SLICE_808.F0 to */SLICE_222.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_214 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_218.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         5   e 0.908 */SLICE_218.F0 to */SLICE_214.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_173 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_173.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_210 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_816.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_816.C1 to */SLICE_816.F1 Packetiser/UART_Inst/SLICE_816
ROUTE         4   e 0.908 */SLICE_816.F1 to */SLICE_210.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_177 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_177.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_223 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_808.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_808.D0 to */SLICE_808.F0 Packetiser/SLICE_808
ROUTE         5   e 0.908 */SLICE_808.F0 to */SLICE_223.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_215 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_218.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         5   e 0.908 */SLICE_218.F0 to */SLICE_215.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_174 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_174.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_178 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_178.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_200 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_802.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_802.B0 to */SLICE_802.F0 Packetiser/UART_Inst/SLICE_802
ROUTE         4   e 0.908 */SLICE_802.F0 to */SLICE_200.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_186 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_186.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_816.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_816.C1 to */SLICE_816.F1 Packetiser/UART_Inst/SLICE_816
ROUTE         4   e 0.908 */SLICE_816.F1 to */SLICE_211.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_802.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_802.B0 to */SLICE_802.F0 Packetiser/UART_Inst/SLICE_802
ROUTE         4   e 0.908 */SLICE_802.F0 to */SLICE_201.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_187 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_187.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_304 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_798.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_798.D0 to */SLICE_798.F0 Control/SLICE_798
ROUTE         4   e 0.908 */SLICE_798.F0 to */SLICE_304.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_307 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_856.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_856.C0 to */SLICE_856.F0 Packetiser/SLICE_856
ROUTE         4   e 0.908 */SLICE_856.F0 to */SLICE_307.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_287 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_814.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_814.C1 to */SLICE_814.F1 Packetiser/SLICE_814
ROUTE         4   e 0.908 */SLICE_814.F1 to */SLICE_287.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_183 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_858.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_858.C0 to */SLICE_858.F0 Packetiser/SLICE_858
ROUTE         4   e 0.908 */SLICE_858.F0 to */SLICE_183.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_308 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_856.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_856.C0 to */SLICE_856.F0 Packetiser/SLICE_856
ROUTE         4   e 0.908 */SLICE_856.F0 to */SLICE_308.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_135 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_135.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_282 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_857.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_857.C0 to */SLICE_857.F0 Packetiser/SLICE_857
ROUTE         4   e 0.908 */SLICE_857.F0 to */SLICE_282.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_294 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_294.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_271 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Streamer1/SLICE_267
ROUTE         4   e 0.908 */SLICE_267.F1 to */SLICE_271.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_268 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Streamer1/SLICE_267
ROUTE         4   e 0.908 */SLICE_267.F1 to */SLICE_268.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_854 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_854.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_306 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_856.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_856.C0 to */SLICE_856.F0 Packetiser/SLICE_856
ROUTE         4   e 0.908 */SLICE_856.F0 to */SLICE_306.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_221 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_808.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_808.D0 to */SLICE_808.F0 Packetiser/SLICE_808
ROUTE         5   e 0.908 */SLICE_808.F0 to */SLICE_221.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_816.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_816.C1 to */SLICE_816.F1 Packetiser/UART_Inst/SLICE_816
ROUTE         4   e 0.908 */SLICE_816.F1 to */SLICE_209.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_199 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_802.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_802.B0 to */SLICE_802.F0 Packetiser/UART_Inst/SLICE_802
ROUTE         4   e 0.908 */SLICE_802.F0 to */SLICE_199.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_809 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_817.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_817.C1 to */SLICE_817.F1 Packetiser/UART_Inst/SLICE_817
ROUTE         1   e 0.908 */SLICE_817.F1 to */SLICE_809.CE Packetiser/UART_Inst/N_113 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_152 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_152.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_121 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_796.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_796.D1 to */SLICE_796.F1 Control/SLICE_796
ROUTE         5   e 0.908 */SLICE_796.F1 to */SLICE_121.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_176 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_176.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_125 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_125.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_126 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_126.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_278 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_278.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_143 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_143.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_297 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_297.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_147 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_147.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_180 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_180.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_144 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_144.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_277 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_277.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_129 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_129.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_133 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_133.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_303 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_798.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_798.D0 to */SLICE_798.F0 Control/SLICE_798
ROUTE         4   e 0.908 */SLICE_798.F0 to */SLICE_303.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_220 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_808.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_808.D0 to */SLICE_808.F0 Packetiser/SLICE_808
ROUTE         5   e 0.908 */SLICE_808.F0 to */SLICE_220.CE Packetiser/N_509 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_218 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_801.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_801.A0 to */SLICE_801.F0 Packetiser/UART_Inst/SLICE_801
ROUTE         1   e 0.908 */SLICE_801.F0 to */SLICE_218.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_816.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_816.C1 to */SLICE_816.F1 Packetiser/UART_Inst/SLICE_816
ROUTE         4   e 0.908 */SLICE_816.F1 to */SLICE_212.CE Packetiser/UART_Inst/N_115 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_298 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_298.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_216 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_218.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         5   e 0.908 */SLICE_218.F0 to */SLICE_216.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_175 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_175.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_179 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_179.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_188 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_188.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_270 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Streamer1/SLICE_267
ROUTE         4   e 0.908 */SLICE_267.F1 to */SLICE_270.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_189 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_800.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_800.C1 to */SLICE_800.F1 Packetiser/SLICE_800
ROUTE        13   e 0.908 */SLICE_800.F1 to */SLICE_189.CE Packetiser/N_127_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_286 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_814.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_814.C1 to */SLICE_814.F1 Packetiser/SLICE_814
ROUTE         4   e 0.908 */SLICE_814.F1 to */SLICE_286.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_182 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_858.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_858.C0 to */SLICE_858.F0 Packetiser/SLICE_858
ROUTE         4   e 0.908 */SLICE_858.F0 to */SLICE_182.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_122 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_796.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_796.D1 to */SLICE_796.F1 Control/SLICE_796
ROUTE         5   e 0.908 */SLICE_796.F1 to */SLICE_122.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_134 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_134.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_148 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_148.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_137 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_137.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_130 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_130.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_138 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_844.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_844.D0 to */SLICE_844.F0 Control/SLICE_844
ROUTE        17   e 0.908 */SLICE_844.F0 to */SLICE_138.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_293 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_293.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_151 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_824.B1 ipReset_c
CTOF_DEL    ---     0.238   SLICE_824.B1 to   SLICE_824.F1 SLICE_824
ROUTE        16   e 0.908   SLICE_824.F1 to */SLICE_151.CE Control/N_98_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_185 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_858.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_858.C0 to */SLICE_858.F0 Packetiser/SLICE_858
ROUTE         4   e 0.908 */SLICE_858.F0 to */SLICE_185.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_281 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_857.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_857.C0 to */SLICE_857.F0 Packetiser/SLICE_857
ROUTE         4   e 0.908 */SLICE_857.F0 to */SLICE_281.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_269 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_267.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 Streamer1/SLICE_267
ROUTE         4   e 0.908 */SLICE_267.F1 to */SLICE_269.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_305 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_856.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_856.C0 to */SLICE_856.F0 Packetiser/SLICE_856
ROUTE         4   e 0.908 */SLICE_856.F0 to */SLICE_305.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_290 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_855.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_855.B0 to */SLICE_855.F0 Packetiser/SLICE_855
ROUTE         2   e 0.908 */SLICE_855.F0 to */SLICE_290.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_289 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_814.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_814.C1 to */SLICE_814.F1 Packetiser/SLICE_814
ROUTE         4   e 0.908 */SLICE_814.F1 to */SLICE_289.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_284 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_857.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_857.C0 to */SLICE_857.F0 Packetiser/SLICE_857
ROUTE         4   e 0.908 */SLICE_857.F0 to */SLICE_284.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_802.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_802.B0 to */SLICE_802.F0 Packetiser/UART_Inst/SLICE_802
ROUTE         4   e 0.908 */SLICE_802.F0 to */SLICE_202.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_292 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_842.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_842.A0 to */SLICE_842.F0 Control/SLICE_842
ROUTE         8   e 0.908 */SLICE_842.F0 to */SLICE_292.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_302 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_798.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_798.D0 to */SLICE_798.F0 Control/SLICE_798
ROUTE         4   e 0.908 */SLICE_798.F0 to */SLICE_302.CE Control/N_74_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_217 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_218.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         5   e 0.908 */SLICE_218.F0 to */SLICE_217.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_803.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_803.C0 to */SLICE_803.F0 Packetiser/UART_Inst/SLICE_803
ROUTE         1   e 0.908 */SLICE_803.F0 to *_Tx_MGIOL.LSR N_123_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_172.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.B0 to */SLICE_172.F0 Packetiser/SLICE_172
ROUTE         4   e 0.908 */SLICE_172.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_849.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_849.C0 to */SLICE_849.F0 Packetiser/UART_Inst/SLICE_849
ROUTE         1   e 0.908 */SLICE_849.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_848.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_848.B0 to */SLICE_848.F0 Packetiser/UART_Inst/SLICE_848
ROUTE         1   e 0.908 */SLICE_848.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_807.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_807.A0 to */SLICE_807.F0 Packetiser/SLICE_807
ROUTE         1   e 0.908 */SLICE_807.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_227 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_227.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_227.D1 to */SLICE_227.F1 Packetiser/SLICE_227
ROUTE         1   e 0.232 */SLICE_227.F1 to */SLICE_227.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_227.D0 to */SLICE_227.F0 Packetiser/SLICE_227
ROUTE         1   e 0.001 */SLICE_227.F0 to *SLICE_227.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Streamer1/SLICE_274 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_274.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_274.D1 to */SLICE_274.F1 Streamer1/SLICE_274
ROUTE         1   e 0.232 */SLICE_274.F1 to */SLICE_274.A0 Streamer1/N_574
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 Streamer1/SLICE_274
ROUTE         1   e 0.001 */SLICE_274.F0 to *SLICE_274.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[0] to Register/SLICE_239 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to */SLICE_239.C0 ipBtn_c[0]
CTOOFX_DEL  ---     0.399 */SLICE_239.C0 to *LICE_239.OFX0 Register/SLICE_239
ROUTE         1   e 0.001 *LICE_239.OFX0 to *SLICE_239.DI0 Register/N_479 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[1] to Register/SLICE_240 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to */SLICE_240.C0 ipBtn_c[1]
CTOOFX_DEL  ---     0.399 */SLICE_240.C0 to *LICE_240.OFX0 Register/SLICE_240
ROUTE         1   e 0.001 *LICE_240.OFX0 to *SLICE_240.DI0 Register/N_480 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[2] to Register/SLICE_241 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to */SLICE_241.C0 ipBtn_c[2]
CTOOFX_DEL  ---     0.399 */SLICE_241.C0 to *LICE_241.OFX0 Register/SLICE_241
ROUTE         1   e 0.001 *LICE_241.OFX0 to *SLICE_241.DI0 Register/N_481 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    2.198ns delay ipBtn[3] to Register/SLICE_242 (2.121ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to */SLICE_242.C0 ipBtn_c[3]
CTOOFX_DEL  ---     0.399 */SLICE_242.C0 to *LICE_242.OFX0 Register/SLICE_242
ROUTE         1   e 0.001 *LICE_242.OFX0 to *SLICE_242.DI0 Register/N_482 (to ipClk_c)
                  --------
                    2.121   (57.1% logic, 42.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_283 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_283.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_284 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_284.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_307 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_307.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_27 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_27.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_133 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_133.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_132 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_132.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_288 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_288.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_183 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_183.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_266 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_266.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_28 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_28.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_163 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_163.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_184 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_184.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_136 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_136.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_267 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_267.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_3 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_3.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_289 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_289.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_4 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_4.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_308 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_308.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_7 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_7.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_8 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_8.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_134 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_134.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_171 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_171.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_185 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_185.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_281 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_281.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_30 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_30.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_282 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_282.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Control/SLICE_135 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_135.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_286 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_286.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_182 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_182.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_224 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_224.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_809 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_809.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWM1/SLICE_29 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_29.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_6 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_6.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_10 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_10.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_1 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_1.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_9 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_9.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_2 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_2.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_305 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_305.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_306 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_306.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_5 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *1/SLICE_5.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_287 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *SLICE_287.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_104 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_104.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_105 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_105.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_106 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_106.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_107 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_107.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_108 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_108.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_109 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_109.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_110 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_110.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_111 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_111.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_112 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_112.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_113 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_113.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_114 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_114.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_115 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_115.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_116 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_116.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_117 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_117.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_118 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_118.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_119 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_119.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_258 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to  SLICE_258.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_211 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_211.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 Packetiser/UART_Inst/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 Packetiser/UART_Inst/N_300_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_209 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_209.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 Packetiser/UART_Inst/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 Packetiser/UART_Inst/N_308_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_209 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_209.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 Packetiser/UART_Inst/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 Packetiser/UART_Inst/N_306_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_201.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.C0 to */SLICE_201.F0 Packetiser/UART_Inst/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_202.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C1 to */SLICE_202.F1 Packetiser/UART_Inst/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_226 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_226.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.D0 to */SLICE_226.F0 Packetiser/SLICE_226
ROUTE         1   e 0.001 */SLICE_226.F0 to *SLICE_226.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_211 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_211.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 Packetiser/UART_Inst/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 Packetiser/UART_Inst/N_298_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_226 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_226.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_226.D1 to */SLICE_226.F1 Packetiser/SLICE_226
ROUTE         1   e 0.001 */SLICE_226.F1 to *SLICE_226.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_285 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_285.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_285.D0 to */SLICE_285.F0 Packetiser/SLICE_285
ROUTE         1   e 0.001 */SLICE_285.F0 to *SLICE_285.DI0 Packetiser/N_131_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_127 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_127.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_127.D0 to */SLICE_127.F0 Control/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F0 to *SLICE_127.DI0 Control/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_129 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_129.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D0 to */SLICE_129.F0 Control/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F0 to *SLICE_129.DI0 Control/N_215_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_140 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_140.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_140.C1 to */SLICE_140.F1 Control/SLICE_140
ROUTE         1   e 0.001 */SLICE_140.F1 to *SLICE_140.DI1 Control/OutputData_RNO[31] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_218 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_218.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_218.D0 to */SLICE_218.F0 Packetiser/UART_Inst/SLICE_218
ROUTE         5   e 0.001 */SLICE_218.F0 to *SLICE_218.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_200.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.C1 to */SLICE_200.F1 Packetiser/UART_Inst/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_128 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_128.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_128.D1 to */SLICE_128.F1 Control/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F1 to *SLICE_128.DI1 Control/N_213_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_199 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_199.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.C0 to */SLICE_199.F0 Packetiser/UART_Inst/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_130 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_130.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_130.D1 to */SLICE_130.F1 Control/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F1 to *SLICE_130.DI1 Control/N_221_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_154 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_154.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_154.D0 to */SLICE_154.F0 Control/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F0 to *SLICE_154.DI0 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_131 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_131.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_131.D0 to */SLICE_131.F0 Control/SLICE_131
ROUTE         1   e 0.001 */SLICE_131.F0 to *SLICE_131.DI0 Control/N_223_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_229 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_229.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_229.D0 to */SLICE_229.F0 Packetiser/SLICE_229
ROUTE         1   e 0.001 */SLICE_229.F0 to *SLICE_229.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_126 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_126.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_126.D1 to */SLICE_126.F1 Control/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F1 to *SLICE_126.DI1 Control/N_117_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_154 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_154.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_154.D1 to */SLICE_154.F1 Control/SLICE_154
ROUTE         1   e 0.001 */SLICE_154.F1 to *SLICE_154.DI1 Control/N_33s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_138 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_138.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_138.C0 to */SLICE_138.F0 Control/SLICE_138
ROUTE         1   e 0.001 */SLICE_138.F0 to *SLICE_138.DI0 Control/OutputData_RNO[26] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_229 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_229.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_229.D1 to */SLICE_229.F1 Packetiser/SLICE_229
ROUTE         1   e 0.001 */SLICE_229.F1 to *SLICE_229.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_138 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_138.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_138.C1 to */SLICE_138.F1 Control/SLICE_138
ROUTE         1   e 0.001 */SLICE_138.F1 to *SLICE_138.DI1 Control/OutputData_RNO[27] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_220 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_220.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_220.D0 to */SLICE_220.F0 Packetiser/SLICE_220
ROUTE         1   e 0.001 */SLICE_220.F0 to *SLICE_220.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_140 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_140.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_140.C0 to */SLICE_140.F0 Control/SLICE_140
ROUTE         1   e 0.001 */SLICE_140.F0 to *SLICE_140.DI0 Control/OutputData_RNO[30] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_203.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 Packetiser/UART_Inst/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_125 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_125.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.D0 to */SLICE_125.F0 Control/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F0 to *SLICE_125.DI0 Control/N_158_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_124 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_124.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_124.D1 to */SLICE_124.F1 Control/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F1 to *SLICE_124.DI1 Control/N_156_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_200.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.C0 to */SLICE_200.F0 Packetiser/UART_Inst/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_126 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_126.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_126.D0 to */SLICE_126.F0 Control/SLICE_126
ROUTE         1   e 0.001 */SLICE_126.F0 to *SLICE_126.DI0 Control/N_116_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_137 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_137.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_137.C1 to */SLICE_137.F1 Control/SLICE_137
ROUTE         1   e 0.001 */SLICE_137.F1 to *SLICE_137.DI1 Control/OutputData_RNO[25] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_130 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_130.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_130.D0 to */SLICE_130.F0 Control/SLICE_130
ROUTE         1   e 0.001 */SLICE_130.F0 to *SLICE_130.DI0 Control/N_219_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_210 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_210.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 Packetiser/UART_Inst/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 Packetiser/UART_Inst/N_304_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_212 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_212.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 Packetiser/UART_Inst/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 Packetiser/UART_Inst/N_296_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_199 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_199.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.C1 to */SLICE_199.F1 Packetiser/UART_Inst/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_201.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.C1 to */SLICE_201.F1 Packetiser/UART_Inst/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F1 to *SLICE_201.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_228 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_228.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.C0 to */SLICE_228.F0 Packetiser/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F0 to *SLICE_228.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_272 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_272.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.C0 to */SLICE_272.F0 Streamer1/SLICE_272
ROUTE         1   e 0.001 */SLICE_272.F0 to *SLICE_272.DI0 Streamer1/N_21s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_213 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_213.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 Packetiser/UART_Inst/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_210 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_210.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 Packetiser/UART_Inst/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 Packetiser/UART_Inst/N_302_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_202.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.C0 to */SLICE_202.F0 Packetiser/UART_Inst/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_228 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_228.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_228.D1 to */SLICE_228.F1 Packetiser/SLICE_228
ROUTE         1   e 0.001 */SLICE_228.F1 to *SLICE_228.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_267 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_267.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_267.A0 to */SLICE_267.F0 Streamer1/SLICE_267
ROUTE         1   e 0.001 */SLICE_267.F0 to *SLICE_267.DI0 Streamer1/N_239_i_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_141 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_141.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_141.D0 to */SLICE_141.F0 Control/SLICE_141
ROUTE         1   e 0.001 */SLICE_141.F0 to *SLICE_141.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_125 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_125.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_125.D1 to */SLICE_125.F1 Control/SLICE_125
ROUTE         1   e 0.001 */SLICE_125.F1 to *SLICE_125.DI1 Control/N_176_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_127 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_127.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_127.D1 to */SLICE_127.F1 Control/SLICE_127
ROUTE         1   e 0.001 */SLICE_127.F1 to *SLICE_127.DI1 Control/N_119_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_129 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_129.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_129.D1 to */SLICE_129.F1 Control/SLICE_129
ROUTE         1   e 0.001 */SLICE_129.F1 to *SLICE_129.DI1 Control/N_217_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_137 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_137.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_137.C0 to */SLICE_137.F0 Control/SLICE_137
ROUTE         1   e 0.001 */SLICE_137.F0 to *SLICE_137.DI0 Control/OutputData_RNO[24] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_139 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_139.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_139.C0 to */SLICE_139.F0 Control/SLICE_139
ROUTE         1   e 0.001 */SLICE_139.F0 to *SLICE_139.DI0 Control/OutputData_RNO[28] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_172 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_172.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_172.B0 to */SLICE_172.F0 Packetiser/SLICE_172
ROUTE         4   e 0.001 */SLICE_172.F0 to *SLICE_172.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_128 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_128.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_128.D0 to */SLICE_128.F0 Control/SLICE_128
ROUTE         1   e 0.001 */SLICE_128.F0 to *SLICE_128.DI0 Control/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_230 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_230.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.D0 to */SLICE_230.F0 Packetiser/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F0 to *SLICE_230.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_275 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_275.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 Packetiser/SLICE_275
ROUTE         1   e 0.001 */SLICE_275.F0 to *SLICE_275.DI0 Packetiser/N_125_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_139 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_139.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_139.C1 to */SLICE_139.F1 Control/SLICE_139
ROUTE         1   e 0.001 */SLICE_139.F1 to *SLICE_139.DI1 Control/OutputData_RNO[29] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_212 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_212.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 Packetiser/UART_Inst/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_230 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_230.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_230.D1 to */SLICE_230.F1 Packetiser/SLICE_230
ROUTE         1   e 0.001 */SLICE_230.F1 to *SLICE_230.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_290 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_290.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 Packetiser/SLICE_290
ROUTE         1   e 0.001 */SLICE_290.F0 to *SLICE_290.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_124 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_124.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_124.D0 to */SLICE_124.F0 Control/SLICE_124
ROUTE         1   e 0.001 */SLICE_124.F0 to *SLICE_124.DI0 Control/N_153_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_263 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to   SLICE_263.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_263.A0 to   SLICE_263.F0 SLICE_263
ROUTE         1   e 0.001   SLICE_263.F0 to  SLICE_263.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_295 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_295.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_195 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_195.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_300 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_300.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_197 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_197.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_280 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_280.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_198 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_198.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_194 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_194.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_196 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to */SLICE_196.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       204   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            6 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay NCO1/Sine/SLICE_238 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 NCO1/Sine/SLICE_238 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_238.Q0 to */SLICE_826.A0 Q[16]
CTOF_DEL    ---     0.238 */SLICE_826.A0 to */SLICE_826.F0 NCO1/Sine/SLICE_826
ROUTE         1   e 0.908 */SLICE_826.F0 to       38.PADDO Q_i[16]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay NCO1/Sine/SLICE_164 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_164.CLK to */SLICE_164.Q0 NCO1/Sine/SLICE_164 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_164.Q0 to */SLICE_827.A0 NCO1/Sine/Q[17]
CTOF_DEL    ---     0.238 */SLICE_827.A0 to */SLICE_827.F0 NCO1/Sine/SLICE_827
ROUTE         1   e 0.908 */SLICE_827.F0 to       37.PADDO Q_i[17]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  162.048 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 267
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_1.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_2.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_3.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_4.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_5.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_6.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_7.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_8.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     NCO1/SLICE_9.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_10.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_27.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_28.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_29.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    PWM1/SLICE_30.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_33.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_49.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_50.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_51.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_52.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_53.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_54.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_55.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_56.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_57.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_58.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_59.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_107.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_108.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_109.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_110.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_111.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_114.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_115.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_116.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_117.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_118.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_119.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_142.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_143.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_144.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_145.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_146.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_147.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_148.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_149.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_150.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_151.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_152.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_153.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_162.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_163.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_164.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_170.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWM1/SLICE_171.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_173.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_174.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_175.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_176.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_177.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_178.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_180.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_186.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_187.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_188.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_189.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_226.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_249.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_250.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_251.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_252.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_253.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_254.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_255.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_256.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_257.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_258.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_263.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_268.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_269.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_270.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_271.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_276.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_278.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_279.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_280.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_286.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_287.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_288.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_289.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_291.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_292.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_293.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_294.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_299.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_300.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_301.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_302.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_303.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_304.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_305.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_306.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_307.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_308.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_854.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_263.F0 to        SLICE_263.DI0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_1.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_2.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_3.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_4.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_5.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_6.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_7.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_8.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     NCO1/SLICE_9.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_10.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_27.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_28.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_29.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    PWM1/SLICE_30.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_90.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_91.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_91.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_92.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_92.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_93.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_93.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_94.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_94.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_95.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_95.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_104.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_105.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_106.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_107.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_108.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_109.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_110.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_111.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_112.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_113.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_114.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_115.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_116.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_117.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_118.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_119.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_124.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_124.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_125.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_125.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_126.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_126.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_127.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_127.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_128.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_128.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_129.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_129.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_130.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_130.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_131.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_132.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_133.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_134.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_135.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_136.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_137.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_137.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_138.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_138.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_139.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_139.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_140.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_140.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_141.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_141.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_154.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_154.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_163.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWM1/SLICE_171.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_172.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_182.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_183.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_184.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_185.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_194.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_195.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_196.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_197.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_198.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_199.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_199.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_200.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_200.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_201.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_201.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_202.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_202.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_203.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_204.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_204.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_205.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_205.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_206.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_206.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_207.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_207.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_208.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_208.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_209.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_209.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_210.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_210.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_211.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_211.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_212.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_212.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_213.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_218.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_220.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_220.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_221.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_222.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_223.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_224.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_225.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_226.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_226.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_227.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_228.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_228.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_229.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_229.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_230.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_230.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_258.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_263.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_266.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_267.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_267.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_267.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_272.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_274.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_274.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_275.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_280.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_281.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_282.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_283.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_284.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_285.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_286.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_287.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_288.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_289.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_290.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_290.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_295.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_300.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_305.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_306.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_307.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_308.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_790.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_790.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_792.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_793.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_796.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_798.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_800.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_801.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_802.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_803.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_804.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_805.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_806.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_807.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_808.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_809.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_810.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_811.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_814.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_816.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_817.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_818.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_824.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_825.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_842.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_844.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_848.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_849.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_852.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_855.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_856.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_857.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_858.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_863.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_865.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_866.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns O1/Sine/SLICE_164.Q0 to O1/Sine/SLICE_827.A0 NCO1/Sine/Q[17]
  e 0.908ns O1/Sine/SLICE_238.Q0 to O1/Sine/SLICE_826.A0 Q[16]
  e 0.908ns O1/Sine/SLICE_826.F0 to       opLED[6].PADDO Q_i[16]
  e 0.908ns O1/Sine/SLICE_827.F0 to       opLED[7].PADDO Q_i[17]
  e 0.908ns       ipBtn[3].PADDI to egister/SLICE_242.C0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to egister/SLICE_241.C0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to egister/SLICE_240.C0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to egister/SLICE_239.C0 ipBtn_c[0]
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7441 paths, 1 nets, and 6356 connections (94.74% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Jul 20 15:40:45 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_193 to Packetiser/UART_Inst/SLICE_193 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_193 to Packetiser/UART_Inst/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_193.CLK to */SLICE_193.Q0 Packetiser/UART_Inst/SLICE_193 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_193.Q0 to */SLICE_193.B1 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.059 */SLICE_193.B1 to */SLICE_193.F1 Packetiser/UART_Inst/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F1 to *SLICE_193.DI1 Packetiser/UART_Inst/un1_BitsSent_3_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 267
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.001ns         SLICE_263.F0 to        SLICE_263.DI0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_1.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_2.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_3.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_4.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_5.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_6.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_7.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_8.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     NCO1/SLICE_9.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_10.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_27.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_28.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_29.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    PWM1/SLICE_30.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_90.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_91.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_91.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_92.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_92.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_93.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_93.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_94.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_94.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_95.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_95.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_104.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_105.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_106.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_107.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_108.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_109.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_110.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_111.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_112.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_113.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_114.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_115.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_116.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_117.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_118.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_119.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_124.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_124.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_125.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_125.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_126.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_126.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_127.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_127.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_128.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_128.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_129.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_129.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_130.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_130.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_131.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_132.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_133.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_134.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_135.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_136.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_137.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_137.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_138.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_138.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_139.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_139.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_140.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_140.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_141.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_141.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_154.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_154.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_163.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWM1/SLICE_171.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_172.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_182.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_183.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_184.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_185.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_194.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_195.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_196.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_197.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_198.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_199.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_199.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_200.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_200.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_201.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_201.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_202.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_202.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_203.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_204.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_204.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_205.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_205.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_206.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_206.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_207.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_207.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_208.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_208.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_209.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_209.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_210.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_210.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_211.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_211.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_212.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_212.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_213.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_218.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_220.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_220.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_221.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_222.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_223.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_224.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_225.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_226.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_226.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_227.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_228.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_228.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_229.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_229.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_230.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_230.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_258.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_263.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_266.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_267.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_267.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_267.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_272.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_274.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_274.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_275.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_280.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_281.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_282.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_283.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_284.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_285.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_286.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_287.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_288.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_289.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_290.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_290.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_295.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_300.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_305.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_306.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_307.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_308.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_790.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_790.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_792.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_793.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_796.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_798.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_800.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_801.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_802.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_803.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_804.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_805.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_806.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_807.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_808.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_809.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_810.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_811.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_814.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_816.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_817.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_818.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_824.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_825.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_842.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_844.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_848.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_849.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_852.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_855.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_856.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_857.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_858.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_863.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_865.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_866.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns O1/Sine/SLICE_164.Q0 to O1/Sine/SLICE_827.A0 NCO1/Sine/Q[17]
  e 0.450ns O1/Sine/SLICE_238.Q0 to O1/Sine/SLICE_826.A0 Q[16]
  e 0.450ns O1/Sine/SLICE_826.F0 to       opLED[6].PADDO Q_i[16]
  e 0.450ns O1/Sine/SLICE_827.F0 to       opLED[7].PADDO Q_i[17]
  e 0.450ns       ipBtn[3].PADDI to egister/SLICE_242.C0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to egister/SLICE_241.C0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to egister/SLICE_240.C0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to egister/SLICE_239.C0 ipBtn_c[0]
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7441 paths, 1 nets, and 6490 connections (96.74% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

