<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="248" />
   <clocksource preferredWidth="248" />
   <frequency preferredWidth="231" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program/Memory,Library/University Program,Project,Library" />
 <window width="1100" height="729" x="254" y="670" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
