#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : B_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
X_LUT2_I1_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000    12.263
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605    13.869
X_LUT3_I2_O_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000    13.869
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581    15.450
X_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000    15.450
X_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    17.055
X_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                          0.000    17.055
X_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.581    18.636
B_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    18.636
data arrival time                                                                  18.636

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                         0.000     0.000
cell setup time                                                           0.105     0.105
data required time                                                                  0.105
-----------------------------------------------------------------------------------------
data required time                                                                  0.105
data arrival time                                                                 -18.636
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -18.531


#Path 2
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : fsm_clk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
fsm_clk_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              0.000    13.848
fsm_clk_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    15.154
fsm_clk_dffe_Q.QEN[0] (Q_FRAG)                                                               0.000    15.154
data arrival time                                                                                     15.154

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
fsm_clk_dffe_Q.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                             -0.591    -0.591
data required time                                                                                    -0.591
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.591
data arrival time                                                                                    -15.154
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -15.744


#Path 3
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : A_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
X_LUT2_I1_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                0.000    12.263
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.605    13.869
X_LUT3_I2_O_LUT3_O.t_frag.XB1[0] (T_FRAG)                                 0.000    13.869
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.581    15.450
A_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    15.450
data arrival time                                                                  15.450

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
A_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                         0.000     0.000
cell setup time                                                           0.105     0.105
data required time                                                                  0.105
-----------------------------------------------------------------------------------------
data required time                                                                  0.105
data arrival time                                                                 -15.450
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -15.344


#Path 4
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               0.000    13.848
delay_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    15.310
delay_dffc_Q_2.QD[0] (Q_FRAG)                                                                0.000    15.310
data arrival time                                                                                     15.310

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_2.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -15.310
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -15.205


#Path 5
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : Z_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
X_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                0.000    12.263
X_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                 1.305    13.569
Z_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                  0.000    13.569
Z_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.305    14.874
Z_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    14.874
data arrival time                                                                  14.874

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
Z_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                         0.000     0.000
cell setup time                                                           0.105     0.105
data required time                                                                  0.105
-----------------------------------------------------------------------------------------
data required time                                                                  0.105
data arrival time                                                                 -14.874
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -14.768


#Path 6
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_15.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_19.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_19.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 7
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_12.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_16.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_16.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 8
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_16.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_20.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_20.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 9
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_17.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_21.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_21.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 10
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_18.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_22.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_22.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 11
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_19.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_23.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_23.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 12
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_6.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_6.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 13
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_20.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_24.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 14
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_21.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_25.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_25.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 15
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_3.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_7.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_7.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 16
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_4.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_8.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_8.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 17
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_5.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_9.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_9.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 18
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_6.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_10.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_10.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 19
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_7.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_11.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_11.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 20
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_8.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_12.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_12.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 21
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_9.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_13.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_13.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 22
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_14.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_18.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_18.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 23
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_13.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_17.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_17.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 24
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_11.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_15.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_15.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 25
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_10.c_frag.TBS[0] (C_FRAG)                                            0.000    13.848
delay_dffc_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             0.996    14.844
delay_dffc_Q_14.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_14.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 26
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             0.000    13.848
delay_dffc_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    14.844
delay_dffc_Q_5.QD[0] (Q_FRAG)                                                                0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_5.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 27
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.290
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                       0.000     5.596
delay_dffc_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                        1.305     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     6.901
delay_dffc_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.TAB[0] (C_FRAG)                                  0.000     8.206
delay_dffc_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                   1.437     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                  0.000     9.644
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.305    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                          0.000    10.949
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.462    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                    0.000    12.411
fsm_clk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                     1.437    13.848
delay_dffc_Q_9_D_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               0.000    13.848
delay_dffc_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    14.844
delay_dffc_Q_26.QD[0] (Q_FRAG)                                                               0.000    14.844
data arrival time                                                                                     14.844

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_26.QCK[0] (Q_FRAG)                                                              0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -14.844
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -14.738


#Path 28
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     5.286
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     6.281
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     6.281
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     7.277
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     7.277
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     8.273
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     8.273
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     9.268
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     9.268
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305    10.574
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000    10.574
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    12.036
delay_dffc_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                             0.000    12.036
delay_dffc_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.305    13.341
delay_dffc_Q_4.QD[0] (Q_FRAG)                                                                0.000    13.341
data arrival time                                                                                     13.341

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_4.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -13.341
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -13.236


#Path 29
Startpoint: delay_dffc_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dffc_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_24.QCK[0] (Q_FRAG)                                                              0.000     0.000
delay_dffc_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        0.000     1.701
delay_dffc_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        0.000     3.295
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996     4.290
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       0.000     4.290
delay_dffc_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996     5.286
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     5.286
delay_dffc_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     6.281
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     6.281
delay_dffc_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     7.277
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         0.000     7.277
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996     8.273
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        0.000     8.273
delay_dffc_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996     9.268
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                          0.000     9.268
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305    10.574
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000    10.574
fsm_clk_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462    12.036
delay_dffc_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                             0.000    12.036
delay_dffc_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.305    13.341
delay_dffc_Q_3.QD[0] (Q_FRAG)                                                                0.000    13.341
data arrival time                                                                                     13.341

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                     0.000     0.000
delay_dffc_Q_3.QCK[0] (Q_FRAG)                                                               0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell setup time                                                                              0.105     0.105
data required time                                                                                     0.105
------------------------------------------------------------------------------------------------------------
data required time                                                                                     0.105
data arrival time                                                                                    -13.341
------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -13.236


#Path 30
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : D_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                          0.000    10.958
X_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                           1.605    12.564
D_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    12.564
data arrival time                                                                  12.564

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                         0.000     0.000
cell setup time                                                           0.105     0.105
data required time                                                                  0.105
-----------------------------------------------------------------------------------------
data required time                                                                  0.105
data arrival time                                                                 -12.564
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -12.458


#Path 31
Startpoint: X.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : C_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
X.inpad[0] (.input)                                                       0.000     0.000
$iopadmap$pw_modulator.X.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$pw_modulator.X.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
X_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000    10.958
X_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462    12.420
C_dffc_Q.QD[0] (Q_FRAG)                                                   0.000    12.420
data arrival time                                                                  12.420

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
C_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                         0.000     0.000
cell setup time                                                           0.105     0.105
data required time                                                                  0.105
-----------------------------------------------------------------------------------------
data required time                                                                  0.105
data arrival time                                                                 -12.420
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -12.315


#Path 32
Startpoint: Z_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : out:Z.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
Z_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
Z_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
$iopadmap$pw_modulator.Z.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$pw_modulator.Z.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:Z.outpad[0] (.output)                                                 0.000    11.510
data arrival time                                                                  11.510

clock virtual_io_clock (rise edge)                                        0.000     0.000
clock source latency                                                      0.000     0.000
clock uncertainty                                                         0.000     0.000
output external delay                                                     0.000     0.000
data required time                                                                  0.000
-----------------------------------------------------------------------------------------
data required time                                                                  0.000
data arrival time                                                                 -11.510
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -11.510


#Path 33
Startpoint: D_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : B_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
D_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
X_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
X_LUT2_I1_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       0.000     3.164
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.605     4.769
X_LUT3_I2_O_LUT3_O.t_frag.XB1[0] (T_FRAG)                        0.000     4.769
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.581     6.350
X_LUT3_I2_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     6.350
X_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.606     7.955
X_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                 0.000     7.955
X_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.581     9.536
B_dffc_Q.QD[0] (Q_FRAG)                                          0.000     9.536
data arrival time                                                          9.536

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -9.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.431


#Path 34
Startpoint: D_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : A_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
D_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
X_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
X_LUT2_I1_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                       0.000     3.164
X_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                        1.605     4.769
X_LUT3_I2_O_LUT3_O.t_frag.XB1[0] (T_FRAG)                        0.000     4.769
X_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.581     6.350
A_dffc_Q.QD[0] (Q_FRAG)                                          0.000     6.350
data arrival time                                                          6.350

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
A_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -6.350
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.244


#Path 35
Startpoint: C_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : C_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                      0.000     0.000
clock source latency                                                       0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
C_dffc_Q.QCK[0] (Q_FRAG)                                                   0.000     0.000
C_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
X_LUT3_I1_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                       0.000     1.701
X_LUT3_I1_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.549     3.251
X_LUT3_I1_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000     3.251
X_LUT3_I1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.606     4.856
X_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                           0.000     4.856
X_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.305     6.162
C_dffc_Q.QD[0] (Q_FRAG)                                                    0.000     6.162
data arrival time                                                                    6.162

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)                      0.000     0.000
clock source latency                                                       0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                              0.000     0.000
C_dffc_Q.QCK[0] (Q_FRAG)                                                   0.000     0.000
clock uncertainty                                                          0.000     0.000
cell setup time                                                            0.105     0.105
data required time                                                                   0.105
------------------------------------------------------------------------------------------
data required time                                                                   0.105
data arrival time                                                                   -6.162
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -6.056


#Path 36
Startpoint: D_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : Z_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
D_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
X_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
X_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
X_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
X_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
Z_dffc_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                         0.000     4.469
Z_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.305     5.774
Z_dffc_Q.QD[0] (Q_FRAG)                                          0.000     5.774
data arrival time                                                          5.774

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
Z_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -5.774
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.669


#Path 37
Startpoint: B_dffc_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Endpoint  : D_dffc_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2215)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
B_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
B_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
X_LUT3_I1_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       0.000     1.701
X_LUT3_I1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.581     3.282
X_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 0.000     3.282
X_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.462     4.744
D_dffc_Q.QD[0] (Q_FRAG)                                          0.000     4.744
data arrival time                                                          4.744

clock $auto$clkbufmap.cc:247:execute$2215 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
fsm_clk_dffe_Q.QZ[0] (Q_FRAG)                                    0.000     0.000
D_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -4.744
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.639


#End of timing report
