// Seed: 2320936390
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_6 = 1'b0;
  supply0 id_7;
  assign {1, id_6} = (id_7 % id_3);
  assign id_5 = 1 == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7;
  initial begin
    id_3 <= 1;
  end
  module_0(
      id_4, id_6, id_7, id_4, id_6
  );
endmodule
