Release 14.7 reportgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

ikhepw10::  Fri Jun 10 18:12:59 2016

/home/readout/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/reportgen -intstyle
ise -clock_regions -o glib_top glib_top.ncd 

Loading device for application Rf_Device from file '6vlx130t.nph' in environment
/home/readout/Xilinx/14.7/ISE_DS/ISE/.
   "glib_top" is an NCD, version 3.2, device xc6vlx130t, package ff1156, speed
-1
ReportGen:LoadDesign: 'glib_top.ncd'
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000
Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
Device speed data version:  "PRODUCTION 1.17 2013-10-13".
WARNING:Timing:3223 - Timing constraint PATH "TS_clk160from1252ipb_clk_path"
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_clk3202sysclk_path" TIG;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.

Generating Clock Region Report: glib_top.clk_rgn


Number of error messages: 0
Number of warning messages: 2
Number of info messages: 1

reportgen done!
