[2025-09-18 04:35:10] START suite=qualcomm_srv trace=srv6_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv6_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2571723 heartbeat IPC: 3.888 cumulative IPC: 3.888 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4995235 heartbeat IPC: 4.126 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4995235 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4995235 cumulative IPC: 4.004 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13278475 heartbeat IPC: 1.207 cumulative IPC: 1.207 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21587412 heartbeat IPC: 1.204 cumulative IPC: 1.205 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 29890267 heartbeat IPC: 1.204 cumulative IPC: 1.205 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 38210751 heartbeat IPC: 1.202 cumulative IPC: 1.204 (Simulation time: 00 hr 05 min 51 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46487089 heartbeat IPC: 1.208 cumulative IPC: 1.205 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54753345 heartbeat IPC: 1.21 cumulative IPC: 1.206 (Simulation time: 00 hr 08 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv6_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 63067105 heartbeat IPC: 1.203 cumulative IPC: 1.205 (Simulation time: 00 hr 09 min 15 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 71381543 heartbeat IPC: 1.203 cumulative IPC: 1.205 (Simulation time: 00 hr 10 min 24 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 79687379 heartbeat IPC: 1.204 cumulative IPC: 1.205 (Simulation time: 00 hr 11 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83006552 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83006552 cumulative IPC: 1.205 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv6_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.205 instructions: 100000002 cycles: 83006552
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 30.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08532
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.06
BRANCH_DIRECT_CALL: 0.4187
BRANCH_INDIRECT_CALL: 0.5417
BRANCH_RETURN: 0.4039


====Backend Stall Breakdown====
ROB_STALL: 18219
LQ_STALL: 0
SQ_STALL: 31719


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 5.3490896

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 18219

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3406

cpu0->cpu0_STLB TOTAL        ACCESS:    2104761 HIT:    2104012 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2104761 HIT:    2104012 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 112.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9563518 HIT:    8693263 MISS:     870255 MSHR_MERGE:      34700
cpu0->cpu0_L2C LOAD         ACCESS:    7681540 HIT:    6954073 MISS:     727467 MSHR_MERGE:        438
cpu0->cpu0_L2C RFO          ACCESS:     579702 HIT:     513974 MISS:      65728 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     158001 HIT:     105180 MISS:      52821 MSHR_MERGE:      34262
cpu0->cpu0_L2C WRITE        ACCESS:    1142926 HIT:    1119394 MISS:      23532 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1349 HIT:        642 MISS:        707 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     110575 ISSUED:     103361 USEFUL:       1308 USELESS:       6883
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15856086 HIT:    7795710 MISS:    8060376 MSHR_MERGE:    1997878
cpu0->cpu0_L1I LOAD         ACCESS:   15856086 HIT:    7795710 MISS:    8060376 MSHR_MERGE:    1997878
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30827886 HIT:   26895587 MISS:    3932299 MSHR_MERGE:    1677433
cpu0->cpu0_L1D LOAD         ACCESS:   16645751 HIT:   14538268 MISS:    2107483 MSHR_MERGE:     488441
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     341928 HIT:     249518 MISS:      92410 MSHR_MERGE:      37687
cpu0->cpu0_L1D WRITE        ACCESS:   13838699 HIT:   12107674 MISS:    1731025 MSHR_MERGE:    1151273
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1508 HIT:        127 MISS:       1381 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:     539852 ISSUED:     341928 USEFUL:      12303 USELESS:      36151
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.48 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12986376 HIT:   10705500 MISS:    2280876 MSHR_MERGE:    1156438
cpu0->cpu0_ITLB LOAD         ACCESS:   12986376 HIT:   10705500 MISS:    2280876 MSHR_MERGE:    1156438
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29014427 HIT:   27697102 MISS:    1317325 MSHR_MERGE:     337002
cpu0->cpu0_DTLB LOAD         ACCESS:   29014427 HIT:   27697102 MISS:    1317325 MSHR_MERGE:     337002
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->LLC TOTAL        ACCESS:     953079 HIT:     942771 MISS:      10308 MSHR_MERGE:        259
cpu0->LLC LOAD         ACCESS:     727028 HIT:     719546 MISS:       7482 MSHR_MERGE:         34
cpu0->LLC RFO          ACCESS:      65728 HIT:      65718 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      18559 HIT:      15948 MISS:       2611 MSHR_MERGE:        225
cpu0->LLC WRITE        ACCESS:     141057 HIT:     141043 MISS:         14 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        707 HIT:        516 MISS:        191 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         27
  ROW_BUFFER_MISS:      10008
  AVG DBUS CONGESTED CYCLE: 2.983
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         13
  FULL:          0
Channel 0 REFRESHES ISSUED:       6917

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537999       524048        72259          520
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           63           62           11
  STLB miss resolved @ L2C                0           60          402          262           28
  STLB miss resolved @ LLC                0           26          217          336           43
  STLB miss resolved @ MEM                0            0           64          123           86

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195794        59679      1526953       130533            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            1            4            2
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5            9           27            0
  STLB miss resolved @ MEM                0            0            3           14            7
[2025-09-18 04:47:56] END   suite=qualcomm_srv trace=srv6_ap (rc=0)
