5 18 141 32 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (ovl1.vcd) 2 -o (ovl1.cdd) 2 -v (ovl1.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 ovl1.v 1 30 1
2 1 3d 25 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 1 3 107000a 1 0 0 0 1 17 0 1 0 1 1 0
1 reset_n 2 3 70011 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 4 7000a 1 0 3 0 4 17 0 f 0 0 0 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 1 25 8 1 0 0 1
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1
2 2 0 8 180018 1 1004 0 0 32 48 0 0
2 3 1 8 a0014 0 1410 0 0 32 33 error_count
2 4 37 8 a0018 1 16 2 3
2 5 0 9 180018 1 1004 0 0 32 48 0 0
2 6 1 9 a0014 0 1410 0 0 32 33 cover_count
2 7 37 9 a0018 1 16 5 6
2 8 0 9 530056 1 21008 0 0 1 16 1 0
2 9 0 9 4c004f 1 21004 0 0 1 16 0 0
2 10 0 9 4a004a 1 1008 0 0 32 48 1 0
2 11 32 9 440048 1 1008 0 0 32 1 width
2 12 7 9 44004a 1 1208 10 11 32 18 0 ffffffff fffffffa 1 4 0
2 13 25 9 430051 1 1104 9 12 3 18 0 7 7 0 0 0
2 14 31 9 430056 1 1088 8 13 4 18 0 f e 1 0 0
2 15 26 9 420057 1 1008 14 0 4 18 0 f e 1 0 0
2 16 1 9 27002f 1 1004 0 0 4 1 test_expr
2 17 7 9 270057 2 1088 15 16 4 18 0 f e 1 0 0
2 18 1 9 150021 0 1410 0 0 4 1 dec_test_expr
2 19 36 9 150057 2 a 17 18
2 20 0 10 4c004f 1 21004 0 0 1 16 0 0
2 21 32 10 46004a 1 1008 0 0 32 1 width
2 22 25 10 450051 1 1104 20 21 4 18 0 f f 0 0 0
2 23 1 10 33003f 1 1008 0 0 4 1 dec_test_expr
2 24 1 10 27002f 1 1004 0 0 4 1 test_expr
2 25 8 10 27003f 1 201084 23 24 4 18 0 f f 0 0 0
2 26 11 10 260051 2 201048 22 25 1 18 0 1 0 1 0 0
2 27 1 10 150021 0 1410 0 0 1 1 zoh_test_expr
2 28 36 10 150052 2 a 26 27
2 29 0 11 4c004f 1 21004 0 0 1 16 0 0
2 30 32 11 46004a 1 1008 0 0 32 1 width
2 31 25 11 450051 1 1104 29 30 4 18 0 f f 0 0 0
2 32 1 11 37003f 1 1004 0 0 4 1 test_expr
2 33 1 11 27002f 1 1004 0 0 4 1 test_expr
2 34 2 11 27003f 1 201044 32 33 4 18 0 f f 0 0 0
2 35 11 11 260051 2 201048 31 34 1 18 0 1 0 1 0 0
2 36 1 11 130021 0 1410 0 0 1 1 valid_test_expr
2 37 36 11 130052 2 a 35 36
2 38 1 78 140016 1f 100c 0 0 1 1 clk
2 39 27 78 c0016 2f 100a 38 0 1 18 0 1 0 0 0 0
2 40 3d 78 19001d f 5002 0 0 1 18 0 1 0 0 0 0 $u21
2 41 1 93 140016 1f 100c 0 0 1 1 clk
2 42 27 93 c0016 2f 100a 41 0 1 18 0 1 0 0 0 0
2 43 3d 93 19001d f 5002 0 0 1 18 0 1 0 0 0 0 $u25
2 44 1 110 440051 1 1004 0 0 4 1 prev_test_expr
2 45 1 110 37003f 1 1004 0 0 4 1 test_expr
2 46 15 110 370051 2 201044 44 45 1 18 0 1 1 0 0 0
2 47 0 110 300030 1 1004 0 0 32 48 0 0
2 48 32 110 1a002c 1 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 49 e 110 1a0030 1 201108 47 48 1 18 0 1 0 1 0 0
2 50 18 110 190052 3 201104 46 49 1 18 0 1 0 1 0 0
2 51 1 110 90014 0 1410 0 0 1 1 fire_cover_1
2 52 35 110 90053 2 6 50 51
2 53 1 111 720086 1 1004 0 0 4 1 prev_one_hots_checked
2 54 1 111 5e006d 1 1004 0 0 4 1 one_hots_checked
2 55 15 111 5e0086 1 201044 53 54 1 18 0 1 1 0 0 0
2 56 0 111 520055 1 21008 0 0 1 16 1 0
2 57 32 111 4c0050 1 1008 0 0 32 1 width
2 58 25 111 4b0057 1 1208 56 57 4 18 0 f 0 f 0 0
2 59 1 111 370046 1 1004 0 0 4 1 one_hots_checked
2 60 11 111 370057 2 201084 58 59 1 18 0 1 1 0 0 0
2 61 0 111 300030 1 1004 0 0 32 48 0 0
2 62 32 111 1a002c 1 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 63 e 111 1a0030 1 201108 61 62 1 18 0 1 0 1 0 0
2 64 18 111 190058 2 1104 60 63 1 18 0 1 0 1 0 0
2 65 18 111 190087 2 201044 55 64 1 18 0 1 1 1 0 0
2 66 1 111 90014 0 1410 0 0 1 1 fire_cover_2
2 67 35 111 90088 2 6 65 66
2 68 0 112 700073 1 21004 0 0 1 16 0 0
2 69 32 112 6a006e 1 1008 0 0 32 1 width
2 70 25 112 690075 1 1104 68 69 4 18 0 f f 0 0 0
2 71 1 112 570064 1 1004 0 0 4 1 prev_test_expr
2 72 15 112 570075 2 201044 70 71 1 18 0 1 1 0 0 0
2 73 0 112 4b004e 1 21004 0 0 1 16 0 0
2 74 32 112 450049 1 1008 0 0 32 1 width
2 75 25 112 440050 1 1104 73 74 4 18 0 f f 0 0 0
2 76 1 112 37003f 1 1004 0 0 4 1 test_expr
2 77 11 112 370050 2 201048 75 76 1 18 0 1 0 1 0 0
2 78 0 112 300030 1 1004 0 0 32 48 0 0
2 79 32 112 1a002c 1 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 80 e 112 1a0030 1 201108 78 79 1 18 0 1 0 1 0 0
2 81 18 112 190051 2 120c 77 80 1 18 0 1 0 0 1 0
2 82 18 112 190076 3 201104 72 81 1 18 0 1 1 1 0 0
2 83 1 112 90014 0 1410 0 0 1 1 fire_cover_3
2 84 35 112 90077 2 6 82 83
1 clk 5 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 6 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 7 15 14 1 0 3 0 4 17 f f 0 0 0 0
1 error_count 8 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 9 7 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 dec_test_expr 10 9 60015 1 0 3 0 4 17 f f 0 0 0 0
1 zoh_test_expr 11 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 12 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 13 75 70017 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_one_hots_checked 14 76 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 prev_test_expr 15 77 70012 1 0 3 0 4 17 0 f 0 0 0 0
1 fire_cover_1 16 92 60007 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_2 17 92 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 fire_cover_3 18 92 60023 1 0 0 0 1 17 1 1 0 0 0 0
1 severity_level 19 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 20 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 21 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 22 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 23 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 24 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 25 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 26 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 27 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 28 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 4 284 10 1 0 0 4
4 7 285 10 1 0 0 7
4 19 514 21 f 19 19 19
4 28 515 21 f 28 28 28
4 37 516 19 f 37 37 37
4 39 583 12 1 40 0 39
4 40 583 25 6 39 0 39
4 42 598 12 1 43 0 42
4 43 598 25 6 42 0 42
4 52 615 9 f 52 52 52
4 67 616 9 f 67 67 67
4 84 617 9 f 84 84 84
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1
2 85 3d 119 20006 0 5002 0 0 1 18 0 1 0 0 0 0 $u17
1 cvr_msg 29 118 1000016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 85 395 2 11 0 0 85
3 1 assert_zero_one_hot.ovl_cover_t.$u17 "main.foo.ovl_cover_t.$u17" 0 ./ovl/std_ovl_task.h 0 134 1
2 86 0 122 210021 0 1010 0 0 32 48 1 0
2 87 1 122 13001d 0 1010 0 0 32 33 cover_count
2 88 6 122 130021 0 1030 86 87 32 50 0 ffffffff 0 0 0 0
2 89 1 122 5000f 0 1410 0 0 32 33 cover_count
2 90 37 122 50021 0 32 88 89
2 91 0 126 1d001e 0 1010 0 0 32 48 f 0
2 92 32 126 c0019 0 1010 0 0 32 1 coverage_level
2 93 e 126 c001e 0 1030 91 92 1 18 0 1 0 0 0 0
2 94 39 126 8001f 0 22 93 0
2 95 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
2 96 4e 0 0 0 1002 0 0 1 18 0 1 0 0 0 0
4 90 398 5 11 94 94 90
4 94 402 8 0 96 95 90
4 96 403 0 0 0 0 90
4 95 405 0 0 0 0 90
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1
2 97 3d 160 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u18
1 ovl_fire_2state_f 30 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 31 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 97 436 2 11 0 0 97
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u18 "main.foo.ovl_fire_2state_f.$u18" 0 ./ovl/std_ovl_task.h 0 169 1
2 98 0 162 60006 0 1810 0 0 32 48 0 0
2 99 32 161 a0016 0 1812 0 0 32 1 property_type
2 100 2d 162 0 0 1822 98 99 1 18 0 1 0 0 0 0
2 101 0 163 60006 0 1810 0 0 32 48 1 0
2 102 2d 163 0 0 1822 101 99 1 18 0 1 0 0 0 0
2 103 0 164 60006 0 1810 0 0 32 48 3 0
2 104 2d 164 0 0 1822 103 99 1 18 0 1 0 0 0 0
2 105 0 165 60006 0 1810 0 0 32 48 4 0
2 106 2d 165 0 0 1822 105 99 1 18 0 1 0 0 0 0
2 107 0 166 60006 0 1810 0 0 32 48 2 0
2 108 2d 166 0 0 1822 107 99 1 18 0 1 0 0 0 0
2 109 30 167 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 110 0 167 2f0032 0 21810 0 0 1 16 0 0
2 111 1 167 1b002b 0 1c10 0 0 1 1 ovl_fire_2state_f
2 112 37 167 1b0032 0 832 110 111
2 113 0 166 250028 0 21810 0 0 1 16 0 0
2 114 1 166 110021 0 1c10 0 0 1 1 ovl_fire_2state_f
2 115 37 166 110028 0 832 113 114
2 116 0 165 1e0021 0 21810 0 0 1 16 1 0
2 117 1 165 a001a 0 1c10 0 0 1 1 ovl_fire_2state_f
2 118 37 165 a0021 0 832 116 117
2 119 0 163 250028 0 21810 0 0 1 16 1 0
2 120 1 163 110021 0 1c10 0 0 1 1 ovl_fire_2state_f
2 121 37 163 110028 0 832 119 120
4 100 438 0 11 121 102 100
4 102 439 0 0 121 104 100
4 121 439 17 0 0 0 100
4 104 440 0 0 118 106 100
4 106 441 0 0 118 108 100
4 118 441 10 0 0 0 100
4 108 442 0 0 115 109 100
4 115 442 17 0 0 0 100
4 109 443 0 0 112 0 100
4 112 443 27 0 0 0 100
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1
2 122 3d 176 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u19
1 ovl_fire_xcheck_f 32 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 33 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 122 452 2 11 0 0 122
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u19 "main.foo.ovl_fire_xcheck_f.$u19" 0 ./ovl/std_ovl_task.h 0 190 1
2 123 0 182 60006 0 1810 0 0 32 48 0 0
2 124 32 181 a0016 0 1812 0 0 32 1 property_type
2 125 2d 182 0 0 1822 123 124 1 18 0 1 0 0 0 0
2 126 0 183 60006 0 1810 0 0 32 48 1 0
2 127 2d 183 0 0 1822 126 124 1 18 0 1 0 0 0 0
2 128 0 184 60006 0 1810 0 0 32 48 3 0
2 129 2d 184 0 0 1822 128 124 1 18 0 1 0 0 0 0
2 130 0 185 60006 0 1810 0 0 32 48 4 0
2 131 2d 185 0 0 1822 130 124 1 18 0 1 0 0 0 0
2 132 0 186 60006 0 1810 0 0 32 48 2 0
2 133 2d 186 0 0 1822 132 124 1 18 0 1 0 0 0 0
2 134 30 187 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 135 0 187 2f0032 0 21810 0 0 1 16 0 0
2 136 1 187 1b002b 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 137 37 187 1b0032 0 832 135 136
2 138 0 186 250028 0 21810 0 0 1 16 0 0
2 139 1 186 110021 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 140 37 186 110028 0 832 138 139
2 141 0 185 1e0021 0 21810 0 0 1 16 0 0
2 142 1 185 a001a 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 143 37 185 a0021 0 832 141 142
2 144 0 183 250028 0 21810 0 0 1 16 1 0
2 145 1 183 110021 0 1c10 0 0 1 1 ovl_fire_xcheck_f
2 146 37 183 110028 0 832 144 145
4 125 458 0 11 146 127 125
4 127 459 0 0 146 129 125
4 146 459 17 0 0 0 125
4 129 460 0 0 143 131 125
4 131 461 0 0 143 133 125
4 143 461 10 0 0 0 125
4 133 462 0 0 140 134 125
4 140 462 17 0 0 0 125
4 134 463 0 0 137 0 125
4 137 463 27 0 0 0 125
3 2 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1
2 147 3d 196 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u20
1 ovl_fire_cover_f 34 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 35 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 147 472 2 11 0 0 147
3 1 assert_zero_one_hot.ovl_fire_cover_f.$u20 "main.foo.ovl_fire_cover_f.$u20" 0 ./ovl/std_ovl_task.h 0 207 1
2 148 0 197 17001a 0 21810 0 0 1 16 0 0
2 149 1 197 40013 0 1c10 0 0 1 1 ovl_fire_cover_f
2 150 37 197 4001a 0 832 148 149
2 151 0 199 60006 0 1810 0 0 32 48 1 0
2 152 32 198 a0017 0 1812 0 0 32 1 coverage_level
2 153 2d 199 0 0 1822 151 152 1 18 0 1 0 0 0 0
2 154 0 200 60006 0 1810 0 0 32 48 2 0
2 155 2d 200 0 0 1822 154 152 1 18 0 1 0 0 0 0
2 156 0 201 60006 0 1810 0 0 32 48 4 0
2 157 2d 201 0 0 1822 156 152 1 18 0 1 0 0 0 0
2 158 0 202 60006 0 1810 0 0 32 48 8 0
2 159 2d 202 0 0 1822 158 152 1 18 0 1 0 0 0 0
2 160 0 203 60007 0 1810 0 0 32 48 f 0
2 161 2d 203 0 0 1822 160 152 1 18 0 1 0 0 0 0
2 162 0 204 60006 0 1810 0 0 32 48 0 0
2 163 2d 204 0 0 1822 162 152 1 18 0 1 0 0 0 0
2 164 30 205 0 0 1802 0 0 1 18 0 1 0 0 0 0
2 165 0 205 2e0031 0 21810 0 0 1 16 0 0
2 166 1 205 1b002a 0 1c10 0 0 1 1 ovl_fire_cover_f
2 167 37 205 1b0031 0 832 165 166
2 168 0 204 200023 0 21810 0 0 1 16 0 0
2 169 1 204 d001c 0 1c10 0 0 1 1 ovl_fire_cover_f
2 170 37 204 d0023 0 832 168 169
2 171 0 203 220025 0 21810 0 0 1 16 1 0
2 172 1 203 f001e 0 1c10 0 0 1 1 ovl_fire_cover_f
2 173 37 203 f0025 0 832 171 172
4 150 473 4 11 153 153 150
4 153 475 0 0 173 155 150
4 155 476 0 0 173 157 150
4 157 477 0 0 173 159 150
4 159 478 0 0 173 161 150
4 161 479 0 0 173 163 150
4 173 479 15 0 0 0 150
4 163 480 0 0 170 164 150
4 170 480 13 0 0 0 150
4 164 481 0 0 167 0 150
4 167 481 27 0 0 0 150
3 1 assert_zero_one_hot.$u21 "main.foo.$u21" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 174 1 79 16001e 1 1004 0 0 4 1 test_expr
2 175 1 79 40011 0 1410 0 0 4 1 prev_test_expr
2 176 38 79 4001e f 6 174 175
2 177 0 80 130016 1 21004 0 0 1 16 0 0
2 178 1 80 8000e 2 100c 0 0 1 1 reset_n
2 179 11 80 80016 2 114c 177 178 1 18 0 1 1 1 0 0
2 180 39 80 40017 f e 179 0
2 181 3d 84 9000d a 5002 0 0 1 18 0 1 0 0 0 0 $u23
2 182 3d 80 19001d 5 5002 0 0 1 18 0 1 0 0 0 0 $u22
4 176 584 4 11 180 180 176
4 180 585 4 0 182 181 176
4 182 585 25 0 0 0 176
4 181 589 9 0 0 0 176
3 1 assert_zero_one_hot.$u21.$u22 "main.foo.$u21.$u22" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 183 0 81 260029 1 21004 0 0 1 16 0 0
2 184 32 81 200024 1 1008 0 0 32 1 width
2 185 25 81 1f002b 1 1104 183 184 4 18 0 f f 0 0 0
2 186 1 81 b001a 0 1410 0 0 4 1 one_hots_checked
2 187 38 81 b002b 5 6 185 186
2 188 0 82 260029 1 21004 0 0 1 16 0 0
2 189 32 82 200024 1 1008 0 0 32 1 width
2 190 25 82 1f002b 1 1104 188 189 4 18 0 f f 0 0 0
2 191 1 82 6001a 0 1410 0 0 4 1 prev_one_hots_checked
2 192 38 82 6002b 5 6 190 191
4 187 586 11 11 192 192 187
4 192 587 6 0 0 0 187
3 1 assert_zero_one_hot.$u21.$u23 "main.foo.$u21.$u23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 193 1 85 1d0029 1 1008 0 0 1 1 zoh_test_expr
2 194 1 85 a0018 1 1008 0 0 1 1 valid_test_expr
2 195 18 85 a0029 1 1208 193 194 1 18 0 1 0 0 1 0
2 196 39 85 6002a a a 195 0
2 197 1 88 1f002e 1 1004 0 0 4 1 one_hots_checked
2 198 1 88 6001a 0 1410 0 0 4 1 prev_one_hots_checked
2 199 38 88 6002e a 6 197 198
2 200 3d 85 2c0030 a 5002 0 0 1 18 0 1 0 0 0 0 $u24
4 196 590 6 11 200 199 196
4 200 590 44 6 199 0 196
4 199 593 6 0 0 0 196
3 1 assert_zero_one_hot.$u21.$u23.$u24 "main.foo.$u21.$u23.$u24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 201 1 86 2f0037 1 1004 0 0 4 1 test_expr
2 202 1 86 1c002b 1 1004 0 0 4 1 one_hots_checked
2 203 9 86 1c0037 1 1044 201 202 4 18 0 f 0 0 f 0
2 204 1 86 80017 0 1410 0 0 4 1 one_hots_checked
2 205 38 86 80037 a 6 203 204
4 205 591 8 11 0 0 205
3 1 assert_zero_one_hot.$u25 "main.foo.$u25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 206 0 94 130016 1 21004 0 0 1 16 0 0
2 207 1 94 8000e 2 100c 0 0 1 1 reset_n
2 208 11 94 80016 2 114c 206 207 1 18 0 1 1 1 0 0
2 209 39 94 40017 f e 208 0
2 210 3d 97 9000d a 5002 0 0 1 18 0 1 0 0 0 0 $u27
2 211 4e 94 19001d 5 1002 0 0 1 18 0 1 0 0 0 0
4 209 599 4 11 211 210 209
4 211 599 25 0 0 0 209
4 210 602 9 0 0 0 209
3 1 assert_zero_one_hot.$u25.$u27 "main.foo.$u25.$u27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 212 1 98 a0015 1 1004 0 0 1 1 fire_cover_1
2 213 39 98 60016 a 6 212 0
2 214 1 101 a0015 1 1004 0 0 1 1 fire_cover_2
2 215 39 101 60016 a 6 214 0
2 216 1 104 a0015 1 1004 0 0 1 1 fire_cover_3
2 217 39 104 60016 a 6 216 0
2 218 3d 104 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u30
2 219 3d 101 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u29
2 220 3d 98 18001c 0 5002 0 0 1 18 0 1 0 0 0 0 $u28
4 213 603 6 11 220 215 213
4 220 603 24 6 215 0 213
4 215 606 6 0 219 217 213
4 219 606 24 6 217 0 213
4 217 609 6 0 218 0 213
4 218 609 24 0 0 0 213
3 1 assert_zero_one_hot.$u25.$u27.$u28 "main.foo.$u25.$u27.$u28" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 221 0 99 14002d 0 81010 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 222 47 99 14002d 0 20 221 0 ovl_cover_t.cvr_msg
2 223 3b 99 8002f 0 5012 0 222 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 223 604 8 11 0 0 223
3 1 assert_zero_one_hot.$u25.$u27.$u29 "main.foo.$u25.$u27.$u29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 224 0 102 140031 0 81010 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 225 47 102 140031 0 20 224 0 ovl_cover_t.cvr_msg
2 226 3b 102 80033 0 5012 0 225 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 226 607 8 11 0 0 226
3 1 assert_zero_one_hot.$u25.$u27.$u30 "main.foo.$u25.$u27.$u30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 227 0 105 140030 0 81010 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 228 47 105 140030 0 20 227 0 ovl_cover_t.cvr_msg
2 229 3b 105 80032 0 5012 0 228 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 229 610 8 11 0 0 229
3 1 main.$u0 "main.$u0" 0 ovl1.v 0 23 1
3 1 main.$u1 "main.$u1" 0 ovl1.v 0 28 1
2 230 0 26 9000c 1 21004 0 0 1 16 0 0
2 231 1 26 10005 0 1410 0 0 1 1 clock
2 232 37 26 1000c 1 16 230 231
2 233 68 27 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 234 0 27 a000a 1 1008 0 0 32 48 1 0
2 235 2c 27 9000a 3f 900a 234 0 32 18 0 ffffffff 0 0 0 0
2 236 1 27 150019 1f 101c 0 0 1 1 clock
2 237 1b 27 140014 1f 102c 236 0 1 18 0 1 1 1 0 0
2 238 1 27 c0010 0 1410 0 0 1 1 clock
2 239 37 27 c0019 1f 3e 237 238
4 232 26 1 11 233 233 232
4 233 27 1 0 0 235 232
4 235 27 9 0 239 0 232
4 239 27 12 6 235 235 232
