============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 11:07:15 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 45 trigger nets, 45 data nets.
KIT-1004 : Chipwatcher code = 1000011011111010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=45,BUS_CTRL_NUM=134,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=156) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=156) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=45,BUS_CTRL_NUM=134,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=45,BUS_CTRL_NUM=134,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=45,BUS_CTRL_NUM=134,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=156)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=156)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=45,BUS_CTRL_NUM=134,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=45,BUS_CTRL_NUM=134,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb01101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0100100,32'sb0101010,32'sb0110000,32'sb0110110,32'sb0111100,32'sb01000010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2139/39 useful/useless nets, 1048/31 useful/useless insts
SYN-1016 : Merged 52 instances.
SYN-1032 : 1740/18 useful/useless nets, 1526/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1724/16 useful/useless nets, 1514/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 493 better
SYN-1014 : Optimize round 2
SYN-1032 : 1368/30 useful/useless nets, 1158/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.465062s wall, 0.687500s user + 0.781250s system = 1.468750s CPU (100.3%)

RUN-1004 : used memory is 111 MB, reserved memory is 81 MB, peak memory is 113 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1373/93 useful/useless nets, 1172/48 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2571 : Optimize after map_dsp, round 1, 145 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 36 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1877/3 useful/useless nets, 1676/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6876, tnet num: 1875, tinst num: 1674, tnode num: 8509, tedge num: 10050.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1875 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 254 (3.50), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 254 (3.50), #lev = 7 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 672 instances into 254 LUTs, name keeping = 71%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 461 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.288866s wall, 1.390625s user + 0.906250s system = 2.296875s CPU (100.3%)

RUN-1004 : used memory is 117 MB, reserved memory is 86 MB, peak memory is 133 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (51 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (324 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1104 instances
RUN-0007 : 377 luts, 565 seqs, 78 mslices, 57 lslices, 11 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1305 nets
RUN-1001 : 715 nets have 2 pins
RUN-1001 : 493 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     243     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     320     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1102 instances, 377 luts, 565 seqs, 135 slices, 18 macros(135 instances: 78 mslices 57 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5530, tnet num: 1303, tinst num: 1102, tnode num: 7622, tedge num: 9192.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.145006s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (97.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 333539
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1102.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 294244, overlap = 22.5
PHY-3002 : Step(2): len = 267288, overlap = 22.5
PHY-3002 : Step(3): len = 250267, overlap = 15.75
PHY-3002 : Step(4): len = 233144, overlap = 15.75
PHY-3002 : Step(5): len = 220947, overlap = 18
PHY-3002 : Step(6): len = 197196, overlap = 22.5
PHY-3002 : Step(7): len = 180162, overlap = 18
PHY-3002 : Step(8): len = 166296, overlap = 18
PHY-3002 : Step(9): len = 154059, overlap = 22.5
PHY-3002 : Step(10): len = 142237, overlap = 22.5
PHY-3002 : Step(11): len = 135660, overlap = 22.5
PHY-3002 : Step(12): len = 126449, overlap = 22.5
PHY-3002 : Step(13): len = 118734, overlap = 22.5
PHY-3002 : Step(14): len = 111738, overlap = 22.5
PHY-3002 : Step(15): len = 102398, overlap = 22.5
PHY-3002 : Step(16): len = 92813.9, overlap = 22.5
PHY-3002 : Step(17): len = 87814.3, overlap = 22.5
PHY-3002 : Step(18): len = 81464.6, overlap = 22.5
PHY-3002 : Step(19): len = 73665.5, overlap = 22.5
PHY-3002 : Step(20): len = 70676.6, overlap = 22.5
PHY-3002 : Step(21): len = 64784.7, overlap = 22.5
PHY-3002 : Step(22): len = 60078.8, overlap = 22.5
PHY-3002 : Step(23): len = 57256.1, overlap = 22.625
PHY-3002 : Step(24): len = 52370.5, overlap = 23.25
PHY-3002 : Step(25): len = 49949.1, overlap = 23.25
PHY-3002 : Step(26): len = 46346.7, overlap = 23
PHY-3002 : Step(27): len = 43337.2, overlap = 22.5
PHY-3002 : Step(28): len = 41832, overlap = 22.5
PHY-3002 : Step(29): len = 38600.7, overlap = 22.5
PHY-3002 : Step(30): len = 36099.7, overlap = 23.125
PHY-3002 : Step(31): len = 34298.7, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.55321e-05
PHY-3002 : Step(32): len = 35247.6, overlap = 20.25
PHY-3002 : Step(33): len = 36070.1, overlap = 20.4375
PHY-3002 : Step(34): len = 36272.6, overlap = 15.9375
PHY-3002 : Step(35): len = 35290.9, overlap = 19.125
PHY-3002 : Step(36): len = 34517.8, overlap = 18.9375
PHY-3002 : Step(37): len = 34240.9, overlap = 14.625
PHY-3002 : Step(38): len = 34079.2, overlap = 14.75
PHY-3002 : Step(39): len = 33703.6, overlap = 10.375
PHY-3002 : Step(40): len = 33185.7, overlap = 10.1875
PHY-3002 : Step(41): len = 32641.2, overlap = 10.3125
PHY-3002 : Step(42): len = 32080.1, overlap = 15.375
PHY-3002 : Step(43): len = 31404.4, overlap = 15.75
PHY-3002 : Step(44): len = 30637.2, overlap = 11.5625
PHY-3002 : Step(45): len = 30502.8, overlap = 11.75
PHY-3002 : Step(46): len = 29951.9, overlap = 12.4375
PHY-3002 : Step(47): len = 29088.4, overlap = 16.8438
PHY-3002 : Step(48): len = 28353.1, overlap = 16.6875
PHY-3002 : Step(49): len = 28095.3, overlap = 12.5938
PHY-3002 : Step(50): len = 27867.6, overlap = 12.9688
PHY-3002 : Step(51): len = 27367.1, overlap = 17.4688
PHY-3002 : Step(52): len = 27186.6, overlap = 17.0312
PHY-3002 : Step(53): len = 27166.8, overlap = 17.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.10643e-05
PHY-3002 : Step(54): len = 27584.3, overlap = 12.5625
PHY-3002 : Step(55): len = 27586, overlap = 12.4375
PHY-3002 : Step(56): len = 27559.4, overlap = 12.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102129
PHY-3002 : Step(57): len = 27886.1, overlap = 12.625
PHY-3002 : Step(58): len = 27924.9, overlap = 12.375
PHY-3002 : Step(59): len = 27915.7, overlap = 12.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (143.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029518s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.42906e-05
PHY-3002 : Step(60): len = 29310.9, overlap = 12.9375
PHY-3002 : Step(61): len = 29424.8, overlap = 12.875
PHY-3002 : Step(62): len = 29317.5, overlap = 15.375
PHY-3002 : Step(63): len = 29289.9, overlap = 15.3125
PHY-3002 : Step(64): len = 29293.4, overlap = 15.3125
PHY-3002 : Step(65): len = 29138, overlap = 15.1875
PHY-3002 : Step(66): len = 29115.8, overlap = 15.125
PHY-3002 : Step(67): len = 29019.7, overlap = 15.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000188581
PHY-3002 : Step(68): len = 28864.1, overlap = 15.0938
PHY-3002 : Step(69): len = 28853.1, overlap = 15.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000377162
PHY-3002 : Step(70): len = 28829.3, overlap = 14.3125
PHY-3002 : Step(71): len = 28827.8, overlap = 14.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028948s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.72309e-05
PHY-3002 : Step(72): len = 28898.1, overlap = 42.2812
PHY-3002 : Step(73): len = 28948.5, overlap = 42.3125
PHY-3002 : Step(74): len = 29050.7, overlap = 41.0938
PHY-3002 : Step(75): len = 29300.9, overlap = 35.7812
PHY-3002 : Step(76): len = 29617.1, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.44617e-05
PHY-3002 : Step(77): len = 29439, overlap = 35.6875
PHY-3002 : Step(78): len = 29426.3, overlap = 35.1562
PHY-3002 : Step(79): len = 29378.3, overlap = 34.0312
PHY-3002 : Step(80): len = 29421.2, overlap = 34
PHY-3002 : Step(81): len = 29672.2, overlap = 32.9062
PHY-3002 : Step(82): len = 29801.1, overlap = 31.5312
PHY-3002 : Step(83): len = 29683.9, overlap = 31.0938
PHY-3002 : Step(84): len = 29597.7, overlap = 30.5625
PHY-3002 : Step(85): len = 29468.6, overlap = 30.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188923
PHY-3002 : Step(86): len = 29513.1, overlap = 28.375
PHY-3002 : Step(87): len = 29540.8, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000377847
PHY-3002 : Step(88): len = 29895.6, overlap = 27.2188
PHY-3002 : Step(89): len = 30023.8, overlap = 26.9375
PHY-3002 : Step(90): len = 30366.3, overlap = 27.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000755694
PHY-3002 : Step(91): len = 30317.3, overlap = 27.75
PHY-3002 : Step(92): len = 30312.3, overlap = 28.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00151139
PHY-3002 : Step(93): len = 30503.5, overlap = 27.6562
PHY-3002 : Step(94): len = 30594.2, overlap = 25
PHY-3002 : Step(95): len = 30650.1, overlap = 24.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5530, tnet num: 1303, tinst num: 1102, tnode num: 7622, tedge num: 9192.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 60.59 peak overflow 3.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1305.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36528, over cnt = 153(0%), over = 521, worst = 16
PHY-1001 : End global iterations;  0.119036s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (196.9%)

PHY-1001 : Congestion index: top1 = 33.45, top5 = 19.91, top10 = 12.05, top15 = 8.36.
PHY-1001 : End incremental global routing;  0.172507s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (163.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035620s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.230323s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (142.5%)

OPT-1001 : Current memory(MB): used = 170, reserve = 139, peak = 170.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 966/1305.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 36528, over cnt = 153(0%), over = 521, worst = 16
PHY-1002 : len = 39568, over cnt = 93(0%), over = 201, worst = 16
PHY-1002 : len = 41776, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 41872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.109260s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.4%)

PHY-1001 : Congestion index: top1 = 30.60, top5 = 20.56, top10 = 13.14, top15 = 9.15.
OPT-1001 : End congestion update;  0.154290s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (111.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028303s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.4%)

OPT-0007 : Start: WNS 1581 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1581 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.184819s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.9%)

OPT-1001 : Current memory(MB): used = 172, reserve = 141, peak = 172.
OPT-1001 : End physical optimization;  0.543888s wall, 0.703125s user + 0.078125s system = 0.781250s CPU (143.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 377 LUT to BLE ...
SYN-4008 : Packed 377 LUT and 144 SEQ to BLE.
SYN-4003 : Packing 421 remaining SEQ's ...
SYN-4005 : Packed 218 SEQ with LUT/SLICE
SYN-4006 : 31 single LUT's are left
SYN-4006 : 203 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 580/742 primitive instances ...
PHY-3001 : End packing;  0.039897s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 475 instances
RUN-1001 : 224 mslices, 224 lslices, 11 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1167 nets
RUN-1001 : 569 nets have 2 pins
RUN-1001 : 495 nets have [3 - 5] pins
RUN-1001 : 63 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 473 instances, 448 slices, 18 macros(135 instances: 78 mslices 57 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 31317.6, Over = 34.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4640, tnet num: 1165, tinst num: 473, tnode num: 6076, tedge num: 7973.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.149756s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.22727e-05
PHY-3002 : Step(96): len = 30627.3, overlap = 33.75
PHY-3002 : Step(97): len = 30479.8, overlap = 34.75
PHY-3002 : Step(98): len = 30611.9, overlap = 33
PHY-3002 : Step(99): len = 30995.5, overlap = 31.25
PHY-3002 : Step(100): len = 31392.6, overlap = 31.75
PHY-3002 : Step(101): len = 31606.6, overlap = 30.25
PHY-3002 : Step(102): len = 31271.7, overlap = 30.5
PHY-3002 : Step(103): len = 30981.5, overlap = 30
PHY-3002 : Step(104): len = 30685.6, overlap = 29.25
PHY-3002 : Step(105): len = 30397.8, overlap = 30.25
PHY-3002 : Step(106): len = 30081.6, overlap = 29.75
PHY-3002 : Step(107): len = 29757.5, overlap = 24.75
PHY-3002 : Step(108): len = 29585.7, overlap = 26
PHY-3002 : Step(109): len = 29525.9, overlap = 27
PHY-3002 : Step(110): len = 29395.2, overlap = 25.75
PHY-3002 : Step(111): len = 29297.8, overlap = 25.25
PHY-3002 : Step(112): len = 29218.3, overlap = 27.75
PHY-3002 : Step(113): len = 29127.6, overlap = 28.75
PHY-3002 : Step(114): len = 28947.4, overlap = 28.5
PHY-3002 : Step(115): len = 29540.4, overlap = 25.25
PHY-3002 : Step(116): len = 29639.6, overlap = 22
PHY-3002 : Step(117): len = 29273.6, overlap = 22.75
PHY-3002 : Step(118): len = 29058.1, overlap = 23
PHY-3002 : Step(119): len = 28858.8, overlap = 22.75
PHY-3002 : Step(120): len = 28620.5, overlap = 22.25
PHY-3002 : Step(121): len = 28493.3, overlap = 22
PHY-3002 : Step(122): len = 28511.7, overlap = 23
PHY-3002 : Step(123): len = 28362.6, overlap = 23.25
PHY-3002 : Step(124): len = 28242.3, overlap = 22.5
PHY-3002 : Step(125): len = 28066.2, overlap = 24
PHY-3002 : Step(126): len = 27984.2, overlap = 24.5
PHY-3002 : Step(127): len = 27734.8, overlap = 24
PHY-3002 : Step(128): len = 27702.8, overlap = 24
PHY-3002 : Step(129): len = 27638.6, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144545
PHY-3002 : Step(130): len = 27822.2, overlap = 24.25
PHY-3002 : Step(131): len = 28139.2, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000289091
PHY-3002 : Step(132): len = 28705.7, overlap = 23.5
PHY-3002 : Step(133): len = 29465.2, overlap = 23.5
PHY-3002 : Step(134): len = 29547.2, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.119621s wall, 0.062500s user + 0.390625s system = 0.453125s CPU (378.8%)

PHY-3001 : Trial Legalized: Len = 37853.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025063s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00472699
PHY-3002 : Step(135): len = 35916.7, overlap = 3.5
PHY-3002 : Step(136): len = 34070.6, overlap = 6.75
PHY-3002 : Step(137): len = 33615, overlap = 7.25
PHY-3002 : Step(138): len = 33188.4, overlap = 7.25
PHY-3002 : Step(139): len = 32356.4, overlap = 8
PHY-3002 : Step(140): len = 31913.3, overlap = 9
PHY-3002 : Step(141): len = 31697.4, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00945398
PHY-3002 : Step(142): len = 31691.6, overlap = 10
PHY-3002 : Step(143): len = 31681.9, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.018908
PHY-3002 : Step(144): len = 31678.3, overlap = 10
PHY-3002 : Step(145): len = 31647, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 34798.7, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004691s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (333.1%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 34916.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4640, tnet num: 1165, tinst num: 473, tnode num: 6076, tedge num: 7973.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 24/1167.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42416, over cnt = 127(0%), over = 191, worst = 6
PHY-1002 : len = 43280, over cnt = 48(0%), over = 58, worst = 3
PHY-1002 : len = 43992, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 44024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.166726s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (131.2%)

PHY-1001 : Congestion index: top1 = 29.59, top5 = 21.40, top10 = 14.53, top15 = 10.05.
PHY-1001 : End incremental global routing;  0.218160s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (121.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031433s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.271454s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (120.9%)

OPT-1001 : Current memory(MB): used = 173, reserve = 142, peak = 175.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1010/1167.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (352.7%)

PHY-1001 : Congestion index: top1 = 29.59, top5 = 21.40, top10 = 14.53, top15 = 10.05.
OPT-1001 : End congestion update;  0.050080s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024060s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.9%)

OPT-0007 : Start: WNS 1661 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 458 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 473 instances, 448 slices, 18 macros(135 instances: 78 mslices 57 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Initial: Len = 34868.6, Over = 0
PHY-3001 : End spreading;  0.004113s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (379.9%)

PHY-3001 : Final: Len = 34868.6, Over = 0
PHY-3001 : End incremental legalization;  0.030100s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.8%)

OPT-0007 : Iter 1: improved WNS 1809 TNS 0 NUM_FEPS 0 with 5 cells processed and 348 slack improved
OPT-0007 : Iter 2: improved WNS 1809 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.113813s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.1%)

OPT-1001 : Current memory(MB): used = 177, reserve = 146, peak = 177.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023263s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 990/1167.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43904, over cnt = 11(0%), over = 17, worst = 2
PHY-1002 : len = 44000, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 44064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023663s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (132.1%)

PHY-1001 : Congestion index: top1 = 29.98, top5 = 21.48, top10 = 14.54, top15 = 10.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1165 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023926s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1809 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.551724
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1809ps with logic level 3 
RUN-1001 :       #2 path slack 1811ps with logic level 3 
RUN-1001 :       #3 path slack 1829ps with logic level 3 
RUN-1001 :       #4 path slack 1895ps with logic level 3 
RUN-1001 :       #5 path slack 1902ps with logic level 3 
RUN-1001 :       #6 path slack 1904ps with logic level 3 
RUN-1001 :       #7 path slack 1906ps with logic level 3 
OPT-1001 : End physical optimization;  0.646215s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (106.4%)

RUN-1003 : finish command "place" in  5.567640s wall, 7.031250s user + 8.906250s system = 15.937500s CPU (286.3%)

RUN-1004 : used memory is 158 MB, reserved memory is 126 MB, peak memory is 177 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_110715.log"
