# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_17_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_17 {C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:25 on Oct 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_17" C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17.v 
# -- Compiling module q_5_17
# 
# Top level modules:
# 	q_5_17
# End time: 21:33:25 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:38 on Oct 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17_tb.v 
# -- Compiling module q_5_17_tb
# 
# Top level modules:
# 	q_5_17_tb
# End time: 21:33:38 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_17_tb
# vsim work.q_5_17_tb 
# Start time: 21:33:40 on Oct 17,2019
# Loading work.q_5_17_tb
# Loading work.q_5_17
add wave -position insertpoint  \
sim:/q_5_17_tb/rstn \
sim:/q_5_17_tb/clk \
sim:/q_5_17_tb/x_in \
sim:/q_5_17_tb/y_out
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_17_tb
# 1
# Break in Module q_5_17_tb at C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_17 C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:19 on Oct 17,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_17" C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17.v 
# -- Compiling module q_5_17
# 
# Top level modules:
# 	q_5_17
# End time: 21:36:20 on Oct 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_17
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_17_tb
# 1
# Break in Module q_5_17_tb at C:/Users/home/Documents/Fpga_proj/q_5_17/q_5_17_tb.v line 13
# End time: 21:42:41 on Oct 17,2019, Elapsed time: 0:09:01
# Errors: 0, Warnings: 0
