<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_149_p2" SOURCE="matmul.cpp:17" VARIABLE="icmp_ln17" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_155_p2" SOURCE="matmul.cpp:17" VARIABLE="add_ln17" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_167_p2" SOURCE="matmul.cpp:18" VARIABLE="icmp_ln18" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_173_p3" SOURCE="matmul.cpp:17" VARIABLE="select_ln17" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_181_p2" SOURCE="matmul.cpp:17" VARIABLE="add_ln17_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_1_fu_187_p3" SOURCE="matmul.cpp:17" VARIABLE="select_ln17_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_215_p2" SOURCE="matmul.cpp:19" VARIABLE="add_ln19" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_225_p2" SOURCE="matmul.cpp:19" VARIABLE="add_ln19_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_251_p2" SOURCE="matmul.cpp:19" VARIABLE="add_ln19_2" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln19_fu_289_p2" SOURCE="matmul.cpp:19" VARIABLE="lshr_ln19" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_257_p2" SOURCE="matmul.cpp:18" VARIABLE="add_ln18" MODULE="mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_18_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_149_p2" SOURCE="matmul.cpp:24" VARIABLE="icmp_ln24" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_155_p2" SOURCE="matmul.cpp:24" VARIABLE="add_ln24" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_167_p2" SOURCE="matmul.cpp:25" VARIABLE="icmp_ln25" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_173_p3" SOURCE="matmul.cpp:24" VARIABLE="select_ln24" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_181_p2" SOURCE="matmul.cpp:24" VARIABLE="add_ln24_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_187_p3" SOURCE="matmul.cpp:24" VARIABLE="select_ln24_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_215_p2" SOURCE="matmul.cpp:26" VARIABLE="add_ln26" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_225_p2" SOURCE="matmul.cpp:26" VARIABLE="add_ln26_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_251_p2" SOURCE="matmul.cpp:26" VARIABLE="add_ln26_2" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln26_fu_289_p2" SOURCE="matmul.cpp:26" VARIABLE="lshr_ln26" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_257_p2" SOURCE="matmul.cpp:25" VARIABLE="add_ln25" MODULE="mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_214_p2" SOURCE="matmul.cpp:31" VARIABLE="icmp_ln31" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_220_p2" SOURCE="matmul.cpp:31" VARIABLE="add_ln31" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_229_p2" SOURCE="matmul.cpp:32" VARIABLE="icmp_ln32" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_235_p3" SOURCE="matmul.cpp:31" VARIABLE="select_ln31" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_243_p2" SOURCE="matmul.cpp:31" VARIABLE="add_ln31_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_1_fu_261_p3" SOURCE="matmul.cpp:31" VARIABLE="select_ln31_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_2_fu_281_p3" SOURCE="matmul.cpp:31" VARIABLE="select_ln31_2" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U11" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" VARIABLE="mul_ln1494" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U11" SOURCE="matmul.cpp:35" VARIABLE="zext_ln35" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln35_fu_336_p2" SOURCE="matmul.cpp:35" VARIABLE="xor_ln35" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U9" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" VARIABLE="mul_ln1494_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U10" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" VARIABLE="mul_ln1494_2" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U12" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" VARIABLE="mul_ln1494_3" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U12" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" VARIABLE="zext_ln840" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U11" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" VARIABLE="add_ln840" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_16ns_17_4_1_U12" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" VARIABLE="add_ln840_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="C_V_d0" SOURCE="C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:840" VARIABLE="add_ln840_2" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_369_p2" SOURCE="matmul.cpp:37" VARIABLE="add_ln37" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_375_p2" SOURCE="matmul.cpp:32" VARIABLE="add_ln32" MODULE="mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6" LOOP="VITIS_LOOP_31_5_VITIS_LOOP_32_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_129_p2" SOURCE="matmul.cpp:42" VARIABLE="icmp_ln42" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_135_p2" SOURCE="matmul.cpp:42" VARIABLE="add_ln42" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln43_fu_147_p2" SOURCE="matmul.cpp:43" VARIABLE="icmp_ln43" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_fu_153_p3" SOURCE="matmul.cpp:42" VARIABLE="select_ln42" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_161_p2" SOURCE="matmul.cpp:42" VARIABLE="add_ln42_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_1_fu_167_p3" SOURCE="matmul.cpp:42" VARIABLE="select_ln42_1" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_191_p2" SOURCE="matmul.cpp:44" VARIABLE="add_ln44" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_202_p2" SOURCE="matmul.cpp:43" VARIABLE="add_ln43" MODULE="mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9" LOOP="VITIS_LOOP_42_8_VITIS_LOOP_43_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="A_V_U" SOURCE="matmul.cpp:12" VARIABLE="A_V" MODULE="mult_hw" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="B_V_U" SOURCE="matmul.cpp:13" VARIABLE="B_V" MODULE="mult_hw" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_V_U" SOURCE="matmul.cpp:14" VARIABLE="C_V" MODULE="mult_hw" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="mult_hw" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="mult_hw" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
