
smart_home_device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002eac  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002fe8  08002fe8  00012fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800304c  0800304c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  0800304c  0800304c  0001304c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003054  08003054  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003054  08003054  00013054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003058  08003058  00013058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800305c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000068  080030c4  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  080030c4  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009ca8  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018bb  00000000  00000000  00029d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a8  00000000  00000000  0002b638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000788  00000000  00000000  0002bfe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000144a5  00000000  00000000  0002c768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ba22  00000000  00000000  00040c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007a6e2  00000000  00000000  0004c62f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002f9c  00000000  00000000  000c6d14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000c9cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000068 	.word	0x20000068
 8000158:	00000000 	.word	0x00000000
 800015c:	08002fd0 	.word	0x08002fd0

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000006c 	.word	0x2000006c
 8000178:	08002fd0 	.word	0x08002fd0

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800018c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000190:	f000 b972 	b.w	8000478 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14c      	bne.n	8000256 <__udivmoddi4+0xaa>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d967      	bls.n	8000292 <__udivmoddi4+0xe6>
 80001c2:	fab2 f382 	clz	r3, r2
 80001c6:	b153      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001c8:	fa02 fc03 	lsl.w	ip, r2, r3
 80001cc:	f1c3 0220 	rsb	r2, r3, #32
 80001d0:	fa01 fe03 	lsl.w	lr, r1, r3
 80001d4:	fa20 f202 	lsr.w	r2, r0, r2
 80001d8:	ea42 0e0e 	orr.w	lr, r2, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001e2:	fbbe f1f7 	udiv	r1, lr, r7
 80001e6:	fa1f f58c 	uxth.w	r5, ip
 80001ea:	fb07 ee11 	mls	lr, r7, r1, lr
 80001ee:	fb01 f005 	mul.w	r0, r1, r5
 80001f2:	0c22      	lsrs	r2, r4, #16
 80001f4:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000200:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8000204:	f080 8119 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000208:	4290      	cmp	r0, r2
 800020a:	f240 8116 	bls.w	800043a <__udivmoddi4+0x28e>
 800020e:	3902      	subs	r1, #2
 8000210:	4462      	add	r2, ip
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f7 	udiv	r0, r2, r7
 8000218:	fb07 2210 	mls	r2, r7, r0, r2
 800021c:	fb00 f505 	mul.w	r5, r0, r5
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a5      	cmp	r5, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000232:	f080 8104 	bcs.w	800043e <__udivmoddi4+0x292>
 8000236:	42a5      	cmp	r5, r4
 8000238:	f240 8101 	bls.w	800043e <__udivmoddi4+0x292>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000244:	2100      	movs	r1, #0
 8000246:	1b64      	subs	r4, r4, r5
 8000248:	b11e      	cbz	r6, 8000252 <__udivmoddi4+0xa6>
 800024a:	40dc      	lsrs	r4, r3
 800024c:	2300      	movs	r3, #0
 800024e:	e9c6 4300 	strd	r4, r3, [r6]
 8000252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000256:	428b      	cmp	r3, r1
 8000258:	d908      	bls.n	800026c <__udivmoddi4+0xc0>
 800025a:	2e00      	cmp	r6, #0
 800025c:	f000 80ea 	beq.w	8000434 <__udivmoddi4+0x288>
 8000260:	2100      	movs	r1, #0
 8000262:	e9c6 0500 	strd	r0, r5, [r6]
 8000266:	4608      	mov	r0, r1
 8000268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026c:	fab3 f183 	clz	r1, r3
 8000270:	2900      	cmp	r1, #0
 8000272:	d148      	bne.n	8000306 <__udivmoddi4+0x15a>
 8000274:	42ab      	cmp	r3, r5
 8000276:	d302      	bcc.n	800027e <__udivmoddi4+0xd2>
 8000278:	4282      	cmp	r2, r0
 800027a:	f200 80f8 	bhi.w	800046e <__udivmoddi4+0x2c2>
 800027e:	1a84      	subs	r4, r0, r2
 8000280:	eb65 0203 	sbc.w	r2, r5, r3
 8000284:	2001      	movs	r0, #1
 8000286:	4696      	mov	lr, r2
 8000288:	2e00      	cmp	r6, #0
 800028a:	d0e2      	beq.n	8000252 <__udivmoddi4+0xa6>
 800028c:	e9c6 4e00 	strd	r4, lr, [r6]
 8000290:	e7df      	b.n	8000252 <__udivmoddi4+0xa6>
 8000292:	b902      	cbnz	r2, 8000296 <__udivmoddi4+0xea>
 8000294:	deff      	udf	#255	; 0xff
 8000296:	fab2 f382 	clz	r3, r2
 800029a:	2b00      	cmp	r3, #0
 800029c:	f040 808e 	bne.w	80003bc <__udivmoddi4+0x210>
 80002a0:	1a88      	subs	r0, r1, r2
 80002a2:	2101      	movs	r1, #1
 80002a4:	0c17      	lsrs	r7, r2, #16
 80002a6:	fa1f fe82 	uxth.w	lr, r2
 80002aa:	fbb0 f5f7 	udiv	r5, r0, r7
 80002ae:	fb07 0015 	mls	r0, r7, r5, r0
 80002b2:	0c22      	lsrs	r2, r4, #16
 80002b4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002b8:	fb0e f005 	mul.w	r0, lr, r5
 80002bc:	4290      	cmp	r0, r2
 80002be:	d908      	bls.n	80002d2 <__udivmoddi4+0x126>
 80002c0:	eb1c 0202 	adds.w	r2, ip, r2
 80002c4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80002c8:	d202      	bcs.n	80002d0 <__udivmoddi4+0x124>
 80002ca:	4290      	cmp	r0, r2
 80002cc:	f200 80cc 	bhi.w	8000468 <__udivmoddi4+0x2bc>
 80002d0:	4645      	mov	r5, r8
 80002d2:	1a12      	subs	r2, r2, r0
 80002d4:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d8:	fb07 2210 	mls	r2, r7, r0, r2
 80002dc:	fb0e fe00 	mul.w	lr, lr, r0
 80002e0:	b2a4      	uxth	r4, r4
 80002e2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002e6:	45a6      	cmp	lr, r4
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0x150>
 80002ea:	eb1c 0404 	adds.w	r4, ip, r4
 80002ee:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002f2:	d202      	bcs.n	80002fa <__udivmoddi4+0x14e>
 80002f4:	45a6      	cmp	lr, r4
 80002f6:	f200 80b4 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 80002fa:	4610      	mov	r0, r2
 80002fc:	eba4 040e 	sub.w	r4, r4, lr
 8000300:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000304:	e7a0      	b.n	8000248 <__udivmoddi4+0x9c>
 8000306:	f1c1 0720 	rsb	r7, r1, #32
 800030a:	408b      	lsls	r3, r1
 800030c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000310:	ea4c 0c03 	orr.w	ip, ip, r3
 8000314:	fa25 fa07 	lsr.w	sl, r5, r7
 8000318:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800031c:	fbba f8f9 	udiv	r8, sl, r9
 8000320:	408d      	lsls	r5, r1
 8000322:	fa20 f307 	lsr.w	r3, r0, r7
 8000326:	fb09 aa18 	mls	sl, r9, r8, sl
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	432b      	orrs	r3, r5
 8000330:	fa00 f501 	lsl.w	r5, r0, r1
 8000334:	fb08 f00e 	mul.w	r0, r8, lr
 8000338:	0c1c      	lsrs	r4, r3, #16
 800033a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800033e:	42a0      	cmp	r0, r4
 8000340:	fa02 f201 	lsl.w	r2, r2, r1
 8000344:	d90b      	bls.n	800035e <__udivmoddi4+0x1b2>
 8000346:	eb1c 0404 	adds.w	r4, ip, r4
 800034a:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800034e:	f080 8086 	bcs.w	800045e <__udivmoddi4+0x2b2>
 8000352:	42a0      	cmp	r0, r4
 8000354:	f240 8083 	bls.w	800045e <__udivmoddi4+0x2b2>
 8000358:	f1a8 0802 	sub.w	r8, r8, #2
 800035c:	4464      	add	r4, ip
 800035e:	1a24      	subs	r4, r4, r0
 8000360:	b298      	uxth	r0, r3
 8000362:	fbb4 f3f9 	udiv	r3, r4, r9
 8000366:	fb09 4413 	mls	r4, r9, r3, r4
 800036a:	fb03 fe0e 	mul.w	lr, r3, lr
 800036e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000372:	45a6      	cmp	lr, r4
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x1dc>
 8000376:	eb1c 0404 	adds.w	r4, ip, r4
 800037a:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 800037e:	d26a      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 8000380:	45a6      	cmp	lr, r4
 8000382:	d968      	bls.n	8000456 <__udivmoddi4+0x2aa>
 8000384:	3b02      	subs	r3, #2
 8000386:	4464      	add	r4, ip
 8000388:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800038c:	fba0 9302 	umull	r9, r3, r0, r2
 8000390:	eba4 040e 	sub.w	r4, r4, lr
 8000394:	429c      	cmp	r4, r3
 8000396:	46c8      	mov	r8, r9
 8000398:	469e      	mov	lr, r3
 800039a:	d354      	bcc.n	8000446 <__udivmoddi4+0x29a>
 800039c:	d051      	beq.n	8000442 <__udivmoddi4+0x296>
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d067      	beq.n	8000472 <__udivmoddi4+0x2c6>
 80003a2:	ebb5 0308 	subs.w	r3, r5, r8
 80003a6:	eb64 040e 	sbc.w	r4, r4, lr
 80003aa:	40cb      	lsrs	r3, r1
 80003ac:	fa04 f707 	lsl.w	r7, r4, r7
 80003b0:	431f      	orrs	r7, r3
 80003b2:	40cc      	lsrs	r4, r1
 80003b4:	e9c6 7400 	strd	r7, r4, [r6]
 80003b8:	2100      	movs	r1, #0
 80003ba:	e74a      	b.n	8000252 <__udivmoddi4+0xa6>
 80003bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80003c0:	f1c3 0020 	rsb	r0, r3, #32
 80003c4:	40c1      	lsrs	r1, r0
 80003c6:	409d      	lsls	r5, r3
 80003c8:	fa24 f000 	lsr.w	r0, r4, r0
 80003cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d0:	4328      	orrs	r0, r5
 80003d2:	fbb1 f5f7 	udiv	r5, r1, r7
 80003d6:	fb07 1115 	mls	r1, r7, r5, r1
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	0c02      	lsrs	r2, r0, #16
 80003e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003e4:	fb05 f10e 	mul.w	r1, r5, lr
 80003e8:	4291      	cmp	r1, r2
 80003ea:	fa04 f403 	lsl.w	r4, r4, r3
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x256>
 80003f0:	eb1c 0202 	adds.w	r2, ip, r2
 80003f4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003f8:	d22f      	bcs.n	800045a <__udivmoddi4+0x2ae>
 80003fa:	4291      	cmp	r1, r2
 80003fc:	d92d      	bls.n	800045a <__udivmoddi4+0x2ae>
 80003fe:	3d02      	subs	r5, #2
 8000400:	4462      	add	r2, ip
 8000402:	1a52      	subs	r2, r2, r1
 8000404:	fbb2 f1f7 	udiv	r1, r2, r7
 8000408:	fb07 2211 	mls	r2, r7, r1, r2
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000412:	fb01 f20e 	mul.w	r2, r1, lr
 8000416:	4282      	cmp	r2, r0
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x280>
 800041a:	eb1c 0000 	adds.w	r0, ip, r0
 800041e:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000422:	d216      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000424:	4282      	cmp	r2, r0
 8000426:	d914      	bls.n	8000452 <__udivmoddi4+0x2a6>
 8000428:	3902      	subs	r1, #2
 800042a:	4460      	add	r0, ip
 800042c:	1a80      	subs	r0, r0, r2
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	e73a      	b.n	80002aa <__udivmoddi4+0xfe>
 8000434:	4631      	mov	r1, r6
 8000436:	4630      	mov	r0, r6
 8000438:	e70b      	b.n	8000252 <__udivmoddi4+0xa6>
 800043a:	4671      	mov	r1, lr
 800043c:	e6e9      	b.n	8000212 <__udivmoddi4+0x66>
 800043e:	4610      	mov	r0, r2
 8000440:	e6fe      	b.n	8000240 <__udivmoddi4+0x94>
 8000442:	454d      	cmp	r5, r9
 8000444:	d2ab      	bcs.n	800039e <__udivmoddi4+0x1f2>
 8000446:	ebb9 0802 	subs.w	r8, r9, r2
 800044a:	eb63 0e0c 	sbc.w	lr, r3, ip
 800044e:	3801      	subs	r0, #1
 8000450:	e7a5      	b.n	800039e <__udivmoddi4+0x1f2>
 8000452:	4641      	mov	r1, r8
 8000454:	e7ea      	b.n	800042c <__udivmoddi4+0x280>
 8000456:	4603      	mov	r3, r0
 8000458:	e796      	b.n	8000388 <__udivmoddi4+0x1dc>
 800045a:	4645      	mov	r5, r8
 800045c:	e7d1      	b.n	8000402 <__udivmoddi4+0x256>
 800045e:	46d0      	mov	r8, sl
 8000460:	e77d      	b.n	800035e <__udivmoddi4+0x1b2>
 8000462:	4464      	add	r4, ip
 8000464:	3802      	subs	r0, #2
 8000466:	e749      	b.n	80002fc <__udivmoddi4+0x150>
 8000468:	3d02      	subs	r5, #2
 800046a:	4462      	add	r2, ip
 800046c:	e731      	b.n	80002d2 <__udivmoddi4+0x126>
 800046e:	4608      	mov	r0, r1
 8000470:	e70a      	b.n	8000288 <__udivmoddi4+0xdc>
 8000472:	4631      	mov	r1, r6
 8000474:	e6ed      	b.n	8000252 <__udivmoddi4+0xa6>
 8000476:	bf00      	nop

08000478 <__aeabi_idiv0>:
 8000478:	4770      	bx	lr
 800047a:	bf00      	nop

0800047c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800047c:	b480      	push	{r7}
 800047e:	b083      	sub	sp, #12
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000484:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000488:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800048c:	f003 0301 	and.w	r3, r3, #1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d013      	beq.n	80004bc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000494:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000498:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800049c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d00b      	beq.n	80004bc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80004a4:	e000      	b.n	80004a8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80004a6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80004a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d0f9      	beq.n	80004a6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80004b2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80004b6:	687a      	ldr	r2, [r7, #4]
 80004b8:	b2d2      	uxtb	r2, r2
 80004ba:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80004bc:	687b      	ldr	r3, [r7, #4]
}
 80004be:	4618      	mov	r0, r3
 80004c0:	370c      	adds	r7, #12
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bc80      	pop	{r7}
 80004c6:	4770      	bx	lr

080004c8 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
 {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b086      	sub	sp, #24
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	60f8      	str	r0, [r7, #12]
 80004d0:	60b9      	str	r1, [r7, #8]
 80004d2:	607a      	str	r2, [r7, #4]
	 int DataIdx;
	 for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004d4:	2300      	movs	r3, #0
 80004d6:	617b      	str	r3, [r7, #20]
 80004d8:	e009      	b.n	80004ee <_write+0x26>
	 {
		 ITM_SendChar(*ptr++);
 80004da:	68bb      	ldr	r3, [r7, #8]
 80004dc:	1c5a      	adds	r2, r3, #1
 80004de:	60ba      	str	r2, [r7, #8]
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	4618      	mov	r0, r3
 80004e4:	f7ff ffca 	bl	800047c <ITM_SendChar>
	 for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	3301      	adds	r3, #1
 80004ec:	617b      	str	r3, [r7, #20]
 80004ee:	697a      	ldr	r2, [r7, #20]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	429a      	cmp	r2, r3
 80004f4:	dbf1      	blt.n	80004da <_write+0x12>
	 }
	 return len;
 80004f6:	687b      	ldr	r3, [r7, #4]
 }
 80004f8:	4618      	mov	r0, r3
 80004fa:	3718      	adds	r7, #24
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000506:	f000 faea 	bl	8000ade <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050a:	f000 f819 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050e:	f000 f8e7 	bl	80006e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000512:	f000 f863 	bl	80005dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000516:	f000 f88f 	bl	8000638 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800051a:	f000 f8b7 	bl	800068c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  int count = 0;
 800051e:	2300      	movs	r3, #0
 8000520:	607b      	str	r3, [r7, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  printf("Hello %d\n", count);
 8000522:	6879      	ldr	r1, [r7, #4]
 8000524:	4805      	ldr	r0, [pc, #20]	; (800053c <main+0x3c>)
 8000526:	f001 fed5 	bl	80022d4 <iprintf>
	  HAL_Delay(1000);
 800052a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800052e:	f000 fb45 	bl	8000bbc <HAL_Delay>
	  count++;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	3301      	adds	r3, #1
 8000536:	607b      	str	r3, [r7, #4]
	  printf("Hello %d\n", count);
 8000538:	e7f3      	b.n	8000522 <main+0x22>
 800053a:	bf00      	nop
 800053c:	08002fe8 	.word	0x08002fe8

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b092      	sub	sp, #72	; 0x48
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0314 	add.w	r3, r7, #20
 800054a:	2234      	movs	r2, #52	; 0x34
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f001 ff15 	bl	800237e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	463b      	mov	r3, r7
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]
 800055c:	609a      	str	r2, [r3, #8]
 800055e:	60da      	str	r2, [r3, #12]
 8000560:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000562:	4b1d      	ldr	r3, [pc, #116]	; (80005d8 <SystemClock_Config+0x98>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800056a:	4a1b      	ldr	r2, [pc, #108]	; (80005d8 <SystemClock_Config+0x98>)
 800056c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000570:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000572:	2302      	movs	r3, #2
 8000574:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000576:	2301      	movs	r3, #1
 8000578:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800057a:	2310      	movs	r3, #16
 800057c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000582:	2300      	movs	r3, #0
 8000584:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000586:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800058a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 800058c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000590:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000592:	f107 0314 	add.w	r3, r7, #20
 8000596:	4618      	mov	r0, r3
 8000598:	f000 fef2 	bl	8001380 <HAL_RCC_OscConfig>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80005a2:	f000 f8db 	bl	800075c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a6:	230f      	movs	r3, #15
 80005a8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005aa:	2303      	movs	r3, #3
 80005ac:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005b2:	2300      	movs	r3, #0
 80005b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005ba:	463b      	mov	r3, r7
 80005bc:	2101      	movs	r1, #1
 80005be:	4618      	mov	r0, r3
 80005c0:	f001 fa0e 	bl	80019e0 <HAL_RCC_ClockConfig>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80005ca:	f000 f8c7 	bl	800075c <Error_Handler>
  }
}
 80005ce:	bf00      	nop
 80005d0:	3748      	adds	r7, #72	; 0x48
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40007000 	.word	0x40007000

080005dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005e0:	4b12      	ldr	r3, [pc, #72]	; (800062c <MX_I2C1_Init+0x50>)
 80005e2:	4a13      	ldr	r2, [pc, #76]	; (8000630 <MX_I2C1_Init+0x54>)
 80005e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005e6:	4b11      	ldr	r3, [pc, #68]	; (800062c <MX_I2C1_Init+0x50>)
 80005e8:	4a12      	ldr	r2, [pc, #72]	; (8000634 <MX_I2C1_Init+0x58>)
 80005ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005ec:	4b0f      	ldr	r3, [pc, #60]	; (800062c <MX_I2C1_Init+0x50>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005f2:	4b0e      	ldr	r3, [pc, #56]	; (800062c <MX_I2C1_Init+0x50>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <MX_I2C1_Init+0x50>)
 80005fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <MX_I2C1_Init+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000606:	4b09      	ldr	r3, [pc, #36]	; (800062c <MX_I2C1_Init+0x50>)
 8000608:	2200      	movs	r2, #0
 800060a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <MX_I2C1_Init+0x50>)
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000612:	4b06      	ldr	r3, [pc, #24]	; (800062c <MX_I2C1_Init+0x50>)
 8000614:	2200      	movs	r2, #0
 8000616:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000618:	4804      	ldr	r0, [pc, #16]	; (800062c <MX_I2C1_Init+0x50>)
 800061a:	f000 fd6d 	bl	80010f8 <HAL_I2C_Init>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000624:	f000 f89a 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000084 	.word	0x20000084
 8000630:	40005400 	.word	0x40005400
 8000634:	000186a0 	.word	0x000186a0

08000638 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800063c:	4b11      	ldr	r3, [pc, #68]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800063e:	4a12      	ldr	r2, [pc, #72]	; (8000688 <MX_USART1_UART_Init+0x50>)
 8000640:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000644:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000648:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800065e:	220c      	movs	r2, #12
 8000660:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 800066a:	2200      	movs	r2, #0
 800066c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <MX_USART1_UART_Init+0x4c>)
 8000670:	f001 fc3a 	bl	8001ee8 <HAL_UART_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800067a:	f000 f86f 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200000d8 	.word	0x200000d8
 8000688:	40013800 	.word	0x40013800

0800068c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000690:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 8000692:	4a12      	ldr	r2, [pc, #72]	; (80006dc <MX_USART2_UART_Init+0x50>)
 8000694:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000696:	4b10      	ldr	r3, [pc, #64]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 8000698:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800069c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800069e:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a4:	4b0c      	ldr	r3, [pc, #48]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006b0:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006b2:	220c      	movs	r2, #12
 80006b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b6:	4b08      	ldr	r3, [pc, #32]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006be:	2200      	movs	r2, #0
 80006c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006c2:	4805      	ldr	r0, [pc, #20]	; (80006d8 <MX_USART2_UART_Init+0x4c>)
 80006c4:	f001 fc10 	bl	8001ee8 <HAL_UART_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006ce:	f000 f845 	bl	800075c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000120 	.word	0x20000120
 80006dc:	40004400 	.word	0x40004400

080006e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b088      	sub	sp, #32
 80006e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e6:	f107 030c 	add.w	r3, r7, #12
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f6:	4b17      	ldr	r3, [pc, #92]	; (8000754 <MX_GPIO_Init+0x74>)
 80006f8:	69db      	ldr	r3, [r3, #28]
 80006fa:	4a16      	ldr	r2, [pc, #88]	; (8000754 <MX_GPIO_Init+0x74>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	61d3      	str	r3, [r2, #28]
 8000702:	4b14      	ldr	r3, [pc, #80]	; (8000754 <MX_GPIO_Init+0x74>)
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070e:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_GPIO_Init+0x74>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	4a10      	ldr	r2, [pc, #64]	; (8000754 <MX_GPIO_Init+0x74>)
 8000714:	f043 0302 	orr.w	r3, r3, #2
 8000718:	61d3      	str	r3, [r2, #28]
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_GPIO_Init+0x74>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	f003 0302 	and.w	r3, r3, #2
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000726:	2200      	movs	r2, #0
 8000728:	2133      	movs	r1, #51	; 0x33
 800072a:	480b      	ldr	r0, [pc, #44]	; (8000758 <MX_GPIO_Init+0x78>)
 800072c:	f000 fccc 	bl	80010c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000730:	2333      	movs	r3, #51	; 0x33
 8000732:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000734:	2301      	movs	r3, #1
 8000736:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073c:	2300      	movs	r3, #0
 800073e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	f107 030c 	add.w	r3, r7, #12
 8000744:	4619      	mov	r1, r3
 8000746:	4804      	ldr	r0, [pc, #16]	; (8000758 <MX_GPIO_Init+0x78>)
 8000748:	f000 fb3e 	bl	8000dc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800074c:	bf00      	nop
 800074e:	3720      	adds	r7, #32
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40023800 	.word	0x40023800
 8000758:	40020000 	.word	0x40020000

0800075c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000760:	b672      	cpsid	i
}
 8000762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000764:	e7fe      	b.n	8000764 <Error_Handler+0x8>
	...

08000768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000768:	b480      	push	{r7}
 800076a:	b085      	sub	sp, #20
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800076e:	4b14      	ldr	r3, [pc, #80]	; (80007c0 <HAL_MspInit+0x58>)
 8000770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000772:	4a13      	ldr	r2, [pc, #76]	; (80007c0 <HAL_MspInit+0x58>)
 8000774:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000778:	6253      	str	r3, [r2, #36]	; 0x24
 800077a:	4b11      	ldr	r3, [pc, #68]	; (80007c0 <HAL_MspInit+0x58>)
 800077c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000786:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <HAL_MspInit+0x58>)
 8000788:	6a1b      	ldr	r3, [r3, #32]
 800078a:	4a0d      	ldr	r2, [pc, #52]	; (80007c0 <HAL_MspInit+0x58>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6213      	str	r3, [r2, #32]
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <HAL_MspInit+0x58>)
 8000794:	6a1b      	ldr	r3, [r3, #32]
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800079e:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_MspInit+0x58>)
 80007a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007a2:	4a07      	ldr	r2, [pc, #28]	; (80007c0 <HAL_MspInit+0x58>)
 80007a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a8:	6253      	str	r3, [r2, #36]	; 0x24
 80007aa:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <HAL_MspInit+0x58>)
 80007ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	bf00      	nop
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr
 80007c0:	40023800 	.word	0x40023800

080007c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b08a      	sub	sp, #40	; 0x28
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
 80007da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a17      	ldr	r2, [pc, #92]	; (8000840 <HAL_I2C_MspInit+0x7c>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d127      	bne.n	8000836 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007e6:	4b17      	ldr	r3, [pc, #92]	; (8000844 <HAL_I2C_MspInit+0x80>)
 80007e8:	69db      	ldr	r3, [r3, #28]
 80007ea:	4a16      	ldr	r2, [pc, #88]	; (8000844 <HAL_I2C_MspInit+0x80>)
 80007ec:	f043 0302 	orr.w	r3, r3, #2
 80007f0:	61d3      	str	r3, [r2, #28]
 80007f2:	4b14      	ldr	r3, [pc, #80]	; (8000844 <HAL_I2C_MspInit+0x80>)
 80007f4:	69db      	ldr	r3, [r3, #28]
 80007f6:	f003 0302 	and.w	r3, r3, #2
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007fe:	23c0      	movs	r3, #192	; 0xc0
 8000800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000802:	2312      	movs	r3, #18
 8000804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080a:	2303      	movs	r3, #3
 800080c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800080e:	2304      	movs	r3, #4
 8000810:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000812:	f107 0314 	add.w	r3, r7, #20
 8000816:	4619      	mov	r1, r3
 8000818:	480b      	ldr	r0, [pc, #44]	; (8000848 <HAL_I2C_MspInit+0x84>)
 800081a:	f000 fad5 	bl	8000dc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800081e:	4b09      	ldr	r3, [pc, #36]	; (8000844 <HAL_I2C_MspInit+0x80>)
 8000820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000822:	4a08      	ldr	r2, [pc, #32]	; (8000844 <HAL_I2C_MspInit+0x80>)
 8000824:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000828:	6253      	str	r3, [r2, #36]	; 0x24
 800082a:	4b06      	ldr	r3, [pc, #24]	; (8000844 <HAL_I2C_MspInit+0x80>)
 800082c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800082e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000836:	bf00      	nop
 8000838:	3728      	adds	r7, #40	; 0x28
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40005400 	.word	0x40005400
 8000844:	40023800 	.word	0x40023800
 8000848:	40020400 	.word	0x40020400

0800084c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08c      	sub	sp, #48	; 0x30
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	f107 031c 	add.w	r3, r7, #28
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
 8000860:	60da      	str	r2, [r3, #12]
 8000862:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a2e      	ldr	r2, [pc, #184]	; (8000924 <HAL_UART_MspInit+0xd8>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d129      	bne.n	80008c2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800086e:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <HAL_UART_MspInit+0xdc>)
 8000870:	6a1b      	ldr	r3, [r3, #32]
 8000872:	4a2d      	ldr	r2, [pc, #180]	; (8000928 <HAL_UART_MspInit+0xdc>)
 8000874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000878:	6213      	str	r3, [r2, #32]
 800087a:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <HAL_UART_MspInit+0xdc>)
 800087c:	6a1b      	ldr	r3, [r3, #32]
 800087e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000882:	61bb      	str	r3, [r7, #24]
 8000884:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000886:	4b28      	ldr	r3, [pc, #160]	; (8000928 <HAL_UART_MspInit+0xdc>)
 8000888:	69db      	ldr	r3, [r3, #28]
 800088a:	4a27      	ldr	r2, [pc, #156]	; (8000928 <HAL_UART_MspInit+0xdc>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	61d3      	str	r3, [r2, #28]
 8000892:	4b25      	ldr	r3, [pc, #148]	; (8000928 <HAL_UART_MspInit+0xdc>)
 8000894:	69db      	ldr	r3, [r3, #28]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	617b      	str	r3, [r7, #20]
 800089c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800089e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ac:	2303      	movs	r3, #3
 80008ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008b0:	2307      	movs	r3, #7
 80008b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	481c      	ldr	r0, [pc, #112]	; (800092c <HAL_UART_MspInit+0xe0>)
 80008bc:	f000 fa84 	bl	8000dc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008c0:	e02c      	b.n	800091c <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART2)
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a1a      	ldr	r2, [pc, #104]	; (8000930 <HAL_UART_MspInit+0xe4>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d127      	bne.n	800091c <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80008cc:	4b16      	ldr	r3, [pc, #88]	; (8000928 <HAL_UART_MspInit+0xdc>)
 80008ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008d0:	4a15      	ldr	r2, [pc, #84]	; (8000928 <HAL_UART_MspInit+0xdc>)
 80008d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d6:	6253      	str	r3, [r2, #36]	; 0x24
 80008d8:	4b13      	ldr	r3, [pc, #76]	; (8000928 <HAL_UART_MspInit+0xdc>)
 80008da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e4:	4b10      	ldr	r3, [pc, #64]	; (8000928 <HAL_UART_MspInit+0xdc>)
 80008e6:	69db      	ldr	r3, [r3, #28]
 80008e8:	4a0f      	ldr	r2, [pc, #60]	; (8000928 <HAL_UART_MspInit+0xdc>)
 80008ea:	f043 0301 	orr.w	r3, r3, #1
 80008ee:	61d3      	str	r3, [r2, #28]
 80008f0:	4b0d      	ldr	r3, [pc, #52]	; (8000928 <HAL_UART_MspInit+0xdc>)
 80008f2:	69db      	ldr	r3, [r3, #28]
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	60fb      	str	r3, [r7, #12]
 80008fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008fc:	230c      	movs	r3, #12
 80008fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000900:	2302      	movs	r3, #2
 8000902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000908:	2303      	movs	r3, #3
 800090a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800090c:	2307      	movs	r3, #7
 800090e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4619      	mov	r1, r3
 8000916:	4805      	ldr	r0, [pc, #20]	; (800092c <HAL_UART_MspInit+0xe0>)
 8000918:	f000 fa56 	bl	8000dc8 <HAL_GPIO_Init>
}
 800091c:	bf00      	nop
 800091e:	3730      	adds	r7, #48	; 0x30
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40013800 	.word	0x40013800
 8000928:	40023800 	.word	0x40023800
 800092c:	40020000 	.word	0x40020000
 8000930:	40004400 	.word	0x40004400

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000938:	e7fe      	b.n	8000938 <NMI_Handler+0x4>

0800093a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <HardFault_Handler+0x4>

08000940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <MemManage_Handler+0x4>

08000946 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800094a:	e7fe      	b.n	800094a <BusFault_Handler+0x4>

0800094c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000950:	e7fe      	b.n	8000950 <UsageFault_Handler+0x4>

08000952 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr

0800095e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr

0800096a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800096a:	b480      	push	{r7}
 800096c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800096e:	bf00      	nop
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800097a:	f000 f903 	bl	8000b84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}

08000982 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b086      	sub	sp, #24
 8000986:	af00      	add	r7, sp, #0
 8000988:	60f8      	str	r0, [r7, #12]
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]
 8000992:	e00a      	b.n	80009aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000994:	f3af 8000 	nop.w
 8000998:	4601      	mov	r1, r0
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	1c5a      	adds	r2, r3, #1
 800099e:	60ba      	str	r2, [r7, #8]
 80009a0:	b2ca      	uxtb	r2, r1
 80009a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	3301      	adds	r3, #1
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	697a      	ldr	r2, [r7, #20]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	429a      	cmp	r2, r3
 80009b0:	dbf0      	blt.n	8000994 <_read+0x12>
  }

  return len;
 80009b2:	687b      	ldr	r3, [r7, #4]
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <_close>:
  }
  return len;
}

int _close(int file)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	370c      	adds	r7, #12
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr

080009d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009d2:	b480      	push	{r7}
 80009d4:	b083      	sub	sp, #12
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
 80009da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009e2:	605a      	str	r2, [r3, #4]
  return 0;
 80009e4:	2300      	movs	r3, #0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bc80      	pop	{r7}
 80009ee:	4770      	bx	lr

080009f0 <_isatty>:

int _isatty(int file)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009f8:	2301      	movs	r3, #1
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3714      	adds	r7, #20
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a24:	4a14      	ldr	r2, [pc, #80]	; (8000a78 <_sbrk+0x5c>)
 8000a26:	4b15      	ldr	r3, [pc, #84]	; (8000a7c <_sbrk+0x60>)
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a30:	4b13      	ldr	r3, [pc, #76]	; (8000a80 <_sbrk+0x64>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d102      	bne.n	8000a3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a38:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <_sbrk+0x64>)
 8000a3a:	4a12      	ldr	r2, [pc, #72]	; (8000a84 <_sbrk+0x68>)
 8000a3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a3e:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <_sbrk+0x64>)
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4413      	add	r3, r2
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d207      	bcs.n	8000a5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a4c:	f001 fce6 	bl	800241c <__errno>
 8000a50:	4603      	mov	r3, r0
 8000a52:	220c      	movs	r2, #12
 8000a54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a5a:	e009      	b.n	8000a70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a5c:	4b08      	ldr	r3, [pc, #32]	; (8000a80 <_sbrk+0x64>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a62:	4b07      	ldr	r3, [pc, #28]	; (8000a80 <_sbrk+0x64>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4413      	add	r3, r2
 8000a6a:	4a05      	ldr	r2, [pc, #20]	; (8000a80 <_sbrk+0x64>)
 8000a6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a6e:	68fb      	ldr	r3, [r7, #12]
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3718      	adds	r7, #24
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20002800 	.word	0x20002800
 8000a7c:	00000400 	.word	0x00000400
 8000a80:	20000168 	.word	0x20000168
 8000a84:	200002c0 	.word	0x200002c0

08000a88 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a8c:	bf00      	nop
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bc80      	pop	{r7}
 8000a92:	4770      	bx	lr

08000a94 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a94:	f7ff fff8 	bl	8000a88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a98:	480b      	ldr	r0, [pc, #44]	; (8000ac8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a9a:	490c      	ldr	r1, [pc, #48]	; (8000acc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a9c:	4a0c      	ldr	r2, [pc, #48]	; (8000ad0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa0:	e002      	b.n	8000aa8 <LoopCopyDataInit>

08000aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa6:	3304      	adds	r3, #4

08000aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aac:	d3f9      	bcc.n	8000aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aae:	4a09      	ldr	r2, [pc, #36]	; (8000ad4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ab0:	4c09      	ldr	r4, [pc, #36]	; (8000ad8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab4:	e001      	b.n	8000aba <LoopFillZerobss>

08000ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab8:	3204      	adds	r2, #4

08000aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000abc:	d3fb      	bcc.n	8000ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000abe:	f001 fcb3 	bl	8002428 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ac2:	f7ff fd1d 	bl	8000500 <main>
  bx lr
 8000ac6:	4770      	bx	lr
  ldr r0, =_sdata
 8000ac8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000acc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ad0:	0800305c 	.word	0x0800305c
  ldr r2, =_sbss
 8000ad4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ad8:	200002bc 	.word	0x200002bc

08000adc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000adc:	e7fe      	b.n	8000adc <ADC1_IRQHandler>

08000ade <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ae8:	2003      	movs	r0, #3
 8000aea:	f000 f939 	bl	8000d60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aee:	200f      	movs	r0, #15
 8000af0:	f000 f80e 	bl	8000b10 <HAL_InitTick>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d002      	beq.n	8000b00 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	71fb      	strb	r3, [r7, #7]
 8000afe:	e001      	b.n	8000b04 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b00:	f7ff fe32 	bl	8000768 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b04:	79fb      	ldrb	r3, [r7, #7]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b1c:	4b16      	ldr	r3, [pc, #88]	; (8000b78 <HAL_InitTick+0x68>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d022      	beq.n	8000b6a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b24:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <HAL_InitTick+0x6c>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <HAL_InitTick+0x68>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b30:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f000 f938 	bl	8000dae <HAL_SYSTICK_Config>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d10f      	bne.n	8000b64 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b0f      	cmp	r3, #15
 8000b48:	d809      	bhi.n	8000b5e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	6879      	ldr	r1, [r7, #4]
 8000b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b52:	f000 f910 	bl	8000d76 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b56:	4a0a      	ldr	r2, [pc, #40]	; (8000b80 <HAL_InitTick+0x70>)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	6013      	str	r3, [r2, #0]
 8000b5c:	e007      	b.n	8000b6e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	73fb      	strb	r3, [r7, #15]
 8000b62:	e004      	b.n	8000b6e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	73fb      	strb	r3, [r7, #15]
 8000b68:	e001      	b.n	8000b6e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000008 	.word	0x20000008
 8000b7c:	20000000 	.word	0x20000000
 8000b80:	20000004 	.word	0x20000004

08000b84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <HAL_IncTick+0x1c>)
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4413      	add	r3, r2
 8000b92:	4a03      	ldr	r2, [pc, #12]	; (8000ba0 <HAL_IncTick+0x1c>)
 8000b94:	6013      	str	r3, [r2, #0]
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	2000016c 	.word	0x2000016c
 8000ba4:	20000008 	.word	0x20000008

08000ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b02      	ldr	r3, [pc, #8]	; (8000bb8 <HAL_GetTick+0x10>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr
 8000bb8:	2000016c 	.word	0x2000016c

08000bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc4:	f7ff fff0 	bl	8000ba8 <HAL_GetTick>
 8000bc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bd4:	d004      	beq.n	8000be0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bd6:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <HAL_Delay+0x40>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	4413      	add	r3, r2
 8000bde:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000be0:	bf00      	nop
 8000be2:	f7ff ffe1 	bl	8000ba8 <HAL_GetTick>
 8000be6:	4602      	mov	r2, r0
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	1ad3      	subs	r3, r2, r3
 8000bec:	68fa      	ldr	r2, [r7, #12]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d8f7      	bhi.n	8000be2 <HAL_Delay+0x26>
  {
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	bf00      	nop
 8000bf6:	3710      	adds	r7, #16
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	20000008 	.word	0x20000008

08000c00 <__NVIC_SetPriorityGrouping>:
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c10:	4b0c      	ldr	r3, [pc, #48]	; (8000c44 <__NVIC_SetPriorityGrouping+0x44>)
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c16:	68ba      	ldr	r2, [r7, #8]
 8000c18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c32:	4a04      	ldr	r2, [pc, #16]	; (8000c44 <__NVIC_SetPriorityGrouping+0x44>)
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	60d3      	str	r3, [r2, #12]
}
 8000c38:	bf00      	nop
 8000c3a:	3714      	adds	r7, #20
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_GetPriorityGrouping>:
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c4c:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <__NVIC_GetPriorityGrouping+0x18>)
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	0a1b      	lsrs	r3, r3, #8
 8000c52:	f003 0307 	and.w	r3, r3, #7
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <__NVIC_SetPriority>:
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	db0a      	blt.n	8000c8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	b2da      	uxtb	r2, r3
 8000c7c:	490c      	ldr	r1, [pc, #48]	; (8000cb0 <__NVIC_SetPriority+0x4c>)
 8000c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c82:	0112      	lsls	r2, r2, #4
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	440b      	add	r3, r1
 8000c88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c8c:	e00a      	b.n	8000ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	4908      	ldr	r1, [pc, #32]	; (8000cb4 <__NVIC_SetPriority+0x50>)
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	f003 030f 	and.w	r3, r3, #15
 8000c9a:	3b04      	subs	r3, #4
 8000c9c:	0112      	lsls	r2, r2, #4
 8000c9e:	b2d2      	uxtb	r2, r2
 8000ca0:	440b      	add	r3, r1
 8000ca2:	761a      	strb	r2, [r3, #24]
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	e000e100 	.word	0xe000e100
 8000cb4:	e000ed00 	.word	0xe000ed00

08000cb8 <NVIC_EncodePriority>:
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b089      	sub	sp, #36	; 0x24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ccc:	69fb      	ldr	r3, [r7, #28]
 8000cce:	f1c3 0307 	rsb	r3, r3, #7
 8000cd2:	2b04      	cmp	r3, #4
 8000cd4:	bf28      	it	cs
 8000cd6:	2304      	movcs	r3, #4
 8000cd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	3304      	adds	r3, #4
 8000cde:	2b06      	cmp	r3, #6
 8000ce0:	d902      	bls.n	8000ce8 <NVIC_EncodePriority+0x30>
 8000ce2:	69fb      	ldr	r3, [r7, #28]
 8000ce4:	3b03      	subs	r3, #3
 8000ce6:	e000      	b.n	8000cea <NVIC_EncodePriority+0x32>
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cf0:	69bb      	ldr	r3, [r7, #24]
 8000cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf6:	43da      	mvns	r2, r3
 8000cf8:	68bb      	ldr	r3, [r7, #8]
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0a:	43d9      	mvns	r1, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d10:	4313      	orrs	r3, r2
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3724      	adds	r7, #36	; 0x24
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bc80      	pop	{r7}
 8000d1a:	4770      	bx	lr

08000d1c <SysTick_Config>:
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3b01      	subs	r3, #1
 8000d28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d2c:	d301      	bcc.n	8000d32 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00f      	b.n	8000d52 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d32:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <SysTick_Config+0x40>)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d3a:	210f      	movs	r1, #15
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d40:	f7ff ff90 	bl	8000c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d44:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <SysTick_Config+0x40>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d4a:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <SysTick_Config+0x40>)
 8000d4c:	2207      	movs	r2, #7
 8000d4e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	e000e010 	.word	0xe000e010

08000d60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f7ff ff49 	bl	8000c00 <__NVIC_SetPriorityGrouping>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	b086      	sub	sp, #24
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	60b9      	str	r1, [r7, #8]
 8000d80:	607a      	str	r2, [r7, #4]
 8000d82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d88:	f7ff ff5e 	bl	8000c48 <__NVIC_GetPriorityGrouping>
 8000d8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	68b9      	ldr	r1, [r7, #8]
 8000d92:	6978      	ldr	r0, [r7, #20]
 8000d94:	f7ff ff90 	bl	8000cb8 <NVIC_EncodePriority>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d9e:	4611      	mov	r1, r2
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff5f 	bl	8000c64 <__NVIC_SetPriority>
}
 8000da6:	bf00      	nop
 8000da8:	3718      	adds	r7, #24
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b082      	sub	sp, #8
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000db6:	6878      	ldr	r0, [r7, #4]
 8000db8:	f7ff ffb0 	bl	8000d1c <SysTick_Config>
 8000dbc:	4603      	mov	r3, r0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3708      	adds	r7, #8
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
	...

08000dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b087      	sub	sp, #28
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000dde:	e154      	b.n	800108a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	2101      	movs	r1, #1
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dec:	4013      	ands	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	f000 8146 	beq.w	8001084 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	f003 0303 	and.w	r3, r3, #3
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d005      	beq.n	8000e10 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d130      	bne.n	8000e72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	2203      	movs	r2, #3
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4013      	ands	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	68da      	ldr	r2, [r3, #12]
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	693a      	ldr	r2, [r7, #16]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000e46:	2201      	movs	r2, #1
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	43db      	mvns	r3, r3
 8000e50:	693a      	ldr	r2, [r7, #16]
 8000e52:	4013      	ands	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	091b      	lsrs	r3, r3, #4
 8000e5c:	f003 0201 	and.w	r2, r3, #1
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f003 0303 	and.w	r3, r3, #3
 8000e7a:	2b03      	cmp	r3, #3
 8000e7c:	d017      	beq.n	8000eae <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	68db      	ldr	r3, [r3, #12]
 8000e82:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	2203      	movs	r2, #3
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 0303 	and.w	r3, r3, #3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d123      	bne.n	8000f02 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	08da      	lsrs	r2, r3, #3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	3208      	adds	r2, #8
 8000ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ec6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	f003 0307 	and.w	r3, r3, #7
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	220f      	movs	r2, #15
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	43db      	mvns	r3, r3
 8000ed8:	693a      	ldr	r2, [r7, #16]
 8000eda:	4013      	ands	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	691a      	ldr	r2, [r3, #16]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	f003 0307 	and.w	r3, r3, #7
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	fa02 f303 	lsl.w	r3, r2, r3
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	08da      	lsrs	r2, r3, #3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3208      	adds	r2, #8
 8000efc:	6939      	ldr	r1, [r7, #16]
 8000efe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	4013      	ands	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f003 0203 	and.w	r2, r3, #3
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	f000 80a0 	beq.w	8001084 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f44:	4b58      	ldr	r3, [pc, #352]	; (80010a8 <HAL_GPIO_Init+0x2e0>)
 8000f46:	6a1b      	ldr	r3, [r3, #32]
 8000f48:	4a57      	ldr	r2, [pc, #348]	; (80010a8 <HAL_GPIO_Init+0x2e0>)
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	6213      	str	r3, [r2, #32]
 8000f50:	4b55      	ldr	r3, [pc, #340]	; (80010a8 <HAL_GPIO_Init+0x2e0>)
 8000f52:	6a1b      	ldr	r3, [r3, #32]
 8000f54:	f003 0301 	and.w	r3, r3, #1
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000f5c:	4a53      	ldr	r2, [pc, #332]	; (80010ac <HAL_GPIO_Init+0x2e4>)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	089b      	lsrs	r3, r3, #2
 8000f62:	3302      	adds	r3, #2
 8000f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f68:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	220f      	movs	r2, #15
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a4b      	ldr	r2, [pc, #300]	; (80010b0 <HAL_GPIO_Init+0x2e8>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d019      	beq.n	8000fbc <HAL_GPIO_Init+0x1f4>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a4a      	ldr	r2, [pc, #296]	; (80010b4 <HAL_GPIO_Init+0x2ec>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d013      	beq.n	8000fb8 <HAL_GPIO_Init+0x1f0>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a49      	ldr	r2, [pc, #292]	; (80010b8 <HAL_GPIO_Init+0x2f0>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00d      	beq.n	8000fb4 <HAL_GPIO_Init+0x1ec>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a48      	ldr	r2, [pc, #288]	; (80010bc <HAL_GPIO_Init+0x2f4>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d007      	beq.n	8000fb0 <HAL_GPIO_Init+0x1e8>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a47      	ldr	r2, [pc, #284]	; (80010c0 <HAL_GPIO_Init+0x2f8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d101      	bne.n	8000fac <HAL_GPIO_Init+0x1e4>
 8000fa8:	2304      	movs	r3, #4
 8000faa:	e008      	b.n	8000fbe <HAL_GPIO_Init+0x1f6>
 8000fac:	2305      	movs	r3, #5
 8000fae:	e006      	b.n	8000fbe <HAL_GPIO_Init+0x1f6>
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e004      	b.n	8000fbe <HAL_GPIO_Init+0x1f6>
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	e002      	b.n	8000fbe <HAL_GPIO_Init+0x1f6>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e000      	b.n	8000fbe <HAL_GPIO_Init+0x1f6>
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	697a      	ldr	r2, [r7, #20]
 8000fc0:	f002 0203 	and.w	r2, r2, #3
 8000fc4:	0092      	lsls	r2, r2, #2
 8000fc6:	4093      	lsls	r3, r2
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000fce:	4937      	ldr	r1, [pc, #220]	; (80010ac <HAL_GPIO_Init+0x2e4>)
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	089b      	lsrs	r3, r3, #2
 8000fd4:	3302      	adds	r3, #2
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fdc:	4b39      	ldr	r3, [pc, #228]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d003      	beq.n	8001000 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001000:	4a30      	ldr	r2, [pc, #192]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001006:	4b2f      	ldr	r3, [pc, #188]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	43db      	mvns	r3, r3
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800102a:	4a26      	ldr	r2, [pc, #152]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001030:	4b24      	ldr	r3, [pc, #144]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43db      	mvns	r3, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001054:	4a1b      	ldr	r2, [pc, #108]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800105a:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	43db      	mvns	r3, r3
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800107e:	4a11      	ldr	r2, [pc, #68]	; (80010c4 <HAL_GPIO_Init+0x2fc>)
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	fa22 f303 	lsr.w	r3, r2, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	f47f aea3 	bne.w	8000de0 <HAL_GPIO_Init+0x18>
  }
}
 800109a:	bf00      	nop
 800109c:	bf00      	nop
 800109e:	371c      	adds	r7, #28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40010000 	.word	0x40010000
 80010b0:	40020000 	.word	0x40020000
 80010b4:	40020400 	.word	0x40020400
 80010b8:	40020800 	.word	0x40020800
 80010bc:	40020c00 	.word	0x40020c00
 80010c0:	40021000 	.word	0x40021000
 80010c4:	40010400 	.word	0x40010400

080010c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	460b      	mov	r3, r1
 80010d2:	807b      	strh	r3, [r7, #2]
 80010d4:	4613      	mov	r3, r2
 80010d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010d8:	787b      	ldrb	r3, [r7, #1]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d003      	beq.n	80010e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010de:	887a      	ldrh	r2, [r7, #2]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80010e4:	e003      	b.n	80010ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80010e6:	887b      	ldrh	r3, [r7, #2]
 80010e8:	041a      	lsls	r2, r3, #16
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	619a      	str	r2, [r3, #24]
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bc80      	pop	{r7}
 80010f6:	4770      	bx	lr

080010f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e12b      	b.n	8001362 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001110:	b2db      	uxtb	r3, r3
 8001112:	2b00      	cmp	r3, #0
 8001114:	d106      	bne.n	8001124 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff fb50 	bl	80007c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2224      	movs	r2, #36	; 0x24
 8001128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f022 0201 	bic.w	r2, r2, #1
 800113a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800114a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800115a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800115c:	f000 fe3c 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 8001160:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	4a81      	ldr	r2, [pc, #516]	; (800136c <HAL_I2C_Init+0x274>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d807      	bhi.n	800117c <HAL_I2C_Init+0x84>
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	4a80      	ldr	r2, [pc, #512]	; (8001370 <HAL_I2C_Init+0x278>)
 8001170:	4293      	cmp	r3, r2
 8001172:	bf94      	ite	ls
 8001174:	2301      	movls	r3, #1
 8001176:	2300      	movhi	r3, #0
 8001178:	b2db      	uxtb	r3, r3
 800117a:	e006      	b.n	800118a <HAL_I2C_Init+0x92>
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4a7d      	ldr	r2, [pc, #500]	; (8001374 <HAL_I2C_Init+0x27c>)
 8001180:	4293      	cmp	r3, r2
 8001182:	bf94      	ite	ls
 8001184:	2301      	movls	r3, #1
 8001186:	2300      	movhi	r3, #0
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e0e7      	b.n	8001362 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	4a78      	ldr	r2, [pc, #480]	; (8001378 <HAL_I2C_Init+0x280>)
 8001196:	fba2 2303 	umull	r2, r3, r2, r3
 800119a:	0c9b      	lsrs	r3, r3, #18
 800119c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	430a      	orrs	r2, r1
 80011b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	6a1b      	ldr	r3, [r3, #32]
 80011b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	4a6a      	ldr	r2, [pc, #424]	; (800136c <HAL_I2C_Init+0x274>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d802      	bhi.n	80011cc <HAL_I2C_Init+0xd4>
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	3301      	adds	r3, #1
 80011ca:	e009      	b.n	80011e0 <HAL_I2C_Init+0xe8>
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80011d2:	fb02 f303 	mul.w	r3, r2, r3
 80011d6:	4a69      	ldr	r2, [pc, #420]	; (800137c <HAL_I2C_Init+0x284>)
 80011d8:	fba2 2303 	umull	r2, r3, r2, r3
 80011dc:	099b      	lsrs	r3, r3, #6
 80011de:	3301      	adds	r3, #1
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	6812      	ldr	r2, [r2, #0]
 80011e4:	430b      	orrs	r3, r1
 80011e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80011f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	495c      	ldr	r1, [pc, #368]	; (800136c <HAL_I2C_Init+0x274>)
 80011fc:	428b      	cmp	r3, r1
 80011fe:	d819      	bhi.n	8001234 <HAL_I2C_Init+0x13c>
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	1e59      	subs	r1, r3, #1
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	fbb1 f3f3 	udiv	r3, r1, r3
 800120e:	1c59      	adds	r1, r3, #1
 8001210:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001214:	400b      	ands	r3, r1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00a      	beq.n	8001230 <HAL_I2C_Init+0x138>
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	1e59      	subs	r1, r3, #1
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fbb1 f3f3 	udiv	r3, r1, r3
 8001228:	3301      	adds	r3, #1
 800122a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800122e:	e051      	b.n	80012d4 <HAL_I2C_Init+0x1dc>
 8001230:	2304      	movs	r3, #4
 8001232:	e04f      	b.n	80012d4 <HAL_I2C_Init+0x1dc>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d111      	bne.n	8001260 <HAL_I2C_Init+0x168>
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	1e58      	subs	r0, r3, #1
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6859      	ldr	r1, [r3, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	440b      	add	r3, r1
 800124a:	fbb0 f3f3 	udiv	r3, r0, r3
 800124e:	3301      	adds	r3, #1
 8001250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001254:	2b00      	cmp	r3, #0
 8001256:	bf0c      	ite	eq
 8001258:	2301      	moveq	r3, #1
 800125a:	2300      	movne	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	e012      	b.n	8001286 <HAL_I2C_Init+0x18e>
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	1e58      	subs	r0, r3, #1
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6859      	ldr	r1, [r3, #4]
 8001268:	460b      	mov	r3, r1
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	440b      	add	r3, r1
 800126e:	0099      	lsls	r1, r3, #2
 8001270:	440b      	add	r3, r1
 8001272:	fbb0 f3f3 	udiv	r3, r0, r3
 8001276:	3301      	adds	r3, #1
 8001278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800127c:	2b00      	cmp	r3, #0
 800127e:	bf0c      	ite	eq
 8001280:	2301      	moveq	r3, #1
 8001282:	2300      	movne	r3, #0
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_I2C_Init+0x196>
 800128a:	2301      	movs	r3, #1
 800128c:	e022      	b.n	80012d4 <HAL_I2C_Init+0x1dc>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10e      	bne.n	80012b4 <HAL_I2C_Init+0x1bc>
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	1e58      	subs	r0, r3, #1
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6859      	ldr	r1, [r3, #4]
 800129e:	460b      	mov	r3, r1
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	440b      	add	r3, r1
 80012a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80012a8:	3301      	adds	r3, #1
 80012aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80012b2:	e00f      	b.n	80012d4 <HAL_I2C_Init+0x1dc>
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	1e58      	subs	r0, r3, #1
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6859      	ldr	r1, [r3, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	0099      	lsls	r1, r3, #2
 80012c4:	440b      	add	r3, r1
 80012c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80012ca:	3301      	adds	r3, #1
 80012cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80012d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80012d4:	6879      	ldr	r1, [r7, #4]
 80012d6:	6809      	ldr	r1, [r1, #0]
 80012d8:	4313      	orrs	r3, r2
 80012da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	69da      	ldr	r2, [r3, #28]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6a1b      	ldr	r3, [r3, #32]
 80012ee:	431a      	orrs	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001302:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	6911      	ldr	r1, [r2, #16]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	68d2      	ldr	r2, [r2, #12]
 800130e:	4311      	orrs	r1, r2
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	6812      	ldr	r2, [r2, #0]
 8001314:	430b      	orrs	r3, r1
 8001316:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	695a      	ldr	r2, [r3, #20]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	431a      	orrs	r2, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	430a      	orrs	r2, r1
 8001332:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f042 0201 	orr.w	r2, r2, #1
 8001342:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2220      	movs	r2, #32
 800134e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	000186a0 	.word	0x000186a0
 8001370:	001e847f 	.word	0x001e847f
 8001374:	003d08ff 	.word	0x003d08ff
 8001378:	431bde83 	.word	0x431bde83
 800137c:	10624dd3 	.word	0x10624dd3

08001380 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e31d      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001392:	4b94      	ldr	r3, [pc, #592]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800139c:	4b91      	ldr	r3, [pc, #580]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013a4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d07b      	beq.n	80014aa <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	2b08      	cmp	r3, #8
 80013b6:	d006      	beq.n	80013c6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	2b0c      	cmp	r3, #12
 80013bc:	d10f      	bne.n	80013de <HAL_RCC_OscConfig+0x5e>
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013c4:	d10b      	bne.n	80013de <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c6:	4b87      	ldr	r3, [pc, #540]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d06a      	beq.n	80014a8 <HAL_RCC_OscConfig+0x128>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d166      	bne.n	80014a8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e2f7      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d106      	bne.n	80013f4 <HAL_RCC_OscConfig+0x74>
 80013e6:	4b7f      	ldr	r3, [pc, #508]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a7e      	ldr	r2, [pc, #504]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80013ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e02d      	b.n	8001450 <HAL_RCC_OscConfig+0xd0>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d10c      	bne.n	8001416 <HAL_RCC_OscConfig+0x96>
 80013fc:	4b79      	ldr	r3, [pc, #484]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a78      	ldr	r2, [pc, #480]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001402:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001406:	6013      	str	r3, [r2, #0]
 8001408:	4b76      	ldr	r3, [pc, #472]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a75      	ldr	r2, [pc, #468]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800140e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001412:	6013      	str	r3, [r2, #0]
 8001414:	e01c      	b.n	8001450 <HAL_RCC_OscConfig+0xd0>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b05      	cmp	r3, #5
 800141c:	d10c      	bne.n	8001438 <HAL_RCC_OscConfig+0xb8>
 800141e:	4b71      	ldr	r3, [pc, #452]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a70      	ldr	r2, [pc, #448]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001424:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	4b6e      	ldr	r3, [pc, #440]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a6d      	ldr	r2, [pc, #436]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	e00b      	b.n	8001450 <HAL_RCC_OscConfig+0xd0>
 8001438:	4b6a      	ldr	r3, [pc, #424]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a69      	ldr	r2, [pc, #420]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800143e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001442:	6013      	str	r3, [r2, #0]
 8001444:	4b67      	ldr	r3, [pc, #412]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a66      	ldr	r2, [pc, #408]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800144a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800144e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d013      	beq.n	8001480 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001458:	f7ff fba6 	bl	8000ba8 <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001460:	f7ff fba2 	bl	8000ba8 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b64      	cmp	r3, #100	; 0x64
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e2ad      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001472:	4b5c      	ldr	r3, [pc, #368]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0f0      	beq.n	8001460 <HAL_RCC_OscConfig+0xe0>
 800147e:	e014      	b.n	80014aa <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001480:	f7ff fb92 	bl	8000ba8 <HAL_GetTick>
 8001484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001488:	f7ff fb8e 	bl	8000ba8 <HAL_GetTick>
 800148c:	4602      	mov	r2, r0
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b64      	cmp	r3, #100	; 0x64
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e299      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800149a:	4b52      	ldr	r3, [pc, #328]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x108>
 80014a6:	e000      	b.n	80014aa <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d05a      	beq.n	800156c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b04      	cmp	r3, #4
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	2b0c      	cmp	r3, #12
 80014c0:	d119      	bne.n	80014f6 <HAL_RCC_OscConfig+0x176>
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d116      	bne.n	80014f6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014c8:	4b46      	ldr	r3, [pc, #280]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d005      	beq.n	80014e0 <HAL_RCC_OscConfig+0x160>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d001      	beq.n	80014e0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e276      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e0:	4b40      	ldr	r3, [pc, #256]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	021b      	lsls	r3, r3, #8
 80014ee:	493d      	ldr	r1, [pc, #244]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80014f0:	4313      	orrs	r3, r2
 80014f2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014f4:	e03a      	b.n	800156c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d020      	beq.n	8001540 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014fe:	4b3a      	ldr	r3, [pc, #232]	; (80015e8 <HAL_RCC_OscConfig+0x268>)
 8001500:	2201      	movs	r2, #1
 8001502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001504:	f7ff fb50 	bl	8000ba8 <HAL_GetTick>
 8001508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800150a:	e008      	b.n	800151e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800150c:	f7ff fb4c 	bl	8000ba8 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	2b02      	cmp	r3, #2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e257      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800151e:	4b31      	ldr	r3, [pc, #196]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0f0      	beq.n	800150c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800152a:	4b2e      	ldr	r3, [pc, #184]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	691b      	ldr	r3, [r3, #16]
 8001536:	021b      	lsls	r3, r3, #8
 8001538:	492a      	ldr	r1, [pc, #168]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800153a:	4313      	orrs	r3, r2
 800153c:	604b      	str	r3, [r1, #4]
 800153e:	e015      	b.n	800156c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001540:	4b29      	ldr	r3, [pc, #164]	; (80015e8 <HAL_RCC_OscConfig+0x268>)
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001546:	f7ff fb2f 	bl	8000ba8 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fb2b 	bl	8000ba8 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e236      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001560:	4b20      	ldr	r3, [pc, #128]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f0      	bne.n	800154e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0310 	and.w	r3, r3, #16
 8001574:	2b00      	cmp	r3, #0
 8001576:	f000 80b8 	beq.w	80016ea <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d170      	bne.n	8001662 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001580:	4b18      	ldr	r3, [pc, #96]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001588:	2b00      	cmp	r3, #0
 800158a:	d005      	beq.n	8001598 <HAL_RCC_OscConfig+0x218>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e21a      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a1a      	ldr	r2, [r3, #32]
 800159c:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d921      	bls.n	80015ec <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 fc3b 	bl	8001e28 <RCC_SetFlashLatencyFromMSIRange>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e208      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015bc:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a1b      	ldr	r3, [r3, #32]
 80015c8:	4906      	ldr	r1, [pc, #24]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015ce:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	061b      	lsls	r3, r3, #24
 80015dc:	4901      	ldr	r1, [pc, #4]	; (80015e4 <HAL_RCC_OscConfig+0x264>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	604b      	str	r3, [r1, #4]
 80015e2:	e020      	b.n	8001626 <HAL_RCC_OscConfig+0x2a6>
 80015e4:	40023800 	.word	0x40023800
 80015e8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015ec:	4b99      	ldr	r3, [pc, #612]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a1b      	ldr	r3, [r3, #32]
 80015f8:	4996      	ldr	r1, [pc, #600]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015fe:	4b95      	ldr	r3, [pc, #596]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	061b      	lsls	r3, r3, #24
 800160c:	4991      	ldr	r1, [pc, #580]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800160e:	4313      	orrs	r3, r2
 8001610:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a1b      	ldr	r3, [r3, #32]
 8001616:	4618      	mov	r0, r3
 8001618:	f000 fc06 	bl	8001e28 <RCC_SetFlashLatencyFromMSIRange>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e1d3      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a1b      	ldr	r3, [r3, #32]
 800162a:	0b5b      	lsrs	r3, r3, #13
 800162c:	3301      	adds	r3, #1
 800162e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001636:	4a87      	ldr	r2, [pc, #540]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001638:	6892      	ldr	r2, [r2, #8]
 800163a:	0912      	lsrs	r2, r2, #4
 800163c:	f002 020f 	and.w	r2, r2, #15
 8001640:	4985      	ldr	r1, [pc, #532]	; (8001858 <HAL_RCC_OscConfig+0x4d8>)
 8001642:	5c8a      	ldrb	r2, [r1, r2]
 8001644:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001646:	4a85      	ldr	r2, [pc, #532]	; (800185c <HAL_RCC_OscConfig+0x4dc>)
 8001648:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800164a:	4b85      	ldr	r3, [pc, #532]	; (8001860 <HAL_RCC_OscConfig+0x4e0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff fa5e 	bl	8000b10 <HAL_InitTick>
 8001654:	4603      	mov	r3, r0
 8001656:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001658:	7bfb      	ldrb	r3, [r7, #15]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d045      	beq.n	80016ea <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800165e:	7bfb      	ldrb	r3, [r7, #15]
 8001660:	e1b5      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d029      	beq.n	80016be <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800166a:	4b7e      	ldr	r3, [pc, #504]	; (8001864 <HAL_RCC_OscConfig+0x4e4>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001670:	f7ff fa9a 	bl	8000ba8 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001678:	f7ff fa96 	bl	8000ba8 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e1a1      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800168a:	4b72      	ldr	r3, [pc, #456]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001696:	4b6f      	ldr	r3, [pc, #444]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	496c      	ldr	r1, [pc, #432]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80016a4:	4313      	orrs	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016a8:	4b6a      	ldr	r3, [pc, #424]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	061b      	lsls	r3, r3, #24
 80016b6:	4967      	ldr	r1, [pc, #412]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
 80016bc:	e015      	b.n	80016ea <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016be:	4b69      	ldr	r3, [pc, #420]	; (8001864 <HAL_RCC_OscConfig+0x4e4>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c4:	f7ff fa70 	bl	8000ba8 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016ca:	e008      	b.n	80016de <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016cc:	f7ff fa6c 	bl	8000ba8 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e177      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016de:	4b5d      	ldr	r3, [pc, #372]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1f0      	bne.n	80016cc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0308 	and.w	r3, r3, #8
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d030      	beq.n	8001758 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	695b      	ldr	r3, [r3, #20]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d016      	beq.n	800172c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016fe:	4b5a      	ldr	r3, [pc, #360]	; (8001868 <HAL_RCC_OscConfig+0x4e8>)
 8001700:	2201      	movs	r2, #1
 8001702:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001704:	f7ff fa50 	bl	8000ba8 <HAL_GetTick>
 8001708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800170c:	f7ff fa4c 	bl	8000ba8 <HAL_GetTick>
 8001710:	4602      	mov	r2, r0
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e157      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800171e:	4b4d      	ldr	r3, [pc, #308]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f0      	beq.n	800170c <HAL_RCC_OscConfig+0x38c>
 800172a:	e015      	b.n	8001758 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800172c:	4b4e      	ldr	r3, [pc, #312]	; (8001868 <HAL_RCC_OscConfig+0x4e8>)
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001732:	f7ff fa39 	bl	8000ba8 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800173a:	f7ff fa35 	bl	8000ba8 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e140      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800174c:	4b41      	ldr	r3, [pc, #260]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800174e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1f0      	bne.n	800173a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	2b00      	cmp	r3, #0
 8001762:	f000 80b5 	beq.w	80018d0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800176a:	4b3a      	ldr	r3, [pc, #232]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800176c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d10d      	bne.n	8001792 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	4b37      	ldr	r3, [pc, #220]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177a:	4a36      	ldr	r2, [pc, #216]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800177c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001780:	6253      	str	r3, [r2, #36]	; 0x24
 8001782:	4b34      	ldr	r3, [pc, #208]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178a:	60bb      	str	r3, [r7, #8]
 800178c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800178e:	2301      	movs	r3, #1
 8001790:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001792:	4b36      	ldr	r3, [pc, #216]	; (800186c <HAL_RCC_OscConfig+0x4ec>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800179a:	2b00      	cmp	r3, #0
 800179c:	d118      	bne.n	80017d0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800179e:	4b33      	ldr	r3, [pc, #204]	; (800186c <HAL_RCC_OscConfig+0x4ec>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a32      	ldr	r2, [pc, #200]	; (800186c <HAL_RCC_OscConfig+0x4ec>)
 80017a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017aa:	f7ff f9fd 	bl	8000ba8 <HAL_GetTick>
 80017ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017b0:	e008      	b.n	80017c4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017b2:	f7ff f9f9 	bl	8000ba8 <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b64      	cmp	r3, #100	; 0x64
 80017be:	d901      	bls.n	80017c4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e104      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <HAL_RCC_OscConfig+0x4ec>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d0f0      	beq.n	80017b2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d106      	bne.n	80017e6 <HAL_RCC_OscConfig+0x466>
 80017d8:	4b1e      	ldr	r3, [pc, #120]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80017da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017dc:	4a1d      	ldr	r2, [pc, #116]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80017de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e2:	6353      	str	r3, [r2, #52]	; 0x34
 80017e4:	e02d      	b.n	8001842 <HAL_RCC_OscConfig+0x4c2>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d10c      	bne.n	8001808 <HAL_RCC_OscConfig+0x488>
 80017ee:	4b19      	ldr	r3, [pc, #100]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80017f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f2:	4a18      	ldr	r2, [pc, #96]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80017f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017f8:	6353      	str	r3, [r2, #52]	; 0x34
 80017fa:	4b16      	ldr	r3, [pc, #88]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 80017fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fe:	4a15      	ldr	r2, [pc, #84]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001800:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001804:	6353      	str	r3, [r2, #52]	; 0x34
 8001806:	e01c      	b.n	8001842 <HAL_RCC_OscConfig+0x4c2>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	2b05      	cmp	r3, #5
 800180e:	d10c      	bne.n	800182a <HAL_RCC_OscConfig+0x4aa>
 8001810:	4b10      	ldr	r3, [pc, #64]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001814:	4a0f      	ldr	r2, [pc, #60]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001816:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800181a:	6353      	str	r3, [r2, #52]	; 0x34
 800181c:	4b0d      	ldr	r3, [pc, #52]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800181e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001820:	4a0c      	ldr	r2, [pc, #48]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001826:	6353      	str	r3, [r2, #52]	; 0x34
 8001828:	e00b      	b.n	8001842 <HAL_RCC_OscConfig+0x4c2>
 800182a:	4b0a      	ldr	r3, [pc, #40]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800182c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800182e:	4a09      	ldr	r2, [pc, #36]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001830:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001834:	6353      	str	r3, [r2, #52]	; 0x34
 8001836:	4b07      	ldr	r3, [pc, #28]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 8001838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800183a:	4a06      	ldr	r2, [pc, #24]	; (8001854 <HAL_RCC_OscConfig+0x4d4>)
 800183c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001840:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d024      	beq.n	8001894 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800184a:	f7ff f9ad 	bl	8000ba8 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001850:	e019      	b.n	8001886 <HAL_RCC_OscConfig+0x506>
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800
 8001858:	08003000 	.word	0x08003000
 800185c:	20000000 	.word	0x20000000
 8001860:	20000004 	.word	0x20000004
 8001864:	42470020 	.word	0x42470020
 8001868:	42470680 	.word	0x42470680
 800186c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001870:	f7ff f99a 	bl	8000ba8 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	; 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e0a3      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001886:	4b54      	ldr	r3, [pc, #336]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 8001888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800188a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0ee      	beq.n	8001870 <HAL_RCC_OscConfig+0x4f0>
 8001892:	e014      	b.n	80018be <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff f988 	bl	8000ba8 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800189a:	e00a      	b.n	80018b2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800189c:	f7ff f984 	bl	8000ba8 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e08d      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80018b2:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 80018b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1ee      	bne.n	800189c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018be:	7ffb      	ldrb	r3, [r7, #31]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d105      	bne.n	80018d0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c4:	4b44      	ldr	r3, [pc, #272]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	4a43      	ldr	r2, [pc, #268]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 80018ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018ce:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d079      	beq.n	80019cc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	2b0c      	cmp	r3, #12
 80018dc:	d056      	beq.n	800198c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d13b      	bne.n	800195e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018e6:	4b3d      	ldr	r3, [pc, #244]	; (80019dc <HAL_RCC_OscConfig+0x65c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ec:	f7ff f95c 	bl	8000ba8 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f4:	f7ff f958 	bl	8000ba8 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e063      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001906:	4b34      	ldr	r3, [pc, #208]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d1f0      	bne.n	80018f4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001912:	4b31      	ldr	r3, [pc, #196]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001922:	4319      	orrs	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001928:	430b      	orrs	r3, r1
 800192a:	492b      	ldr	r1, [pc, #172]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 800192c:	4313      	orrs	r3, r2
 800192e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001930:	4b2a      	ldr	r3, [pc, #168]	; (80019dc <HAL_RCC_OscConfig+0x65c>)
 8001932:	2201      	movs	r2, #1
 8001934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001936:	f7ff f937 	bl	8000ba8 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800193c:	e008      	b.n	8001950 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193e:	f7ff f933 	bl	8000ba8 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e03e      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001950:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0f0      	beq.n	800193e <HAL_RCC_OscConfig+0x5be>
 800195c:	e036      	b.n	80019cc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800195e:	4b1f      	ldr	r3, [pc, #124]	; (80019dc <HAL_RCC_OscConfig+0x65c>)
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001964:	f7ff f920 	bl	8000ba8 <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196c:	f7ff f91c 	bl	8000ba8 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b02      	cmp	r3, #2
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e027      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800197e:	4b16      	ldr	r3, [pc, #88]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d1f0      	bne.n	800196c <HAL_RCC_OscConfig+0x5ec>
 800198a:	e01f      	b.n	80019cc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001990:	2b01      	cmp	r3, #1
 8001992:	d101      	bne.n	8001998 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e01a      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <HAL_RCC_OscConfig+0x658>)
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d10d      	bne.n	80019c8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d106      	bne.n	80019c8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80019cc:	2300      	movs	r3, #0
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3720      	adds	r7, #32
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800
 80019dc:	42470060 	.word	0x42470060

080019e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d101      	bne.n	80019f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e11a      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f4:	4b8f      	ldr	r3, [pc, #572]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d919      	bls.n	8001a36 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d105      	bne.n	8001a14 <HAL_RCC_ClockConfig+0x34>
 8001a08:	4b8a      	ldr	r3, [pc, #552]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a89      	ldr	r2, [pc, #548]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001a0e:	f043 0304 	orr.w	r3, r3, #4
 8001a12:	6013      	str	r3, [r2, #0]
 8001a14:	4b87      	ldr	r3, [pc, #540]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f023 0201 	bic.w	r2, r3, #1
 8001a1c:	4985      	ldr	r1, [pc, #532]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a24:	4b83      	ldr	r3, [pc, #524]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0301 	and.w	r3, r3, #1
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d001      	beq.n	8001a36 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e0f9      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d008      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a42:	4b7d      	ldr	r3, [pc, #500]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	497a      	ldr	r1, [pc, #488]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f000 808e 	beq.w	8001b7e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d107      	bne.n	8001a7a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a6a:	4b73      	ldr	r3, [pc, #460]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d121      	bne.n	8001aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e0d7      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b03      	cmp	r3, #3
 8001a80:	d107      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a82:	4b6d      	ldr	r3, [pc, #436]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d115      	bne.n	8001aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e0cb      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d107      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a9a:	4b67      	ldr	r3, [pc, #412]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0302 	and.w	r3, r3, #2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d109      	bne.n	8001aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e0bf      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001aaa:	4b63      	ldr	r3, [pc, #396]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e0b7      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aba:	4b5f      	ldr	r3, [pc, #380]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f023 0203 	bic.w	r2, r3, #3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	495c      	ldr	r1, [pc, #368]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001acc:	f7ff f86c 	bl	8000ba8 <HAL_GetTick>
 8001ad0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d112      	bne.n	8001b00 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ada:	e00a      	b.n	8001af2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001adc:	f7ff f864 	bl	8000ba8 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e09b      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001af2:	4b51      	ldr	r3, [pc, #324]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	2b08      	cmp	r3, #8
 8001afc:	d1ee      	bne.n	8001adc <HAL_RCC_ClockConfig+0xfc>
 8001afe:	e03e      	b.n	8001b7e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b03      	cmp	r3, #3
 8001b06:	d112      	bne.n	8001b2e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b08:	e00a      	b.n	8001b20 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b0a:	f7ff f84d 	bl	8000ba8 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e084      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b20:	4b45      	ldr	r3, [pc, #276]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 030c 	and.w	r3, r3, #12
 8001b28:	2b0c      	cmp	r3, #12
 8001b2a:	d1ee      	bne.n	8001b0a <HAL_RCC_ClockConfig+0x12a>
 8001b2c:	e027      	b.n	8001b7e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d11d      	bne.n	8001b72 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b36:	e00a      	b.n	8001b4e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b38:	f7ff f836 	bl	8000ba8 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e06d      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b4e:	4b3a      	ldr	r3, [pc, #232]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d1ee      	bne.n	8001b38 <HAL_RCC_ClockConfig+0x158>
 8001b5a:	e010      	b.n	8001b7e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5c:	f7ff f824 	bl	8000ba8 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d901      	bls.n	8001b72 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	e05b      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001b72:	4b31      	ldr	r3, [pc, #196]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1ee      	bne.n	8001b5c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b7e:	4b2d      	ldr	r3, [pc, #180]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	683a      	ldr	r2, [r7, #0]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d219      	bcs.n	8001bc0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d105      	bne.n	8001b9e <HAL_RCC_ClockConfig+0x1be>
 8001b92:	4b28      	ldr	r3, [pc, #160]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a27      	ldr	r2, [pc, #156]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001b98:	f043 0304 	orr.w	r3, r3, #4
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b25      	ldr	r3, [pc, #148]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f023 0201 	bic.w	r2, r3, #1
 8001ba6:	4923      	ldr	r1, [pc, #140]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bae:	4b21      	ldr	r3, [pc, #132]	; (8001c34 <HAL_RCC_ClockConfig+0x254>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e034      	b.n	8001c2a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d008      	beq.n	8001bde <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	4917      	ldr	r1, [pc, #92]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0308 	and.w	r3, r3, #8
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d009      	beq.n	8001bfe <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	490f      	ldr	r1, [pc, #60]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bfe:	f000 f823 	bl	8001c48 <HAL_RCC_GetSysClockFreq>
 8001c02:	4602      	mov	r2, r0
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <HAL_RCC_ClockConfig+0x258>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	091b      	lsrs	r3, r3, #4
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	490b      	ldr	r1, [pc, #44]	; (8001c3c <HAL_RCC_ClockConfig+0x25c>)
 8001c10:	5ccb      	ldrb	r3, [r1, r3]
 8001c12:	fa22 f303 	lsr.w	r3, r2, r3
 8001c16:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <HAL_RCC_ClockConfig+0x260>)
 8001c18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c1a:	4b0a      	ldr	r3, [pc, #40]	; (8001c44 <HAL_RCC_ClockConfig+0x264>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7fe ff76 	bl	8000b10 <HAL_InitTick>
 8001c24:	4603      	mov	r3, r0
 8001c26:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c28:	7afb      	ldrb	r3, [r7, #11]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3710      	adds	r7, #16
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40023c00 	.word	0x40023c00
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	08003000 	.word	0x08003000
 8001c40:	20000000 	.word	0x20000000
 8001c44:	20000004 	.word	0x20000004

08001c48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c4c:	b08e      	sub	sp, #56	; 0x38
 8001c4e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001c50:	4b58      	ldr	r3, [pc, #352]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c58:	f003 030c 	and.w	r3, r3, #12
 8001c5c:	2b0c      	cmp	r3, #12
 8001c5e:	d00d      	beq.n	8001c7c <HAL_RCC_GetSysClockFreq+0x34>
 8001c60:	2b0c      	cmp	r3, #12
 8001c62:	f200 8092 	bhi.w	8001d8a <HAL_RCC_GetSysClockFreq+0x142>
 8001c66:	2b04      	cmp	r3, #4
 8001c68:	d002      	beq.n	8001c70 <HAL_RCC_GetSysClockFreq+0x28>
 8001c6a:	2b08      	cmp	r3, #8
 8001c6c:	d003      	beq.n	8001c76 <HAL_RCC_GetSysClockFreq+0x2e>
 8001c6e:	e08c      	b.n	8001d8a <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c70:	4b51      	ldr	r3, [pc, #324]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x170>)
 8001c72:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c74:	e097      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001c76:	4b51      	ldr	r3, [pc, #324]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x174>)
 8001c78:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c7a:	e094      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7e:	0c9b      	lsrs	r3, r3, #18
 8001c80:	f003 020f 	and.w	r2, r3, #15
 8001c84:	4b4e      	ldr	r3, [pc, #312]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x178>)
 8001c86:	5c9b      	ldrb	r3, [r3, r2]
 8001c88:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c8c:	0d9b      	lsrs	r3, r3, #22
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	3301      	adds	r3, #1
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c96:	4b47      	ldr	r3, [pc, #284]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d021      	beq.n	8001ce6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	61bb      	str	r3, [r7, #24]
 8001ca8:	61fa      	str	r2, [r7, #28]
 8001caa:	4b44      	ldr	r3, [pc, #272]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x174>)
 8001cac:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001cb0:	464a      	mov	r2, r9
 8001cb2:	fb03 f202 	mul.w	r2, r3, r2
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	4644      	mov	r4, r8
 8001cba:	fb04 f303 	mul.w	r3, r4, r3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	4a3e      	ldr	r2, [pc, #248]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x174>)
 8001cc2:	4644      	mov	r4, r8
 8001cc4:	fba4 0102 	umull	r0, r1, r4, r2
 8001cc8:	440b      	add	r3, r1
 8001cca:	4619      	mov	r1, r3
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cce:	2200      	movs	r2, #0
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	617a      	str	r2, [r7, #20]
 8001cd4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cd8:	f7fe fa50 	bl	800017c <__aeabi_uldivmod>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	637b      	str	r3, [r7, #52]	; 0x34
 8001ce4:	e04e      	b.n	8001d84 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce8:	2200      	movs	r2, #0
 8001cea:	469a      	mov	sl, r3
 8001cec:	4693      	mov	fp, r2
 8001cee:	4652      	mov	r2, sl
 8001cf0:	465b      	mov	r3, fp
 8001cf2:	f04f 0000 	mov.w	r0, #0
 8001cf6:	f04f 0100 	mov.w	r1, #0
 8001cfa:	0159      	lsls	r1, r3, #5
 8001cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d00:	0150      	lsls	r0, r2, #5
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	ebb2 080a 	subs.w	r8, r2, sl
 8001d0a:	eb63 090b 	sbc.w	r9, r3, fp
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	f04f 0300 	mov.w	r3, #0
 8001d16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d22:	ebb2 0408 	subs.w	r4, r2, r8
 8001d26:	eb63 0509 	sbc.w	r5, r3, r9
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	00eb      	lsls	r3, r5, #3
 8001d34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d38:	00e2      	lsls	r2, r4, #3
 8001d3a:	4614      	mov	r4, r2
 8001d3c:	461d      	mov	r5, r3
 8001d3e:	eb14 030a 	adds.w	r3, r4, sl
 8001d42:	603b      	str	r3, [r7, #0]
 8001d44:	eb45 030b 	adc.w	r3, r5, fp
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d56:	4629      	mov	r1, r5
 8001d58:	028b      	lsls	r3, r1, #10
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	4629      	mov	r1, r5
 8001d5e:	4604      	mov	r4, r0
 8001d60:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001d64:	4601      	mov	r1, r0
 8001d66:	028a      	lsls	r2, r1, #10
 8001d68:	4610      	mov	r0, r2
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	60fa      	str	r2, [r7, #12]
 8001d74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d78:	f7fe fa00 	bl	800017c <__aeabi_uldivmod>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4613      	mov	r3, r2
 8001d82:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 8001d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001d88:	e00d      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	0b5b      	lsrs	r3, r3, #13
 8001d90:	f003 0307 	and.w	r3, r3, #7
 8001d94:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001d96:	6a3b      	ldr	r3, [r7, #32]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3738      	adds	r7, #56	; 0x38
 8001dac:	46bd      	mov	sp, r7
 8001dae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001db2:	bf00      	nop
 8001db4:	40023800 	.word	0x40023800
 8001db8:	00f42400 	.word	0x00f42400
 8001dbc:	016e3600 	.word	0x016e3600
 8001dc0:	08002ff4 	.word	0x08002ff4

08001dc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc8:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	20000000 	.word	0x20000000

08001dd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ddc:	f7ff fff2 	bl	8001dc4 <HAL_RCC_GetHCLKFreq>
 8001de0:	4602      	mov	r2, r0
 8001de2:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001de4:	689b      	ldr	r3, [r3, #8]
 8001de6:	0a1b      	lsrs	r3, r3, #8
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	4903      	ldr	r1, [pc, #12]	; (8001dfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dee:	5ccb      	ldrb	r3, [r1, r3]
 8001df0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	08003010 	.word	0x08003010

08001e00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e04:	f7ff ffde 	bl	8001dc4 <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b05      	ldr	r3, [pc, #20]	; (8001e20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	0adb      	lsrs	r3, r3, #11
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4903      	ldr	r1, [pc, #12]	; (8001e24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40023800 	.word	0x40023800
 8001e24:	08003010 	.word	0x08003010

08001e28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e30:	2300      	movs	r3, #0
 8001e32:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001e34:	4b29      	ldr	r3, [pc, #164]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d12c      	bne.n	8001e9a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e40:	4b26      	ldr	r3, [pc, #152]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d005      	beq.n	8001e58 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001e4c:	4b24      	ldr	r3, [pc, #144]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	e016      	b.n	8001e86 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	4b20      	ldr	r3, [pc, #128]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e5c:	4a1f      	ldr	r2, [pc, #124]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e62:	6253      	str	r3, [r2, #36]	; 0x24
 8001e64:	4b1d      	ldr	r3, [pc, #116]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001e78:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e7a:	4b18      	ldr	r3, [pc, #96]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7e:	4a17      	ldr	r2, [pc, #92]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e84:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001e8c:	d105      	bne.n	8001e9a <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001e94:	d101      	bne.n	8001e9a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001e96:	2301      	movs	r3, #1
 8001e98:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d105      	bne.n	8001eac <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001ea0:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a0f      	ldr	r2, [pc, #60]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ea6:	f043 0304 	orr.w	r3, r3, #4
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	4b0d      	ldr	r3, [pc, #52]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f023 0201 	bic.w	r2, r3, #1
 8001eb4:	490b      	ldr	r1, [pc, #44]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ebc:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d001      	beq.n	8001ece <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e000      	b.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001ece:	2300      	movs	r3, #0
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	371c      	adds	r7, #28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40007000 	.word	0x40007000
 8001ee4:	40023c00 	.word	0x40023c00

08001ee8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e042      	b.n	8001f80 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d106      	bne.n	8001f14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7fe fc9c 	bl	800084c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2224      	movs	r2, #36	; 0x24
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f82b 	bl	8001f88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	691a      	ldr	r2, [r3, #16]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	695a      	ldr	r2, [r3, #20]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68da      	ldr	r2, [r3, #12]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2220      	movs	r2, #32
 8001f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	689a      	ldr	r2, [r3, #8]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	695b      	ldr	r3, [r3, #20]
 8001fb4:	431a      	orrs	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001fc8:	f023 030c 	bic.w	r3, r3, #12
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	68b9      	ldr	r1, [r7, #8]
 8001fd2:	430b      	orrs	r3, r1
 8001fd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	699a      	ldr	r2, [r3, #24]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a55      	ldr	r2, [pc, #340]	; (8002148 <UART_SetConfig+0x1c0>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d103      	bne.n	8001ffe <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001ff6:	f7ff ff03 	bl	8001e00 <HAL_RCC_GetPCLK2Freq>
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	e002      	b.n	8002004 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001ffe:	f7ff feeb 	bl	8001dd8 <HAL_RCC_GetPCLK1Freq>
 8002002:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69db      	ldr	r3, [r3, #28]
 8002008:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800200c:	d14c      	bne.n	80020a8 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	009a      	lsls	r2, r3, #2
 8002018:	441a      	add	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	4a49      	ldr	r2, [pc, #292]	; (800214c <UART_SetConfig+0x1c4>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	0119      	lsls	r1, r3, #4
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	009a      	lsls	r2, r3, #2
 8002038:	441a      	add	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	fbb2 f2f3 	udiv	r2, r2, r3
 8002044:	4b41      	ldr	r3, [pc, #260]	; (800214c <UART_SetConfig+0x1c4>)
 8002046:	fba3 0302 	umull	r0, r3, r3, r2
 800204a:	095b      	lsrs	r3, r3, #5
 800204c:	2064      	movs	r0, #100	; 0x64
 800204e:	fb00 f303 	mul.w	r3, r0, r3
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	00db      	lsls	r3, r3, #3
 8002056:	3332      	adds	r3, #50	; 0x32
 8002058:	4a3c      	ldr	r2, [pc, #240]	; (800214c <UART_SetConfig+0x1c4>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	095b      	lsrs	r3, r3, #5
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002066:	4419      	add	r1, r3
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	4613      	mov	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	009a      	lsls	r2, r3, #2
 8002072:	441a      	add	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	fbb2 f2f3 	udiv	r2, r2, r3
 800207e:	4b33      	ldr	r3, [pc, #204]	; (800214c <UART_SetConfig+0x1c4>)
 8002080:	fba3 0302 	umull	r0, r3, r3, r2
 8002084:	095b      	lsrs	r3, r3, #5
 8002086:	2064      	movs	r0, #100	; 0x64
 8002088:	fb00 f303 	mul.w	r3, r0, r3
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	3332      	adds	r3, #50	; 0x32
 8002092:	4a2e      	ldr	r2, [pc, #184]	; (800214c <UART_SetConfig+0x1c4>)
 8002094:	fba2 2303 	umull	r2, r3, r2, r3
 8002098:	095b      	lsrs	r3, r3, #5
 800209a:	f003 0207 	and.w	r2, r3, #7
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	440a      	add	r2, r1
 80020a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80020a6:	e04a      	b.n	800213e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	009a      	lsls	r2, r3, #2
 80020b2:	441a      	add	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80020be:	4a23      	ldr	r2, [pc, #140]	; (800214c <UART_SetConfig+0x1c4>)
 80020c0:	fba2 2303 	umull	r2, r3, r2, r3
 80020c4:	095b      	lsrs	r3, r3, #5
 80020c6:	0119      	lsls	r1, r3, #4
 80020c8:	68fa      	ldr	r2, [r7, #12]
 80020ca:	4613      	mov	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	009a      	lsls	r2, r3, #2
 80020d2:	441a      	add	r2, r3
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	fbb2 f2f3 	udiv	r2, r2, r3
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <UART_SetConfig+0x1c4>)
 80020e0:	fba3 0302 	umull	r0, r3, r3, r2
 80020e4:	095b      	lsrs	r3, r3, #5
 80020e6:	2064      	movs	r0, #100	; 0x64
 80020e8:	fb00 f303 	mul.w	r3, r0, r3
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	011b      	lsls	r3, r3, #4
 80020f0:	3332      	adds	r3, #50	; 0x32
 80020f2:	4a16      	ldr	r2, [pc, #88]	; (800214c <UART_SetConfig+0x1c4>)
 80020f4:	fba2 2303 	umull	r2, r3, r2, r3
 80020f8:	095b      	lsrs	r3, r3, #5
 80020fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020fe:	4419      	add	r1, r3
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	009a      	lsls	r2, r3, #2
 800210a:	441a      	add	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	fbb2 f2f3 	udiv	r2, r2, r3
 8002116:	4b0d      	ldr	r3, [pc, #52]	; (800214c <UART_SetConfig+0x1c4>)
 8002118:	fba3 0302 	umull	r0, r3, r3, r2
 800211c:	095b      	lsrs	r3, r3, #5
 800211e:	2064      	movs	r0, #100	; 0x64
 8002120:	fb00 f303 	mul.w	r3, r0, r3
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	011b      	lsls	r3, r3, #4
 8002128:	3332      	adds	r3, #50	; 0x32
 800212a:	4a08      	ldr	r2, [pc, #32]	; (800214c <UART_SetConfig+0x1c4>)
 800212c:	fba2 2303 	umull	r2, r3, r2, r3
 8002130:	095b      	lsrs	r3, r3, #5
 8002132:	f003 020f 	and.w	r2, r3, #15
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	440a      	add	r2, r1
 800213c:	609a      	str	r2, [r3, #8]
}
 800213e:	bf00      	nop
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40013800 	.word	0x40013800
 800214c:	51eb851f 	.word	0x51eb851f

08002150 <std>:
 8002150:	2300      	movs	r3, #0
 8002152:	b510      	push	{r4, lr}
 8002154:	4604      	mov	r4, r0
 8002156:	e9c0 3300 	strd	r3, r3, [r0]
 800215a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800215e:	6083      	str	r3, [r0, #8]
 8002160:	8181      	strh	r1, [r0, #12]
 8002162:	6643      	str	r3, [r0, #100]	; 0x64
 8002164:	81c2      	strh	r2, [r0, #14]
 8002166:	6183      	str	r3, [r0, #24]
 8002168:	4619      	mov	r1, r3
 800216a:	2208      	movs	r2, #8
 800216c:	305c      	adds	r0, #92	; 0x5c
 800216e:	f000 f906 	bl	800237e <memset>
 8002172:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <std+0x58>)
 8002174:	6224      	str	r4, [r4, #32]
 8002176:	6263      	str	r3, [r4, #36]	; 0x24
 8002178:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <std+0x5c>)
 800217a:	62a3      	str	r3, [r4, #40]	; 0x28
 800217c:	4b0c      	ldr	r3, [pc, #48]	; (80021b0 <std+0x60>)
 800217e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002180:	4b0c      	ldr	r3, [pc, #48]	; (80021b4 <std+0x64>)
 8002182:	6323      	str	r3, [r4, #48]	; 0x30
 8002184:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <std+0x68>)
 8002186:	429c      	cmp	r4, r3
 8002188:	d006      	beq.n	8002198 <std+0x48>
 800218a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800218e:	4294      	cmp	r4, r2
 8002190:	d002      	beq.n	8002198 <std+0x48>
 8002192:	33d0      	adds	r3, #208	; 0xd0
 8002194:	429c      	cmp	r4, r3
 8002196:	d105      	bne.n	80021a4 <std+0x54>
 8002198:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800219c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021a0:	f000 b966 	b.w	8002470 <__retarget_lock_init_recursive>
 80021a4:	bd10      	pop	{r4, pc}
 80021a6:	bf00      	nop
 80021a8:	080022f9 	.word	0x080022f9
 80021ac:	0800231b 	.word	0x0800231b
 80021b0:	08002353 	.word	0x08002353
 80021b4:	08002377 	.word	0x08002377
 80021b8:	20000170 	.word	0x20000170

080021bc <stdio_exit_handler>:
 80021bc:	4a02      	ldr	r2, [pc, #8]	; (80021c8 <stdio_exit_handler+0xc>)
 80021be:	4903      	ldr	r1, [pc, #12]	; (80021cc <stdio_exit_handler+0x10>)
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <stdio_exit_handler+0x14>)
 80021c2:	f000 b869 	b.w	8002298 <_fwalk_sglue>
 80021c6:	bf00      	nop
 80021c8:	2000000c 	.word	0x2000000c
 80021cc:	08002d11 	.word	0x08002d11
 80021d0:	20000018 	.word	0x20000018

080021d4 <cleanup_stdio>:
 80021d4:	6841      	ldr	r1, [r0, #4]
 80021d6:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <cleanup_stdio+0x34>)
 80021d8:	b510      	push	{r4, lr}
 80021da:	4299      	cmp	r1, r3
 80021dc:	4604      	mov	r4, r0
 80021de:	d001      	beq.n	80021e4 <cleanup_stdio+0x10>
 80021e0:	f000 fd96 	bl	8002d10 <_fflush_r>
 80021e4:	68a1      	ldr	r1, [r4, #8]
 80021e6:	4b09      	ldr	r3, [pc, #36]	; (800220c <cleanup_stdio+0x38>)
 80021e8:	4299      	cmp	r1, r3
 80021ea:	d002      	beq.n	80021f2 <cleanup_stdio+0x1e>
 80021ec:	4620      	mov	r0, r4
 80021ee:	f000 fd8f 	bl	8002d10 <_fflush_r>
 80021f2:	68e1      	ldr	r1, [r4, #12]
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <cleanup_stdio+0x3c>)
 80021f6:	4299      	cmp	r1, r3
 80021f8:	d004      	beq.n	8002204 <cleanup_stdio+0x30>
 80021fa:	4620      	mov	r0, r4
 80021fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002200:	f000 bd86 	b.w	8002d10 <_fflush_r>
 8002204:	bd10      	pop	{r4, pc}
 8002206:	bf00      	nop
 8002208:	20000170 	.word	0x20000170
 800220c:	200001d8 	.word	0x200001d8
 8002210:	20000240 	.word	0x20000240

08002214 <global_stdio_init.part.0>:
 8002214:	b510      	push	{r4, lr}
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <global_stdio_init.part.0+0x30>)
 8002218:	4c0b      	ldr	r4, [pc, #44]	; (8002248 <global_stdio_init.part.0+0x34>)
 800221a:	4a0c      	ldr	r2, [pc, #48]	; (800224c <global_stdio_init.part.0+0x38>)
 800221c:	4620      	mov	r0, r4
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	2104      	movs	r1, #4
 8002222:	2200      	movs	r2, #0
 8002224:	f7ff ff94 	bl	8002150 <std>
 8002228:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800222c:	2201      	movs	r2, #1
 800222e:	2109      	movs	r1, #9
 8002230:	f7ff ff8e 	bl	8002150 <std>
 8002234:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002238:	2202      	movs	r2, #2
 800223a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800223e:	2112      	movs	r1, #18
 8002240:	f7ff bf86 	b.w	8002150 <std>
 8002244:	200002a8 	.word	0x200002a8
 8002248:	20000170 	.word	0x20000170
 800224c:	080021bd 	.word	0x080021bd

08002250 <__sfp_lock_acquire>:
 8002250:	4801      	ldr	r0, [pc, #4]	; (8002258 <__sfp_lock_acquire+0x8>)
 8002252:	f000 b90e 	b.w	8002472 <__retarget_lock_acquire_recursive>
 8002256:	bf00      	nop
 8002258:	200002b1 	.word	0x200002b1

0800225c <__sfp_lock_release>:
 800225c:	4801      	ldr	r0, [pc, #4]	; (8002264 <__sfp_lock_release+0x8>)
 800225e:	f000 b909 	b.w	8002474 <__retarget_lock_release_recursive>
 8002262:	bf00      	nop
 8002264:	200002b1 	.word	0x200002b1

08002268 <__sinit>:
 8002268:	b510      	push	{r4, lr}
 800226a:	4604      	mov	r4, r0
 800226c:	f7ff fff0 	bl	8002250 <__sfp_lock_acquire>
 8002270:	6a23      	ldr	r3, [r4, #32]
 8002272:	b11b      	cbz	r3, 800227c <__sinit+0x14>
 8002274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002278:	f7ff bff0 	b.w	800225c <__sfp_lock_release>
 800227c:	4b04      	ldr	r3, [pc, #16]	; (8002290 <__sinit+0x28>)
 800227e:	6223      	str	r3, [r4, #32]
 8002280:	4b04      	ldr	r3, [pc, #16]	; (8002294 <__sinit+0x2c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1f5      	bne.n	8002274 <__sinit+0xc>
 8002288:	f7ff ffc4 	bl	8002214 <global_stdio_init.part.0>
 800228c:	e7f2      	b.n	8002274 <__sinit+0xc>
 800228e:	bf00      	nop
 8002290:	080021d5 	.word	0x080021d5
 8002294:	200002a8 	.word	0x200002a8

08002298 <_fwalk_sglue>:
 8002298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800229c:	4607      	mov	r7, r0
 800229e:	4688      	mov	r8, r1
 80022a0:	4614      	mov	r4, r2
 80022a2:	2600      	movs	r6, #0
 80022a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80022a8:	f1b9 0901 	subs.w	r9, r9, #1
 80022ac:	d505      	bpl.n	80022ba <_fwalk_sglue+0x22>
 80022ae:	6824      	ldr	r4, [r4, #0]
 80022b0:	2c00      	cmp	r4, #0
 80022b2:	d1f7      	bne.n	80022a4 <_fwalk_sglue+0xc>
 80022b4:	4630      	mov	r0, r6
 80022b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80022ba:	89ab      	ldrh	r3, [r5, #12]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d907      	bls.n	80022d0 <_fwalk_sglue+0x38>
 80022c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80022c4:	3301      	adds	r3, #1
 80022c6:	d003      	beq.n	80022d0 <_fwalk_sglue+0x38>
 80022c8:	4629      	mov	r1, r5
 80022ca:	4638      	mov	r0, r7
 80022cc:	47c0      	blx	r8
 80022ce:	4306      	orrs	r6, r0
 80022d0:	3568      	adds	r5, #104	; 0x68
 80022d2:	e7e9      	b.n	80022a8 <_fwalk_sglue+0x10>

080022d4 <iprintf>:
 80022d4:	b40f      	push	{r0, r1, r2, r3}
 80022d6:	b507      	push	{r0, r1, r2, lr}
 80022d8:	4906      	ldr	r1, [pc, #24]	; (80022f4 <iprintf+0x20>)
 80022da:	ab04      	add	r3, sp, #16
 80022dc:	6808      	ldr	r0, [r1, #0]
 80022de:	f853 2b04 	ldr.w	r2, [r3], #4
 80022e2:	6881      	ldr	r1, [r0, #8]
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	f000 f9e3 	bl	80026b0 <_vfiprintf_r>
 80022ea:	b003      	add	sp, #12
 80022ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80022f0:	b004      	add	sp, #16
 80022f2:	4770      	bx	lr
 80022f4:	20000064 	.word	0x20000064

080022f8 <__sread>:
 80022f8:	b510      	push	{r4, lr}
 80022fa:	460c      	mov	r4, r1
 80022fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002300:	f000 f868 	bl	80023d4 <_read_r>
 8002304:	2800      	cmp	r0, #0
 8002306:	bfab      	itete	ge
 8002308:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800230a:	89a3      	ldrhlt	r3, [r4, #12]
 800230c:	181b      	addge	r3, r3, r0
 800230e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002312:	bfac      	ite	ge
 8002314:	6563      	strge	r3, [r4, #84]	; 0x54
 8002316:	81a3      	strhlt	r3, [r4, #12]
 8002318:	bd10      	pop	{r4, pc}

0800231a <__swrite>:
 800231a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800231e:	461f      	mov	r7, r3
 8002320:	898b      	ldrh	r3, [r1, #12]
 8002322:	4605      	mov	r5, r0
 8002324:	05db      	lsls	r3, r3, #23
 8002326:	460c      	mov	r4, r1
 8002328:	4616      	mov	r6, r2
 800232a:	d505      	bpl.n	8002338 <__swrite+0x1e>
 800232c:	2302      	movs	r3, #2
 800232e:	2200      	movs	r2, #0
 8002330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002334:	f000 f83c 	bl	80023b0 <_lseek_r>
 8002338:	89a3      	ldrh	r3, [r4, #12]
 800233a:	4632      	mov	r2, r6
 800233c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002340:	81a3      	strh	r3, [r4, #12]
 8002342:	4628      	mov	r0, r5
 8002344:	463b      	mov	r3, r7
 8002346:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800234a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800234e:	f000 b853 	b.w	80023f8 <_write_r>

08002352 <__sseek>:
 8002352:	b510      	push	{r4, lr}
 8002354:	460c      	mov	r4, r1
 8002356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800235a:	f000 f829 	bl	80023b0 <_lseek_r>
 800235e:	1c43      	adds	r3, r0, #1
 8002360:	89a3      	ldrh	r3, [r4, #12]
 8002362:	bf15      	itete	ne
 8002364:	6560      	strne	r0, [r4, #84]	; 0x54
 8002366:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800236a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800236e:	81a3      	strheq	r3, [r4, #12]
 8002370:	bf18      	it	ne
 8002372:	81a3      	strhne	r3, [r4, #12]
 8002374:	bd10      	pop	{r4, pc}

08002376 <__sclose>:
 8002376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800237a:	f000 b809 	b.w	8002390 <_close_r>

0800237e <memset>:
 800237e:	4603      	mov	r3, r0
 8002380:	4402      	add	r2, r0
 8002382:	4293      	cmp	r3, r2
 8002384:	d100      	bne.n	8002388 <memset+0xa>
 8002386:	4770      	bx	lr
 8002388:	f803 1b01 	strb.w	r1, [r3], #1
 800238c:	e7f9      	b.n	8002382 <memset+0x4>
	...

08002390 <_close_r>:
 8002390:	b538      	push	{r3, r4, r5, lr}
 8002392:	2300      	movs	r3, #0
 8002394:	4d05      	ldr	r5, [pc, #20]	; (80023ac <_close_r+0x1c>)
 8002396:	4604      	mov	r4, r0
 8002398:	4608      	mov	r0, r1
 800239a:	602b      	str	r3, [r5, #0]
 800239c:	f7fe fb0e 	bl	80009bc <_close>
 80023a0:	1c43      	adds	r3, r0, #1
 80023a2:	d102      	bne.n	80023aa <_close_r+0x1a>
 80023a4:	682b      	ldr	r3, [r5, #0]
 80023a6:	b103      	cbz	r3, 80023aa <_close_r+0x1a>
 80023a8:	6023      	str	r3, [r4, #0]
 80023aa:	bd38      	pop	{r3, r4, r5, pc}
 80023ac:	200002ac 	.word	0x200002ac

080023b0 <_lseek_r>:
 80023b0:	b538      	push	{r3, r4, r5, lr}
 80023b2:	4604      	mov	r4, r0
 80023b4:	4608      	mov	r0, r1
 80023b6:	4611      	mov	r1, r2
 80023b8:	2200      	movs	r2, #0
 80023ba:	4d05      	ldr	r5, [pc, #20]	; (80023d0 <_lseek_r+0x20>)
 80023bc:	602a      	str	r2, [r5, #0]
 80023be:	461a      	mov	r2, r3
 80023c0:	f7fe fb20 	bl	8000a04 <_lseek>
 80023c4:	1c43      	adds	r3, r0, #1
 80023c6:	d102      	bne.n	80023ce <_lseek_r+0x1e>
 80023c8:	682b      	ldr	r3, [r5, #0]
 80023ca:	b103      	cbz	r3, 80023ce <_lseek_r+0x1e>
 80023cc:	6023      	str	r3, [r4, #0]
 80023ce:	bd38      	pop	{r3, r4, r5, pc}
 80023d0:	200002ac 	.word	0x200002ac

080023d4 <_read_r>:
 80023d4:	b538      	push	{r3, r4, r5, lr}
 80023d6:	4604      	mov	r4, r0
 80023d8:	4608      	mov	r0, r1
 80023da:	4611      	mov	r1, r2
 80023dc:	2200      	movs	r2, #0
 80023de:	4d05      	ldr	r5, [pc, #20]	; (80023f4 <_read_r+0x20>)
 80023e0:	602a      	str	r2, [r5, #0]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f7fe facd 	bl	8000982 <_read>
 80023e8:	1c43      	adds	r3, r0, #1
 80023ea:	d102      	bne.n	80023f2 <_read_r+0x1e>
 80023ec:	682b      	ldr	r3, [r5, #0]
 80023ee:	b103      	cbz	r3, 80023f2 <_read_r+0x1e>
 80023f0:	6023      	str	r3, [r4, #0]
 80023f2:	bd38      	pop	{r3, r4, r5, pc}
 80023f4:	200002ac 	.word	0x200002ac

080023f8 <_write_r>:
 80023f8:	b538      	push	{r3, r4, r5, lr}
 80023fa:	4604      	mov	r4, r0
 80023fc:	4608      	mov	r0, r1
 80023fe:	4611      	mov	r1, r2
 8002400:	2200      	movs	r2, #0
 8002402:	4d05      	ldr	r5, [pc, #20]	; (8002418 <_write_r+0x20>)
 8002404:	602a      	str	r2, [r5, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	f7fe f85e 	bl	80004c8 <_write>
 800240c:	1c43      	adds	r3, r0, #1
 800240e:	d102      	bne.n	8002416 <_write_r+0x1e>
 8002410:	682b      	ldr	r3, [r5, #0]
 8002412:	b103      	cbz	r3, 8002416 <_write_r+0x1e>
 8002414:	6023      	str	r3, [r4, #0]
 8002416:	bd38      	pop	{r3, r4, r5, pc}
 8002418:	200002ac 	.word	0x200002ac

0800241c <__errno>:
 800241c:	4b01      	ldr	r3, [pc, #4]	; (8002424 <__errno+0x8>)
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	20000064 	.word	0x20000064

08002428 <__libc_init_array>:
 8002428:	b570      	push	{r4, r5, r6, lr}
 800242a:	2600      	movs	r6, #0
 800242c:	4d0c      	ldr	r5, [pc, #48]	; (8002460 <__libc_init_array+0x38>)
 800242e:	4c0d      	ldr	r4, [pc, #52]	; (8002464 <__libc_init_array+0x3c>)
 8002430:	1b64      	subs	r4, r4, r5
 8002432:	10a4      	asrs	r4, r4, #2
 8002434:	42a6      	cmp	r6, r4
 8002436:	d109      	bne.n	800244c <__libc_init_array+0x24>
 8002438:	f000 fdca 	bl	8002fd0 <_init>
 800243c:	2600      	movs	r6, #0
 800243e:	4d0a      	ldr	r5, [pc, #40]	; (8002468 <__libc_init_array+0x40>)
 8002440:	4c0a      	ldr	r4, [pc, #40]	; (800246c <__libc_init_array+0x44>)
 8002442:	1b64      	subs	r4, r4, r5
 8002444:	10a4      	asrs	r4, r4, #2
 8002446:	42a6      	cmp	r6, r4
 8002448:	d105      	bne.n	8002456 <__libc_init_array+0x2e>
 800244a:	bd70      	pop	{r4, r5, r6, pc}
 800244c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002450:	4798      	blx	r3
 8002452:	3601      	adds	r6, #1
 8002454:	e7ee      	b.n	8002434 <__libc_init_array+0xc>
 8002456:	f855 3b04 	ldr.w	r3, [r5], #4
 800245a:	4798      	blx	r3
 800245c:	3601      	adds	r6, #1
 800245e:	e7f2      	b.n	8002446 <__libc_init_array+0x1e>
 8002460:	08003054 	.word	0x08003054
 8002464:	08003054 	.word	0x08003054
 8002468:	08003054 	.word	0x08003054
 800246c:	08003058 	.word	0x08003058

08002470 <__retarget_lock_init_recursive>:
 8002470:	4770      	bx	lr

08002472 <__retarget_lock_acquire_recursive>:
 8002472:	4770      	bx	lr

08002474 <__retarget_lock_release_recursive>:
 8002474:	4770      	bx	lr
	...

08002478 <_free_r>:
 8002478:	b538      	push	{r3, r4, r5, lr}
 800247a:	4605      	mov	r5, r0
 800247c:	2900      	cmp	r1, #0
 800247e:	d040      	beq.n	8002502 <_free_r+0x8a>
 8002480:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002484:	1f0c      	subs	r4, r1, #4
 8002486:	2b00      	cmp	r3, #0
 8002488:	bfb8      	it	lt
 800248a:	18e4      	addlt	r4, r4, r3
 800248c:	f000 f8dc 	bl	8002648 <__malloc_lock>
 8002490:	4a1c      	ldr	r2, [pc, #112]	; (8002504 <_free_r+0x8c>)
 8002492:	6813      	ldr	r3, [r2, #0]
 8002494:	b933      	cbnz	r3, 80024a4 <_free_r+0x2c>
 8002496:	6063      	str	r3, [r4, #4]
 8002498:	6014      	str	r4, [r2, #0]
 800249a:	4628      	mov	r0, r5
 800249c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024a0:	f000 b8d8 	b.w	8002654 <__malloc_unlock>
 80024a4:	42a3      	cmp	r3, r4
 80024a6:	d908      	bls.n	80024ba <_free_r+0x42>
 80024a8:	6820      	ldr	r0, [r4, #0]
 80024aa:	1821      	adds	r1, r4, r0
 80024ac:	428b      	cmp	r3, r1
 80024ae:	bf01      	itttt	eq
 80024b0:	6819      	ldreq	r1, [r3, #0]
 80024b2:	685b      	ldreq	r3, [r3, #4]
 80024b4:	1809      	addeq	r1, r1, r0
 80024b6:	6021      	streq	r1, [r4, #0]
 80024b8:	e7ed      	b.n	8002496 <_free_r+0x1e>
 80024ba:	461a      	mov	r2, r3
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	b10b      	cbz	r3, 80024c4 <_free_r+0x4c>
 80024c0:	42a3      	cmp	r3, r4
 80024c2:	d9fa      	bls.n	80024ba <_free_r+0x42>
 80024c4:	6811      	ldr	r1, [r2, #0]
 80024c6:	1850      	adds	r0, r2, r1
 80024c8:	42a0      	cmp	r0, r4
 80024ca:	d10b      	bne.n	80024e4 <_free_r+0x6c>
 80024cc:	6820      	ldr	r0, [r4, #0]
 80024ce:	4401      	add	r1, r0
 80024d0:	1850      	adds	r0, r2, r1
 80024d2:	4283      	cmp	r3, r0
 80024d4:	6011      	str	r1, [r2, #0]
 80024d6:	d1e0      	bne.n	800249a <_free_r+0x22>
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	4408      	add	r0, r1
 80024de:	6010      	str	r0, [r2, #0]
 80024e0:	6053      	str	r3, [r2, #4]
 80024e2:	e7da      	b.n	800249a <_free_r+0x22>
 80024e4:	d902      	bls.n	80024ec <_free_r+0x74>
 80024e6:	230c      	movs	r3, #12
 80024e8:	602b      	str	r3, [r5, #0]
 80024ea:	e7d6      	b.n	800249a <_free_r+0x22>
 80024ec:	6820      	ldr	r0, [r4, #0]
 80024ee:	1821      	adds	r1, r4, r0
 80024f0:	428b      	cmp	r3, r1
 80024f2:	bf01      	itttt	eq
 80024f4:	6819      	ldreq	r1, [r3, #0]
 80024f6:	685b      	ldreq	r3, [r3, #4]
 80024f8:	1809      	addeq	r1, r1, r0
 80024fa:	6021      	streq	r1, [r4, #0]
 80024fc:	6063      	str	r3, [r4, #4]
 80024fe:	6054      	str	r4, [r2, #4]
 8002500:	e7cb      	b.n	800249a <_free_r+0x22>
 8002502:	bd38      	pop	{r3, r4, r5, pc}
 8002504:	200002b4 	.word	0x200002b4

08002508 <sbrk_aligned>:
 8002508:	b570      	push	{r4, r5, r6, lr}
 800250a:	4e0e      	ldr	r6, [pc, #56]	; (8002544 <sbrk_aligned+0x3c>)
 800250c:	460c      	mov	r4, r1
 800250e:	6831      	ldr	r1, [r6, #0]
 8002510:	4605      	mov	r5, r0
 8002512:	b911      	cbnz	r1, 800251a <sbrk_aligned+0x12>
 8002514:	f000 fcba 	bl	8002e8c <_sbrk_r>
 8002518:	6030      	str	r0, [r6, #0]
 800251a:	4621      	mov	r1, r4
 800251c:	4628      	mov	r0, r5
 800251e:	f000 fcb5 	bl	8002e8c <_sbrk_r>
 8002522:	1c43      	adds	r3, r0, #1
 8002524:	d00a      	beq.n	800253c <sbrk_aligned+0x34>
 8002526:	1cc4      	adds	r4, r0, #3
 8002528:	f024 0403 	bic.w	r4, r4, #3
 800252c:	42a0      	cmp	r0, r4
 800252e:	d007      	beq.n	8002540 <sbrk_aligned+0x38>
 8002530:	1a21      	subs	r1, r4, r0
 8002532:	4628      	mov	r0, r5
 8002534:	f000 fcaa 	bl	8002e8c <_sbrk_r>
 8002538:	3001      	adds	r0, #1
 800253a:	d101      	bne.n	8002540 <sbrk_aligned+0x38>
 800253c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002540:	4620      	mov	r0, r4
 8002542:	bd70      	pop	{r4, r5, r6, pc}
 8002544:	200002b8 	.word	0x200002b8

08002548 <_malloc_r>:
 8002548:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800254c:	1ccd      	adds	r5, r1, #3
 800254e:	f025 0503 	bic.w	r5, r5, #3
 8002552:	3508      	adds	r5, #8
 8002554:	2d0c      	cmp	r5, #12
 8002556:	bf38      	it	cc
 8002558:	250c      	movcc	r5, #12
 800255a:	2d00      	cmp	r5, #0
 800255c:	4607      	mov	r7, r0
 800255e:	db01      	blt.n	8002564 <_malloc_r+0x1c>
 8002560:	42a9      	cmp	r1, r5
 8002562:	d905      	bls.n	8002570 <_malloc_r+0x28>
 8002564:	230c      	movs	r3, #12
 8002566:	2600      	movs	r6, #0
 8002568:	603b      	str	r3, [r7, #0]
 800256a:	4630      	mov	r0, r6
 800256c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002570:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002644 <_malloc_r+0xfc>
 8002574:	f000 f868 	bl	8002648 <__malloc_lock>
 8002578:	f8d8 3000 	ldr.w	r3, [r8]
 800257c:	461c      	mov	r4, r3
 800257e:	bb5c      	cbnz	r4, 80025d8 <_malloc_r+0x90>
 8002580:	4629      	mov	r1, r5
 8002582:	4638      	mov	r0, r7
 8002584:	f7ff ffc0 	bl	8002508 <sbrk_aligned>
 8002588:	1c43      	adds	r3, r0, #1
 800258a:	4604      	mov	r4, r0
 800258c:	d155      	bne.n	800263a <_malloc_r+0xf2>
 800258e:	f8d8 4000 	ldr.w	r4, [r8]
 8002592:	4626      	mov	r6, r4
 8002594:	2e00      	cmp	r6, #0
 8002596:	d145      	bne.n	8002624 <_malloc_r+0xdc>
 8002598:	2c00      	cmp	r4, #0
 800259a:	d048      	beq.n	800262e <_malloc_r+0xe6>
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	4631      	mov	r1, r6
 80025a0:	4638      	mov	r0, r7
 80025a2:	eb04 0903 	add.w	r9, r4, r3
 80025a6:	f000 fc71 	bl	8002e8c <_sbrk_r>
 80025aa:	4581      	cmp	r9, r0
 80025ac:	d13f      	bne.n	800262e <_malloc_r+0xe6>
 80025ae:	6821      	ldr	r1, [r4, #0]
 80025b0:	4638      	mov	r0, r7
 80025b2:	1a6d      	subs	r5, r5, r1
 80025b4:	4629      	mov	r1, r5
 80025b6:	f7ff ffa7 	bl	8002508 <sbrk_aligned>
 80025ba:	3001      	adds	r0, #1
 80025bc:	d037      	beq.n	800262e <_malloc_r+0xe6>
 80025be:	6823      	ldr	r3, [r4, #0]
 80025c0:	442b      	add	r3, r5
 80025c2:	6023      	str	r3, [r4, #0]
 80025c4:	f8d8 3000 	ldr.w	r3, [r8]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d038      	beq.n	800263e <_malloc_r+0xf6>
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	42a2      	cmp	r2, r4
 80025d0:	d12b      	bne.n	800262a <_malloc_r+0xe2>
 80025d2:	2200      	movs	r2, #0
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	e00f      	b.n	80025f8 <_malloc_r+0xb0>
 80025d8:	6822      	ldr	r2, [r4, #0]
 80025da:	1b52      	subs	r2, r2, r5
 80025dc:	d41f      	bmi.n	800261e <_malloc_r+0xd6>
 80025de:	2a0b      	cmp	r2, #11
 80025e0:	d917      	bls.n	8002612 <_malloc_r+0xca>
 80025e2:	1961      	adds	r1, r4, r5
 80025e4:	42a3      	cmp	r3, r4
 80025e6:	6025      	str	r5, [r4, #0]
 80025e8:	bf18      	it	ne
 80025ea:	6059      	strne	r1, [r3, #4]
 80025ec:	6863      	ldr	r3, [r4, #4]
 80025ee:	bf08      	it	eq
 80025f0:	f8c8 1000 	streq.w	r1, [r8]
 80025f4:	5162      	str	r2, [r4, r5]
 80025f6:	604b      	str	r3, [r1, #4]
 80025f8:	4638      	mov	r0, r7
 80025fa:	f104 060b 	add.w	r6, r4, #11
 80025fe:	f000 f829 	bl	8002654 <__malloc_unlock>
 8002602:	f026 0607 	bic.w	r6, r6, #7
 8002606:	1d23      	adds	r3, r4, #4
 8002608:	1af2      	subs	r2, r6, r3
 800260a:	d0ae      	beq.n	800256a <_malloc_r+0x22>
 800260c:	1b9b      	subs	r3, r3, r6
 800260e:	50a3      	str	r3, [r4, r2]
 8002610:	e7ab      	b.n	800256a <_malloc_r+0x22>
 8002612:	42a3      	cmp	r3, r4
 8002614:	6862      	ldr	r2, [r4, #4]
 8002616:	d1dd      	bne.n	80025d4 <_malloc_r+0x8c>
 8002618:	f8c8 2000 	str.w	r2, [r8]
 800261c:	e7ec      	b.n	80025f8 <_malloc_r+0xb0>
 800261e:	4623      	mov	r3, r4
 8002620:	6864      	ldr	r4, [r4, #4]
 8002622:	e7ac      	b.n	800257e <_malloc_r+0x36>
 8002624:	4634      	mov	r4, r6
 8002626:	6876      	ldr	r6, [r6, #4]
 8002628:	e7b4      	b.n	8002594 <_malloc_r+0x4c>
 800262a:	4613      	mov	r3, r2
 800262c:	e7cc      	b.n	80025c8 <_malloc_r+0x80>
 800262e:	230c      	movs	r3, #12
 8002630:	4638      	mov	r0, r7
 8002632:	603b      	str	r3, [r7, #0]
 8002634:	f000 f80e 	bl	8002654 <__malloc_unlock>
 8002638:	e797      	b.n	800256a <_malloc_r+0x22>
 800263a:	6025      	str	r5, [r4, #0]
 800263c:	e7dc      	b.n	80025f8 <_malloc_r+0xb0>
 800263e:	605b      	str	r3, [r3, #4]
 8002640:	deff      	udf	#255	; 0xff
 8002642:	bf00      	nop
 8002644:	200002b4 	.word	0x200002b4

08002648 <__malloc_lock>:
 8002648:	4801      	ldr	r0, [pc, #4]	; (8002650 <__malloc_lock+0x8>)
 800264a:	f7ff bf12 	b.w	8002472 <__retarget_lock_acquire_recursive>
 800264e:	bf00      	nop
 8002650:	200002b0 	.word	0x200002b0

08002654 <__malloc_unlock>:
 8002654:	4801      	ldr	r0, [pc, #4]	; (800265c <__malloc_unlock+0x8>)
 8002656:	f7ff bf0d 	b.w	8002474 <__retarget_lock_release_recursive>
 800265a:	bf00      	nop
 800265c:	200002b0 	.word	0x200002b0

08002660 <__sfputc_r>:
 8002660:	6893      	ldr	r3, [r2, #8]
 8002662:	b410      	push	{r4}
 8002664:	3b01      	subs	r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	6093      	str	r3, [r2, #8]
 800266a:	da07      	bge.n	800267c <__sfputc_r+0x1c>
 800266c:	6994      	ldr	r4, [r2, #24]
 800266e:	42a3      	cmp	r3, r4
 8002670:	db01      	blt.n	8002676 <__sfputc_r+0x16>
 8002672:	290a      	cmp	r1, #10
 8002674:	d102      	bne.n	800267c <__sfputc_r+0x1c>
 8002676:	bc10      	pop	{r4}
 8002678:	f000 bb72 	b.w	8002d60 <__swbuf_r>
 800267c:	6813      	ldr	r3, [r2, #0]
 800267e:	1c58      	adds	r0, r3, #1
 8002680:	6010      	str	r0, [r2, #0]
 8002682:	7019      	strb	r1, [r3, #0]
 8002684:	4608      	mov	r0, r1
 8002686:	bc10      	pop	{r4}
 8002688:	4770      	bx	lr

0800268a <__sfputs_r>:
 800268a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800268c:	4606      	mov	r6, r0
 800268e:	460f      	mov	r7, r1
 8002690:	4614      	mov	r4, r2
 8002692:	18d5      	adds	r5, r2, r3
 8002694:	42ac      	cmp	r4, r5
 8002696:	d101      	bne.n	800269c <__sfputs_r+0x12>
 8002698:	2000      	movs	r0, #0
 800269a:	e007      	b.n	80026ac <__sfputs_r+0x22>
 800269c:	463a      	mov	r2, r7
 800269e:	4630      	mov	r0, r6
 80026a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026a4:	f7ff ffdc 	bl	8002660 <__sfputc_r>
 80026a8:	1c43      	adds	r3, r0, #1
 80026aa:	d1f3      	bne.n	8002694 <__sfputs_r+0xa>
 80026ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080026b0 <_vfiprintf_r>:
 80026b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026b4:	460d      	mov	r5, r1
 80026b6:	4614      	mov	r4, r2
 80026b8:	4698      	mov	r8, r3
 80026ba:	4606      	mov	r6, r0
 80026bc:	b09d      	sub	sp, #116	; 0x74
 80026be:	b118      	cbz	r0, 80026c8 <_vfiprintf_r+0x18>
 80026c0:	6a03      	ldr	r3, [r0, #32]
 80026c2:	b90b      	cbnz	r3, 80026c8 <_vfiprintf_r+0x18>
 80026c4:	f7ff fdd0 	bl	8002268 <__sinit>
 80026c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80026ca:	07d9      	lsls	r1, r3, #31
 80026cc:	d405      	bmi.n	80026da <_vfiprintf_r+0x2a>
 80026ce:	89ab      	ldrh	r3, [r5, #12]
 80026d0:	059a      	lsls	r2, r3, #22
 80026d2:	d402      	bmi.n	80026da <_vfiprintf_r+0x2a>
 80026d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80026d6:	f7ff fecc 	bl	8002472 <__retarget_lock_acquire_recursive>
 80026da:	89ab      	ldrh	r3, [r5, #12]
 80026dc:	071b      	lsls	r3, r3, #28
 80026de:	d501      	bpl.n	80026e4 <_vfiprintf_r+0x34>
 80026e0:	692b      	ldr	r3, [r5, #16]
 80026e2:	b99b      	cbnz	r3, 800270c <_vfiprintf_r+0x5c>
 80026e4:	4629      	mov	r1, r5
 80026e6:	4630      	mov	r0, r6
 80026e8:	f000 fb78 	bl	8002ddc <__swsetup_r>
 80026ec:	b170      	cbz	r0, 800270c <_vfiprintf_r+0x5c>
 80026ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80026f0:	07dc      	lsls	r4, r3, #31
 80026f2:	d504      	bpl.n	80026fe <_vfiprintf_r+0x4e>
 80026f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026f8:	b01d      	add	sp, #116	; 0x74
 80026fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026fe:	89ab      	ldrh	r3, [r5, #12]
 8002700:	0598      	lsls	r0, r3, #22
 8002702:	d4f7      	bmi.n	80026f4 <_vfiprintf_r+0x44>
 8002704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002706:	f7ff feb5 	bl	8002474 <__retarget_lock_release_recursive>
 800270a:	e7f3      	b.n	80026f4 <_vfiprintf_r+0x44>
 800270c:	2300      	movs	r3, #0
 800270e:	9309      	str	r3, [sp, #36]	; 0x24
 8002710:	2320      	movs	r3, #32
 8002712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002716:	2330      	movs	r3, #48	; 0x30
 8002718:	f04f 0901 	mov.w	r9, #1
 800271c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002720:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80028d0 <_vfiprintf_r+0x220>
 8002724:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002728:	4623      	mov	r3, r4
 800272a:	469a      	mov	sl, r3
 800272c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002730:	b10a      	cbz	r2, 8002736 <_vfiprintf_r+0x86>
 8002732:	2a25      	cmp	r2, #37	; 0x25
 8002734:	d1f9      	bne.n	800272a <_vfiprintf_r+0x7a>
 8002736:	ebba 0b04 	subs.w	fp, sl, r4
 800273a:	d00b      	beq.n	8002754 <_vfiprintf_r+0xa4>
 800273c:	465b      	mov	r3, fp
 800273e:	4622      	mov	r2, r4
 8002740:	4629      	mov	r1, r5
 8002742:	4630      	mov	r0, r6
 8002744:	f7ff ffa1 	bl	800268a <__sfputs_r>
 8002748:	3001      	adds	r0, #1
 800274a:	f000 80a9 	beq.w	80028a0 <_vfiprintf_r+0x1f0>
 800274e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002750:	445a      	add	r2, fp
 8002752:	9209      	str	r2, [sp, #36]	; 0x24
 8002754:	f89a 3000 	ldrb.w	r3, [sl]
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 80a1 	beq.w	80028a0 <_vfiprintf_r+0x1f0>
 800275e:	2300      	movs	r3, #0
 8002760:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002768:	f10a 0a01 	add.w	sl, sl, #1
 800276c:	9304      	str	r3, [sp, #16]
 800276e:	9307      	str	r3, [sp, #28]
 8002770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002774:	931a      	str	r3, [sp, #104]	; 0x68
 8002776:	4654      	mov	r4, sl
 8002778:	2205      	movs	r2, #5
 800277a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800277e:	4854      	ldr	r0, [pc, #336]	; (80028d0 <_vfiprintf_r+0x220>)
 8002780:	f000 fb94 	bl	8002eac <memchr>
 8002784:	9a04      	ldr	r2, [sp, #16]
 8002786:	b9d8      	cbnz	r0, 80027c0 <_vfiprintf_r+0x110>
 8002788:	06d1      	lsls	r1, r2, #27
 800278a:	bf44      	itt	mi
 800278c:	2320      	movmi	r3, #32
 800278e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002792:	0713      	lsls	r3, r2, #28
 8002794:	bf44      	itt	mi
 8002796:	232b      	movmi	r3, #43	; 0x2b
 8002798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800279c:	f89a 3000 	ldrb.w	r3, [sl]
 80027a0:	2b2a      	cmp	r3, #42	; 0x2a
 80027a2:	d015      	beq.n	80027d0 <_vfiprintf_r+0x120>
 80027a4:	4654      	mov	r4, sl
 80027a6:	2000      	movs	r0, #0
 80027a8:	f04f 0c0a 	mov.w	ip, #10
 80027ac:	9a07      	ldr	r2, [sp, #28]
 80027ae:	4621      	mov	r1, r4
 80027b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80027b4:	3b30      	subs	r3, #48	; 0x30
 80027b6:	2b09      	cmp	r3, #9
 80027b8:	d94d      	bls.n	8002856 <_vfiprintf_r+0x1a6>
 80027ba:	b1b0      	cbz	r0, 80027ea <_vfiprintf_r+0x13a>
 80027bc:	9207      	str	r2, [sp, #28]
 80027be:	e014      	b.n	80027ea <_vfiprintf_r+0x13a>
 80027c0:	eba0 0308 	sub.w	r3, r0, r8
 80027c4:	fa09 f303 	lsl.w	r3, r9, r3
 80027c8:	4313      	orrs	r3, r2
 80027ca:	46a2      	mov	sl, r4
 80027cc:	9304      	str	r3, [sp, #16]
 80027ce:	e7d2      	b.n	8002776 <_vfiprintf_r+0xc6>
 80027d0:	9b03      	ldr	r3, [sp, #12]
 80027d2:	1d19      	adds	r1, r3, #4
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	9103      	str	r1, [sp, #12]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	bfbb      	ittet	lt
 80027dc:	425b      	neglt	r3, r3
 80027de:	f042 0202 	orrlt.w	r2, r2, #2
 80027e2:	9307      	strge	r3, [sp, #28]
 80027e4:	9307      	strlt	r3, [sp, #28]
 80027e6:	bfb8      	it	lt
 80027e8:	9204      	strlt	r2, [sp, #16]
 80027ea:	7823      	ldrb	r3, [r4, #0]
 80027ec:	2b2e      	cmp	r3, #46	; 0x2e
 80027ee:	d10c      	bne.n	800280a <_vfiprintf_r+0x15a>
 80027f0:	7863      	ldrb	r3, [r4, #1]
 80027f2:	2b2a      	cmp	r3, #42	; 0x2a
 80027f4:	d134      	bne.n	8002860 <_vfiprintf_r+0x1b0>
 80027f6:	9b03      	ldr	r3, [sp, #12]
 80027f8:	3402      	adds	r4, #2
 80027fa:	1d1a      	adds	r2, r3, #4
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	9203      	str	r2, [sp, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	bfb8      	it	lt
 8002804:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002808:	9305      	str	r3, [sp, #20]
 800280a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80028d4 <_vfiprintf_r+0x224>
 800280e:	2203      	movs	r2, #3
 8002810:	4650      	mov	r0, sl
 8002812:	7821      	ldrb	r1, [r4, #0]
 8002814:	f000 fb4a 	bl	8002eac <memchr>
 8002818:	b138      	cbz	r0, 800282a <_vfiprintf_r+0x17a>
 800281a:	2240      	movs	r2, #64	; 0x40
 800281c:	9b04      	ldr	r3, [sp, #16]
 800281e:	eba0 000a 	sub.w	r0, r0, sl
 8002822:	4082      	lsls	r2, r0
 8002824:	4313      	orrs	r3, r2
 8002826:	3401      	adds	r4, #1
 8002828:	9304      	str	r3, [sp, #16]
 800282a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800282e:	2206      	movs	r2, #6
 8002830:	4829      	ldr	r0, [pc, #164]	; (80028d8 <_vfiprintf_r+0x228>)
 8002832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002836:	f000 fb39 	bl	8002eac <memchr>
 800283a:	2800      	cmp	r0, #0
 800283c:	d03f      	beq.n	80028be <_vfiprintf_r+0x20e>
 800283e:	4b27      	ldr	r3, [pc, #156]	; (80028dc <_vfiprintf_r+0x22c>)
 8002840:	bb1b      	cbnz	r3, 800288a <_vfiprintf_r+0x1da>
 8002842:	9b03      	ldr	r3, [sp, #12]
 8002844:	3307      	adds	r3, #7
 8002846:	f023 0307 	bic.w	r3, r3, #7
 800284a:	3308      	adds	r3, #8
 800284c:	9303      	str	r3, [sp, #12]
 800284e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002850:	443b      	add	r3, r7
 8002852:	9309      	str	r3, [sp, #36]	; 0x24
 8002854:	e768      	b.n	8002728 <_vfiprintf_r+0x78>
 8002856:	460c      	mov	r4, r1
 8002858:	2001      	movs	r0, #1
 800285a:	fb0c 3202 	mla	r2, ip, r2, r3
 800285e:	e7a6      	b.n	80027ae <_vfiprintf_r+0xfe>
 8002860:	2300      	movs	r3, #0
 8002862:	f04f 0c0a 	mov.w	ip, #10
 8002866:	4619      	mov	r1, r3
 8002868:	3401      	adds	r4, #1
 800286a:	9305      	str	r3, [sp, #20]
 800286c:	4620      	mov	r0, r4
 800286e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002872:	3a30      	subs	r2, #48	; 0x30
 8002874:	2a09      	cmp	r2, #9
 8002876:	d903      	bls.n	8002880 <_vfiprintf_r+0x1d0>
 8002878:	2b00      	cmp	r3, #0
 800287a:	d0c6      	beq.n	800280a <_vfiprintf_r+0x15a>
 800287c:	9105      	str	r1, [sp, #20]
 800287e:	e7c4      	b.n	800280a <_vfiprintf_r+0x15a>
 8002880:	4604      	mov	r4, r0
 8002882:	2301      	movs	r3, #1
 8002884:	fb0c 2101 	mla	r1, ip, r1, r2
 8002888:	e7f0      	b.n	800286c <_vfiprintf_r+0x1bc>
 800288a:	ab03      	add	r3, sp, #12
 800288c:	9300      	str	r3, [sp, #0]
 800288e:	462a      	mov	r2, r5
 8002890:	4630      	mov	r0, r6
 8002892:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <_vfiprintf_r+0x230>)
 8002894:	a904      	add	r1, sp, #16
 8002896:	f3af 8000 	nop.w
 800289a:	4607      	mov	r7, r0
 800289c:	1c78      	adds	r0, r7, #1
 800289e:	d1d6      	bne.n	800284e <_vfiprintf_r+0x19e>
 80028a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80028a2:	07d9      	lsls	r1, r3, #31
 80028a4:	d405      	bmi.n	80028b2 <_vfiprintf_r+0x202>
 80028a6:	89ab      	ldrh	r3, [r5, #12]
 80028a8:	059a      	lsls	r2, r3, #22
 80028aa:	d402      	bmi.n	80028b2 <_vfiprintf_r+0x202>
 80028ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80028ae:	f7ff fde1 	bl	8002474 <__retarget_lock_release_recursive>
 80028b2:	89ab      	ldrh	r3, [r5, #12]
 80028b4:	065b      	lsls	r3, r3, #25
 80028b6:	f53f af1d 	bmi.w	80026f4 <_vfiprintf_r+0x44>
 80028ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80028bc:	e71c      	b.n	80026f8 <_vfiprintf_r+0x48>
 80028be:	ab03      	add	r3, sp, #12
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	462a      	mov	r2, r5
 80028c4:	4630      	mov	r0, r6
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <_vfiprintf_r+0x230>)
 80028c8:	a904      	add	r1, sp, #16
 80028ca:	f000 f87d 	bl	80029c8 <_printf_i>
 80028ce:	e7e4      	b.n	800289a <_vfiprintf_r+0x1ea>
 80028d0:	08003018 	.word	0x08003018
 80028d4:	0800301e 	.word	0x0800301e
 80028d8:	08003022 	.word	0x08003022
 80028dc:	00000000 	.word	0x00000000
 80028e0:	0800268b 	.word	0x0800268b

080028e4 <_printf_common>:
 80028e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028e8:	4616      	mov	r6, r2
 80028ea:	4699      	mov	r9, r3
 80028ec:	688a      	ldr	r2, [r1, #8]
 80028ee:	690b      	ldr	r3, [r1, #16]
 80028f0:	4607      	mov	r7, r0
 80028f2:	4293      	cmp	r3, r2
 80028f4:	bfb8      	it	lt
 80028f6:	4613      	movlt	r3, r2
 80028f8:	6033      	str	r3, [r6, #0]
 80028fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80028fe:	460c      	mov	r4, r1
 8002900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002904:	b10a      	cbz	r2, 800290a <_printf_common+0x26>
 8002906:	3301      	adds	r3, #1
 8002908:	6033      	str	r3, [r6, #0]
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	0699      	lsls	r1, r3, #26
 800290e:	bf42      	ittt	mi
 8002910:	6833      	ldrmi	r3, [r6, #0]
 8002912:	3302      	addmi	r3, #2
 8002914:	6033      	strmi	r3, [r6, #0]
 8002916:	6825      	ldr	r5, [r4, #0]
 8002918:	f015 0506 	ands.w	r5, r5, #6
 800291c:	d106      	bne.n	800292c <_printf_common+0x48>
 800291e:	f104 0a19 	add.w	sl, r4, #25
 8002922:	68e3      	ldr	r3, [r4, #12]
 8002924:	6832      	ldr	r2, [r6, #0]
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	42ab      	cmp	r3, r5
 800292a:	dc2b      	bgt.n	8002984 <_printf_common+0xa0>
 800292c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002930:	1e13      	subs	r3, r2, #0
 8002932:	6822      	ldr	r2, [r4, #0]
 8002934:	bf18      	it	ne
 8002936:	2301      	movne	r3, #1
 8002938:	0692      	lsls	r2, r2, #26
 800293a:	d430      	bmi.n	800299e <_printf_common+0xba>
 800293c:	4649      	mov	r1, r9
 800293e:	4638      	mov	r0, r7
 8002940:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002944:	47c0      	blx	r8
 8002946:	3001      	adds	r0, #1
 8002948:	d023      	beq.n	8002992 <_printf_common+0xae>
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	6922      	ldr	r2, [r4, #16]
 800294e:	f003 0306 	and.w	r3, r3, #6
 8002952:	2b04      	cmp	r3, #4
 8002954:	bf14      	ite	ne
 8002956:	2500      	movne	r5, #0
 8002958:	6833      	ldreq	r3, [r6, #0]
 800295a:	f04f 0600 	mov.w	r6, #0
 800295e:	bf08      	it	eq
 8002960:	68e5      	ldreq	r5, [r4, #12]
 8002962:	f104 041a 	add.w	r4, r4, #26
 8002966:	bf08      	it	eq
 8002968:	1aed      	subeq	r5, r5, r3
 800296a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800296e:	bf08      	it	eq
 8002970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002974:	4293      	cmp	r3, r2
 8002976:	bfc4      	itt	gt
 8002978:	1a9b      	subgt	r3, r3, r2
 800297a:	18ed      	addgt	r5, r5, r3
 800297c:	42b5      	cmp	r5, r6
 800297e:	d11a      	bne.n	80029b6 <_printf_common+0xd2>
 8002980:	2000      	movs	r0, #0
 8002982:	e008      	b.n	8002996 <_printf_common+0xb2>
 8002984:	2301      	movs	r3, #1
 8002986:	4652      	mov	r2, sl
 8002988:	4649      	mov	r1, r9
 800298a:	4638      	mov	r0, r7
 800298c:	47c0      	blx	r8
 800298e:	3001      	adds	r0, #1
 8002990:	d103      	bne.n	800299a <_printf_common+0xb6>
 8002992:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800299a:	3501      	adds	r5, #1
 800299c:	e7c1      	b.n	8002922 <_printf_common+0x3e>
 800299e:	2030      	movs	r0, #48	; 0x30
 80029a0:	18e1      	adds	r1, r4, r3
 80029a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80029ac:	4422      	add	r2, r4
 80029ae:	3302      	adds	r3, #2
 80029b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80029b4:	e7c2      	b.n	800293c <_printf_common+0x58>
 80029b6:	2301      	movs	r3, #1
 80029b8:	4622      	mov	r2, r4
 80029ba:	4649      	mov	r1, r9
 80029bc:	4638      	mov	r0, r7
 80029be:	47c0      	blx	r8
 80029c0:	3001      	adds	r0, #1
 80029c2:	d0e6      	beq.n	8002992 <_printf_common+0xae>
 80029c4:	3601      	adds	r6, #1
 80029c6:	e7d9      	b.n	800297c <_printf_common+0x98>

080029c8 <_printf_i>:
 80029c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80029cc:	7e0f      	ldrb	r7, [r1, #24]
 80029ce:	4691      	mov	r9, r2
 80029d0:	2f78      	cmp	r7, #120	; 0x78
 80029d2:	4680      	mov	r8, r0
 80029d4:	460c      	mov	r4, r1
 80029d6:	469a      	mov	sl, r3
 80029d8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80029da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80029de:	d807      	bhi.n	80029f0 <_printf_i+0x28>
 80029e0:	2f62      	cmp	r7, #98	; 0x62
 80029e2:	d80a      	bhi.n	80029fa <_printf_i+0x32>
 80029e4:	2f00      	cmp	r7, #0
 80029e6:	f000 80d5 	beq.w	8002b94 <_printf_i+0x1cc>
 80029ea:	2f58      	cmp	r7, #88	; 0x58
 80029ec:	f000 80c1 	beq.w	8002b72 <_printf_i+0x1aa>
 80029f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80029f8:	e03a      	b.n	8002a70 <_printf_i+0xa8>
 80029fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80029fe:	2b15      	cmp	r3, #21
 8002a00:	d8f6      	bhi.n	80029f0 <_printf_i+0x28>
 8002a02:	a101      	add	r1, pc, #4	; (adr r1, 8002a08 <_printf_i+0x40>)
 8002a04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a08:	08002a61 	.word	0x08002a61
 8002a0c:	08002a75 	.word	0x08002a75
 8002a10:	080029f1 	.word	0x080029f1
 8002a14:	080029f1 	.word	0x080029f1
 8002a18:	080029f1 	.word	0x080029f1
 8002a1c:	080029f1 	.word	0x080029f1
 8002a20:	08002a75 	.word	0x08002a75
 8002a24:	080029f1 	.word	0x080029f1
 8002a28:	080029f1 	.word	0x080029f1
 8002a2c:	080029f1 	.word	0x080029f1
 8002a30:	080029f1 	.word	0x080029f1
 8002a34:	08002b7b 	.word	0x08002b7b
 8002a38:	08002aa1 	.word	0x08002aa1
 8002a3c:	08002b35 	.word	0x08002b35
 8002a40:	080029f1 	.word	0x080029f1
 8002a44:	080029f1 	.word	0x080029f1
 8002a48:	08002b9d 	.word	0x08002b9d
 8002a4c:	080029f1 	.word	0x080029f1
 8002a50:	08002aa1 	.word	0x08002aa1
 8002a54:	080029f1 	.word	0x080029f1
 8002a58:	080029f1 	.word	0x080029f1
 8002a5c:	08002b3d 	.word	0x08002b3d
 8002a60:	682b      	ldr	r3, [r5, #0]
 8002a62:	1d1a      	adds	r2, r3, #4
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	602a      	str	r2, [r5, #0]
 8002a68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002a70:	2301      	movs	r3, #1
 8002a72:	e0a0      	b.n	8002bb6 <_printf_i+0x1ee>
 8002a74:	6820      	ldr	r0, [r4, #0]
 8002a76:	682b      	ldr	r3, [r5, #0]
 8002a78:	0607      	lsls	r7, r0, #24
 8002a7a:	f103 0104 	add.w	r1, r3, #4
 8002a7e:	6029      	str	r1, [r5, #0]
 8002a80:	d501      	bpl.n	8002a86 <_printf_i+0xbe>
 8002a82:	681e      	ldr	r6, [r3, #0]
 8002a84:	e003      	b.n	8002a8e <_printf_i+0xc6>
 8002a86:	0646      	lsls	r6, r0, #25
 8002a88:	d5fb      	bpl.n	8002a82 <_printf_i+0xba>
 8002a8a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002a8e:	2e00      	cmp	r6, #0
 8002a90:	da03      	bge.n	8002a9a <_printf_i+0xd2>
 8002a92:	232d      	movs	r3, #45	; 0x2d
 8002a94:	4276      	negs	r6, r6
 8002a96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a9a:	230a      	movs	r3, #10
 8002a9c:	4859      	ldr	r0, [pc, #356]	; (8002c04 <_printf_i+0x23c>)
 8002a9e:	e012      	b.n	8002ac6 <_printf_i+0xfe>
 8002aa0:	682b      	ldr	r3, [r5, #0]
 8002aa2:	6820      	ldr	r0, [r4, #0]
 8002aa4:	1d19      	adds	r1, r3, #4
 8002aa6:	6029      	str	r1, [r5, #0]
 8002aa8:	0605      	lsls	r5, r0, #24
 8002aaa:	d501      	bpl.n	8002ab0 <_printf_i+0xe8>
 8002aac:	681e      	ldr	r6, [r3, #0]
 8002aae:	e002      	b.n	8002ab6 <_printf_i+0xee>
 8002ab0:	0641      	lsls	r1, r0, #25
 8002ab2:	d5fb      	bpl.n	8002aac <_printf_i+0xe4>
 8002ab4:	881e      	ldrh	r6, [r3, #0]
 8002ab6:	2f6f      	cmp	r7, #111	; 0x6f
 8002ab8:	bf0c      	ite	eq
 8002aba:	2308      	moveq	r3, #8
 8002abc:	230a      	movne	r3, #10
 8002abe:	4851      	ldr	r0, [pc, #324]	; (8002c04 <_printf_i+0x23c>)
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002ac6:	6865      	ldr	r5, [r4, #4]
 8002ac8:	2d00      	cmp	r5, #0
 8002aca:	bfa8      	it	ge
 8002acc:	6821      	ldrge	r1, [r4, #0]
 8002ace:	60a5      	str	r5, [r4, #8]
 8002ad0:	bfa4      	itt	ge
 8002ad2:	f021 0104 	bicge.w	r1, r1, #4
 8002ad6:	6021      	strge	r1, [r4, #0]
 8002ad8:	b90e      	cbnz	r6, 8002ade <_printf_i+0x116>
 8002ada:	2d00      	cmp	r5, #0
 8002adc:	d04b      	beq.n	8002b76 <_printf_i+0x1ae>
 8002ade:	4615      	mov	r5, r2
 8002ae0:	fbb6 f1f3 	udiv	r1, r6, r3
 8002ae4:	fb03 6711 	mls	r7, r3, r1, r6
 8002ae8:	5dc7      	ldrb	r7, [r0, r7]
 8002aea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002aee:	4637      	mov	r7, r6
 8002af0:	42bb      	cmp	r3, r7
 8002af2:	460e      	mov	r6, r1
 8002af4:	d9f4      	bls.n	8002ae0 <_printf_i+0x118>
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d10b      	bne.n	8002b12 <_printf_i+0x14a>
 8002afa:	6823      	ldr	r3, [r4, #0]
 8002afc:	07de      	lsls	r6, r3, #31
 8002afe:	d508      	bpl.n	8002b12 <_printf_i+0x14a>
 8002b00:	6923      	ldr	r3, [r4, #16]
 8002b02:	6861      	ldr	r1, [r4, #4]
 8002b04:	4299      	cmp	r1, r3
 8002b06:	bfde      	ittt	le
 8002b08:	2330      	movle	r3, #48	; 0x30
 8002b0a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b0e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002b12:	1b52      	subs	r2, r2, r5
 8002b14:	6122      	str	r2, [r4, #16]
 8002b16:	464b      	mov	r3, r9
 8002b18:	4621      	mov	r1, r4
 8002b1a:	4640      	mov	r0, r8
 8002b1c:	f8cd a000 	str.w	sl, [sp]
 8002b20:	aa03      	add	r2, sp, #12
 8002b22:	f7ff fedf 	bl	80028e4 <_printf_common>
 8002b26:	3001      	adds	r0, #1
 8002b28:	d14a      	bne.n	8002bc0 <_printf_i+0x1f8>
 8002b2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002b2e:	b004      	add	sp, #16
 8002b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b34:	6823      	ldr	r3, [r4, #0]
 8002b36:	f043 0320 	orr.w	r3, r3, #32
 8002b3a:	6023      	str	r3, [r4, #0]
 8002b3c:	2778      	movs	r7, #120	; 0x78
 8002b3e:	4832      	ldr	r0, [pc, #200]	; (8002c08 <_printf_i+0x240>)
 8002b40:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	6829      	ldr	r1, [r5, #0]
 8002b48:	061f      	lsls	r7, r3, #24
 8002b4a:	f851 6b04 	ldr.w	r6, [r1], #4
 8002b4e:	d402      	bmi.n	8002b56 <_printf_i+0x18e>
 8002b50:	065f      	lsls	r7, r3, #25
 8002b52:	bf48      	it	mi
 8002b54:	b2b6      	uxthmi	r6, r6
 8002b56:	07df      	lsls	r7, r3, #31
 8002b58:	bf48      	it	mi
 8002b5a:	f043 0320 	orrmi.w	r3, r3, #32
 8002b5e:	6029      	str	r1, [r5, #0]
 8002b60:	bf48      	it	mi
 8002b62:	6023      	strmi	r3, [r4, #0]
 8002b64:	b91e      	cbnz	r6, 8002b6e <_printf_i+0x1a6>
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	f023 0320 	bic.w	r3, r3, #32
 8002b6c:	6023      	str	r3, [r4, #0]
 8002b6e:	2310      	movs	r3, #16
 8002b70:	e7a6      	b.n	8002ac0 <_printf_i+0xf8>
 8002b72:	4824      	ldr	r0, [pc, #144]	; (8002c04 <_printf_i+0x23c>)
 8002b74:	e7e4      	b.n	8002b40 <_printf_i+0x178>
 8002b76:	4615      	mov	r5, r2
 8002b78:	e7bd      	b.n	8002af6 <_printf_i+0x12e>
 8002b7a:	682b      	ldr	r3, [r5, #0]
 8002b7c:	6826      	ldr	r6, [r4, #0]
 8002b7e:	1d18      	adds	r0, r3, #4
 8002b80:	6961      	ldr	r1, [r4, #20]
 8002b82:	6028      	str	r0, [r5, #0]
 8002b84:	0635      	lsls	r5, r6, #24
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	d501      	bpl.n	8002b8e <_printf_i+0x1c6>
 8002b8a:	6019      	str	r1, [r3, #0]
 8002b8c:	e002      	b.n	8002b94 <_printf_i+0x1cc>
 8002b8e:	0670      	lsls	r0, r6, #25
 8002b90:	d5fb      	bpl.n	8002b8a <_printf_i+0x1c2>
 8002b92:	8019      	strh	r1, [r3, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	4615      	mov	r5, r2
 8002b98:	6123      	str	r3, [r4, #16]
 8002b9a:	e7bc      	b.n	8002b16 <_printf_i+0x14e>
 8002b9c:	682b      	ldr	r3, [r5, #0]
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	1d1a      	adds	r2, r3, #4
 8002ba2:	602a      	str	r2, [r5, #0]
 8002ba4:	681d      	ldr	r5, [r3, #0]
 8002ba6:	6862      	ldr	r2, [r4, #4]
 8002ba8:	4628      	mov	r0, r5
 8002baa:	f000 f97f 	bl	8002eac <memchr>
 8002bae:	b108      	cbz	r0, 8002bb4 <_printf_i+0x1ec>
 8002bb0:	1b40      	subs	r0, r0, r5
 8002bb2:	6060      	str	r0, [r4, #4]
 8002bb4:	6863      	ldr	r3, [r4, #4]
 8002bb6:	6123      	str	r3, [r4, #16]
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bbe:	e7aa      	b.n	8002b16 <_printf_i+0x14e>
 8002bc0:	462a      	mov	r2, r5
 8002bc2:	4649      	mov	r1, r9
 8002bc4:	4640      	mov	r0, r8
 8002bc6:	6923      	ldr	r3, [r4, #16]
 8002bc8:	47d0      	blx	sl
 8002bca:	3001      	adds	r0, #1
 8002bcc:	d0ad      	beq.n	8002b2a <_printf_i+0x162>
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	079b      	lsls	r3, r3, #30
 8002bd2:	d413      	bmi.n	8002bfc <_printf_i+0x234>
 8002bd4:	68e0      	ldr	r0, [r4, #12]
 8002bd6:	9b03      	ldr	r3, [sp, #12]
 8002bd8:	4298      	cmp	r0, r3
 8002bda:	bfb8      	it	lt
 8002bdc:	4618      	movlt	r0, r3
 8002bde:	e7a6      	b.n	8002b2e <_printf_i+0x166>
 8002be0:	2301      	movs	r3, #1
 8002be2:	4632      	mov	r2, r6
 8002be4:	4649      	mov	r1, r9
 8002be6:	4640      	mov	r0, r8
 8002be8:	47d0      	blx	sl
 8002bea:	3001      	adds	r0, #1
 8002bec:	d09d      	beq.n	8002b2a <_printf_i+0x162>
 8002bee:	3501      	adds	r5, #1
 8002bf0:	68e3      	ldr	r3, [r4, #12]
 8002bf2:	9903      	ldr	r1, [sp, #12]
 8002bf4:	1a5b      	subs	r3, r3, r1
 8002bf6:	42ab      	cmp	r3, r5
 8002bf8:	dcf2      	bgt.n	8002be0 <_printf_i+0x218>
 8002bfa:	e7eb      	b.n	8002bd4 <_printf_i+0x20c>
 8002bfc:	2500      	movs	r5, #0
 8002bfe:	f104 0619 	add.w	r6, r4, #25
 8002c02:	e7f5      	b.n	8002bf0 <_printf_i+0x228>
 8002c04:	08003029 	.word	0x08003029
 8002c08:	0800303a 	.word	0x0800303a

08002c0c <__sflush_r>:
 8002c0c:	898a      	ldrh	r2, [r1, #12]
 8002c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c10:	4605      	mov	r5, r0
 8002c12:	0710      	lsls	r0, r2, #28
 8002c14:	460c      	mov	r4, r1
 8002c16:	d457      	bmi.n	8002cc8 <__sflush_r+0xbc>
 8002c18:	684b      	ldr	r3, [r1, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	dc04      	bgt.n	8002c28 <__sflush_r+0x1c>
 8002c1e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	dc01      	bgt.n	8002c28 <__sflush_r+0x1c>
 8002c24:	2000      	movs	r0, #0
 8002c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c2a:	2e00      	cmp	r6, #0
 8002c2c:	d0fa      	beq.n	8002c24 <__sflush_r+0x18>
 8002c2e:	2300      	movs	r3, #0
 8002c30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002c34:	682f      	ldr	r7, [r5, #0]
 8002c36:	6a21      	ldr	r1, [r4, #32]
 8002c38:	602b      	str	r3, [r5, #0]
 8002c3a:	d032      	beq.n	8002ca2 <__sflush_r+0x96>
 8002c3c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002c3e:	89a3      	ldrh	r3, [r4, #12]
 8002c40:	075a      	lsls	r2, r3, #29
 8002c42:	d505      	bpl.n	8002c50 <__sflush_r+0x44>
 8002c44:	6863      	ldr	r3, [r4, #4]
 8002c46:	1ac0      	subs	r0, r0, r3
 8002c48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c4a:	b10b      	cbz	r3, 8002c50 <__sflush_r+0x44>
 8002c4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002c4e:	1ac0      	subs	r0, r0, r3
 8002c50:	2300      	movs	r3, #0
 8002c52:	4602      	mov	r2, r0
 8002c54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c56:	4628      	mov	r0, r5
 8002c58:	6a21      	ldr	r1, [r4, #32]
 8002c5a:	47b0      	blx	r6
 8002c5c:	1c43      	adds	r3, r0, #1
 8002c5e:	89a3      	ldrh	r3, [r4, #12]
 8002c60:	d106      	bne.n	8002c70 <__sflush_r+0x64>
 8002c62:	6829      	ldr	r1, [r5, #0]
 8002c64:	291d      	cmp	r1, #29
 8002c66:	d82b      	bhi.n	8002cc0 <__sflush_r+0xb4>
 8002c68:	4a28      	ldr	r2, [pc, #160]	; (8002d0c <__sflush_r+0x100>)
 8002c6a:	410a      	asrs	r2, r1
 8002c6c:	07d6      	lsls	r6, r2, #31
 8002c6e:	d427      	bmi.n	8002cc0 <__sflush_r+0xb4>
 8002c70:	2200      	movs	r2, #0
 8002c72:	6062      	str	r2, [r4, #4]
 8002c74:	6922      	ldr	r2, [r4, #16]
 8002c76:	04d9      	lsls	r1, r3, #19
 8002c78:	6022      	str	r2, [r4, #0]
 8002c7a:	d504      	bpl.n	8002c86 <__sflush_r+0x7a>
 8002c7c:	1c42      	adds	r2, r0, #1
 8002c7e:	d101      	bne.n	8002c84 <__sflush_r+0x78>
 8002c80:	682b      	ldr	r3, [r5, #0]
 8002c82:	b903      	cbnz	r3, 8002c86 <__sflush_r+0x7a>
 8002c84:	6560      	str	r0, [r4, #84]	; 0x54
 8002c86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c88:	602f      	str	r7, [r5, #0]
 8002c8a:	2900      	cmp	r1, #0
 8002c8c:	d0ca      	beq.n	8002c24 <__sflush_r+0x18>
 8002c8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c92:	4299      	cmp	r1, r3
 8002c94:	d002      	beq.n	8002c9c <__sflush_r+0x90>
 8002c96:	4628      	mov	r0, r5
 8002c98:	f7ff fbee 	bl	8002478 <_free_r>
 8002c9c:	2000      	movs	r0, #0
 8002c9e:	6360      	str	r0, [r4, #52]	; 0x34
 8002ca0:	e7c1      	b.n	8002c26 <__sflush_r+0x1a>
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	4628      	mov	r0, r5
 8002ca6:	47b0      	blx	r6
 8002ca8:	1c41      	adds	r1, r0, #1
 8002caa:	d1c8      	bne.n	8002c3e <__sflush_r+0x32>
 8002cac:	682b      	ldr	r3, [r5, #0]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d0c5      	beq.n	8002c3e <__sflush_r+0x32>
 8002cb2:	2b1d      	cmp	r3, #29
 8002cb4:	d001      	beq.n	8002cba <__sflush_r+0xae>
 8002cb6:	2b16      	cmp	r3, #22
 8002cb8:	d101      	bne.n	8002cbe <__sflush_r+0xb2>
 8002cba:	602f      	str	r7, [r5, #0]
 8002cbc:	e7b2      	b.n	8002c24 <__sflush_r+0x18>
 8002cbe:	89a3      	ldrh	r3, [r4, #12]
 8002cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cc4:	81a3      	strh	r3, [r4, #12]
 8002cc6:	e7ae      	b.n	8002c26 <__sflush_r+0x1a>
 8002cc8:	690f      	ldr	r7, [r1, #16]
 8002cca:	2f00      	cmp	r7, #0
 8002ccc:	d0aa      	beq.n	8002c24 <__sflush_r+0x18>
 8002cce:	0793      	lsls	r3, r2, #30
 8002cd0:	bf18      	it	ne
 8002cd2:	2300      	movne	r3, #0
 8002cd4:	680e      	ldr	r6, [r1, #0]
 8002cd6:	bf08      	it	eq
 8002cd8:	694b      	ldreq	r3, [r1, #20]
 8002cda:	1bf6      	subs	r6, r6, r7
 8002cdc:	600f      	str	r7, [r1, #0]
 8002cde:	608b      	str	r3, [r1, #8]
 8002ce0:	2e00      	cmp	r6, #0
 8002ce2:	dd9f      	ble.n	8002c24 <__sflush_r+0x18>
 8002ce4:	4633      	mov	r3, r6
 8002ce6:	463a      	mov	r2, r7
 8002ce8:	4628      	mov	r0, r5
 8002cea:	6a21      	ldr	r1, [r4, #32]
 8002cec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8002cf0:	47e0      	blx	ip
 8002cf2:	2800      	cmp	r0, #0
 8002cf4:	dc06      	bgt.n	8002d04 <__sflush_r+0xf8>
 8002cf6:	89a3      	ldrh	r3, [r4, #12]
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d00:	81a3      	strh	r3, [r4, #12]
 8002d02:	e790      	b.n	8002c26 <__sflush_r+0x1a>
 8002d04:	4407      	add	r7, r0
 8002d06:	1a36      	subs	r6, r6, r0
 8002d08:	e7ea      	b.n	8002ce0 <__sflush_r+0xd4>
 8002d0a:	bf00      	nop
 8002d0c:	dfbffffe 	.word	0xdfbffffe

08002d10 <_fflush_r>:
 8002d10:	b538      	push	{r3, r4, r5, lr}
 8002d12:	690b      	ldr	r3, [r1, #16]
 8002d14:	4605      	mov	r5, r0
 8002d16:	460c      	mov	r4, r1
 8002d18:	b913      	cbnz	r3, 8002d20 <_fflush_r+0x10>
 8002d1a:	2500      	movs	r5, #0
 8002d1c:	4628      	mov	r0, r5
 8002d1e:	bd38      	pop	{r3, r4, r5, pc}
 8002d20:	b118      	cbz	r0, 8002d2a <_fflush_r+0x1a>
 8002d22:	6a03      	ldr	r3, [r0, #32]
 8002d24:	b90b      	cbnz	r3, 8002d2a <_fflush_r+0x1a>
 8002d26:	f7ff fa9f 	bl	8002268 <__sinit>
 8002d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f3      	beq.n	8002d1a <_fflush_r+0xa>
 8002d32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002d34:	07d0      	lsls	r0, r2, #31
 8002d36:	d404      	bmi.n	8002d42 <_fflush_r+0x32>
 8002d38:	0599      	lsls	r1, r3, #22
 8002d3a:	d402      	bmi.n	8002d42 <_fflush_r+0x32>
 8002d3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d3e:	f7ff fb98 	bl	8002472 <__retarget_lock_acquire_recursive>
 8002d42:	4628      	mov	r0, r5
 8002d44:	4621      	mov	r1, r4
 8002d46:	f7ff ff61 	bl	8002c0c <__sflush_r>
 8002d4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002d4c:	4605      	mov	r5, r0
 8002d4e:	07da      	lsls	r2, r3, #31
 8002d50:	d4e4      	bmi.n	8002d1c <_fflush_r+0xc>
 8002d52:	89a3      	ldrh	r3, [r4, #12]
 8002d54:	059b      	lsls	r3, r3, #22
 8002d56:	d4e1      	bmi.n	8002d1c <_fflush_r+0xc>
 8002d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002d5a:	f7ff fb8b 	bl	8002474 <__retarget_lock_release_recursive>
 8002d5e:	e7dd      	b.n	8002d1c <_fflush_r+0xc>

08002d60 <__swbuf_r>:
 8002d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d62:	460e      	mov	r6, r1
 8002d64:	4614      	mov	r4, r2
 8002d66:	4605      	mov	r5, r0
 8002d68:	b118      	cbz	r0, 8002d72 <__swbuf_r+0x12>
 8002d6a:	6a03      	ldr	r3, [r0, #32]
 8002d6c:	b90b      	cbnz	r3, 8002d72 <__swbuf_r+0x12>
 8002d6e:	f7ff fa7b 	bl	8002268 <__sinit>
 8002d72:	69a3      	ldr	r3, [r4, #24]
 8002d74:	60a3      	str	r3, [r4, #8]
 8002d76:	89a3      	ldrh	r3, [r4, #12]
 8002d78:	071a      	lsls	r2, r3, #28
 8002d7a:	d525      	bpl.n	8002dc8 <__swbuf_r+0x68>
 8002d7c:	6923      	ldr	r3, [r4, #16]
 8002d7e:	b31b      	cbz	r3, 8002dc8 <__swbuf_r+0x68>
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	6922      	ldr	r2, [r4, #16]
 8002d84:	b2f6      	uxtb	r6, r6
 8002d86:	1a98      	subs	r0, r3, r2
 8002d88:	6963      	ldr	r3, [r4, #20]
 8002d8a:	4637      	mov	r7, r6
 8002d8c:	4283      	cmp	r3, r0
 8002d8e:	dc04      	bgt.n	8002d9a <__swbuf_r+0x3a>
 8002d90:	4621      	mov	r1, r4
 8002d92:	4628      	mov	r0, r5
 8002d94:	f7ff ffbc 	bl	8002d10 <_fflush_r>
 8002d98:	b9e0      	cbnz	r0, 8002dd4 <__swbuf_r+0x74>
 8002d9a:	68a3      	ldr	r3, [r4, #8]
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	60a3      	str	r3, [r4, #8]
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	6022      	str	r2, [r4, #0]
 8002da6:	701e      	strb	r6, [r3, #0]
 8002da8:	6962      	ldr	r2, [r4, #20]
 8002daa:	1c43      	adds	r3, r0, #1
 8002dac:	429a      	cmp	r2, r3
 8002dae:	d004      	beq.n	8002dba <__swbuf_r+0x5a>
 8002db0:	89a3      	ldrh	r3, [r4, #12]
 8002db2:	07db      	lsls	r3, r3, #31
 8002db4:	d506      	bpl.n	8002dc4 <__swbuf_r+0x64>
 8002db6:	2e0a      	cmp	r6, #10
 8002db8:	d104      	bne.n	8002dc4 <__swbuf_r+0x64>
 8002dba:	4621      	mov	r1, r4
 8002dbc:	4628      	mov	r0, r5
 8002dbe:	f7ff ffa7 	bl	8002d10 <_fflush_r>
 8002dc2:	b938      	cbnz	r0, 8002dd4 <__swbuf_r+0x74>
 8002dc4:	4638      	mov	r0, r7
 8002dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dc8:	4621      	mov	r1, r4
 8002dca:	4628      	mov	r0, r5
 8002dcc:	f000 f806 	bl	8002ddc <__swsetup_r>
 8002dd0:	2800      	cmp	r0, #0
 8002dd2:	d0d5      	beq.n	8002d80 <__swbuf_r+0x20>
 8002dd4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002dd8:	e7f4      	b.n	8002dc4 <__swbuf_r+0x64>
	...

08002ddc <__swsetup_r>:
 8002ddc:	b538      	push	{r3, r4, r5, lr}
 8002dde:	4b2a      	ldr	r3, [pc, #168]	; (8002e88 <__swsetup_r+0xac>)
 8002de0:	4605      	mov	r5, r0
 8002de2:	6818      	ldr	r0, [r3, #0]
 8002de4:	460c      	mov	r4, r1
 8002de6:	b118      	cbz	r0, 8002df0 <__swsetup_r+0x14>
 8002de8:	6a03      	ldr	r3, [r0, #32]
 8002dea:	b90b      	cbnz	r3, 8002df0 <__swsetup_r+0x14>
 8002dec:	f7ff fa3c 	bl	8002268 <__sinit>
 8002df0:	89a3      	ldrh	r3, [r4, #12]
 8002df2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002df6:	0718      	lsls	r0, r3, #28
 8002df8:	d422      	bmi.n	8002e40 <__swsetup_r+0x64>
 8002dfa:	06d9      	lsls	r1, r3, #27
 8002dfc:	d407      	bmi.n	8002e0e <__swsetup_r+0x32>
 8002dfe:	2309      	movs	r3, #9
 8002e00:	602b      	str	r3, [r5, #0]
 8002e02:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e0a:	81a3      	strh	r3, [r4, #12]
 8002e0c:	e034      	b.n	8002e78 <__swsetup_r+0x9c>
 8002e0e:	0758      	lsls	r0, r3, #29
 8002e10:	d512      	bpl.n	8002e38 <__swsetup_r+0x5c>
 8002e12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e14:	b141      	cbz	r1, 8002e28 <__swsetup_r+0x4c>
 8002e16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e1a:	4299      	cmp	r1, r3
 8002e1c:	d002      	beq.n	8002e24 <__swsetup_r+0x48>
 8002e1e:	4628      	mov	r0, r5
 8002e20:	f7ff fb2a 	bl	8002478 <_free_r>
 8002e24:	2300      	movs	r3, #0
 8002e26:	6363      	str	r3, [r4, #52]	; 0x34
 8002e28:	89a3      	ldrh	r3, [r4, #12]
 8002e2a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e2e:	81a3      	strh	r3, [r4, #12]
 8002e30:	2300      	movs	r3, #0
 8002e32:	6063      	str	r3, [r4, #4]
 8002e34:	6923      	ldr	r3, [r4, #16]
 8002e36:	6023      	str	r3, [r4, #0]
 8002e38:	89a3      	ldrh	r3, [r4, #12]
 8002e3a:	f043 0308 	orr.w	r3, r3, #8
 8002e3e:	81a3      	strh	r3, [r4, #12]
 8002e40:	6923      	ldr	r3, [r4, #16]
 8002e42:	b94b      	cbnz	r3, 8002e58 <__swsetup_r+0x7c>
 8002e44:	89a3      	ldrh	r3, [r4, #12]
 8002e46:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e4e:	d003      	beq.n	8002e58 <__swsetup_r+0x7c>
 8002e50:	4621      	mov	r1, r4
 8002e52:	4628      	mov	r0, r5
 8002e54:	f000 f85d 	bl	8002f12 <__smakebuf_r>
 8002e58:	89a0      	ldrh	r0, [r4, #12]
 8002e5a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002e5e:	f010 0301 	ands.w	r3, r0, #1
 8002e62:	d00a      	beq.n	8002e7a <__swsetup_r+0x9e>
 8002e64:	2300      	movs	r3, #0
 8002e66:	60a3      	str	r3, [r4, #8]
 8002e68:	6963      	ldr	r3, [r4, #20]
 8002e6a:	425b      	negs	r3, r3
 8002e6c:	61a3      	str	r3, [r4, #24]
 8002e6e:	6923      	ldr	r3, [r4, #16]
 8002e70:	b943      	cbnz	r3, 8002e84 <__swsetup_r+0xa8>
 8002e72:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002e76:	d1c4      	bne.n	8002e02 <__swsetup_r+0x26>
 8002e78:	bd38      	pop	{r3, r4, r5, pc}
 8002e7a:	0781      	lsls	r1, r0, #30
 8002e7c:	bf58      	it	pl
 8002e7e:	6963      	ldrpl	r3, [r4, #20]
 8002e80:	60a3      	str	r3, [r4, #8]
 8002e82:	e7f4      	b.n	8002e6e <__swsetup_r+0x92>
 8002e84:	2000      	movs	r0, #0
 8002e86:	e7f7      	b.n	8002e78 <__swsetup_r+0x9c>
 8002e88:	20000064 	.word	0x20000064

08002e8c <_sbrk_r>:
 8002e8c:	b538      	push	{r3, r4, r5, lr}
 8002e8e:	2300      	movs	r3, #0
 8002e90:	4d05      	ldr	r5, [pc, #20]	; (8002ea8 <_sbrk_r+0x1c>)
 8002e92:	4604      	mov	r4, r0
 8002e94:	4608      	mov	r0, r1
 8002e96:	602b      	str	r3, [r5, #0]
 8002e98:	f7fd fdc0 	bl	8000a1c <_sbrk>
 8002e9c:	1c43      	adds	r3, r0, #1
 8002e9e:	d102      	bne.n	8002ea6 <_sbrk_r+0x1a>
 8002ea0:	682b      	ldr	r3, [r5, #0]
 8002ea2:	b103      	cbz	r3, 8002ea6 <_sbrk_r+0x1a>
 8002ea4:	6023      	str	r3, [r4, #0]
 8002ea6:	bd38      	pop	{r3, r4, r5, pc}
 8002ea8:	200002ac 	.word	0x200002ac

08002eac <memchr>:
 8002eac:	4603      	mov	r3, r0
 8002eae:	b510      	push	{r4, lr}
 8002eb0:	b2c9      	uxtb	r1, r1
 8002eb2:	4402      	add	r2, r0
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	d101      	bne.n	8002ebe <memchr+0x12>
 8002eba:	2000      	movs	r0, #0
 8002ebc:	e003      	b.n	8002ec6 <memchr+0x1a>
 8002ebe:	7804      	ldrb	r4, [r0, #0]
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	428c      	cmp	r4, r1
 8002ec4:	d1f6      	bne.n	8002eb4 <memchr+0x8>
 8002ec6:	bd10      	pop	{r4, pc}

08002ec8 <__swhatbuf_r>:
 8002ec8:	b570      	push	{r4, r5, r6, lr}
 8002eca:	460c      	mov	r4, r1
 8002ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ed0:	4615      	mov	r5, r2
 8002ed2:	2900      	cmp	r1, #0
 8002ed4:	461e      	mov	r6, r3
 8002ed6:	b096      	sub	sp, #88	; 0x58
 8002ed8:	da0c      	bge.n	8002ef4 <__swhatbuf_r+0x2c>
 8002eda:	89a3      	ldrh	r3, [r4, #12]
 8002edc:	2100      	movs	r1, #0
 8002ede:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002ee2:	bf0c      	ite	eq
 8002ee4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8002ee8:	2340      	movne	r3, #64	; 0x40
 8002eea:	2000      	movs	r0, #0
 8002eec:	6031      	str	r1, [r6, #0]
 8002eee:	602b      	str	r3, [r5, #0]
 8002ef0:	b016      	add	sp, #88	; 0x58
 8002ef2:	bd70      	pop	{r4, r5, r6, pc}
 8002ef4:	466a      	mov	r2, sp
 8002ef6:	f000 f849 	bl	8002f8c <_fstat_r>
 8002efa:	2800      	cmp	r0, #0
 8002efc:	dbed      	blt.n	8002eda <__swhatbuf_r+0x12>
 8002efe:	9901      	ldr	r1, [sp, #4]
 8002f00:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8002f04:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8002f08:	4259      	negs	r1, r3
 8002f0a:	4159      	adcs	r1, r3
 8002f0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f10:	e7eb      	b.n	8002eea <__swhatbuf_r+0x22>

08002f12 <__smakebuf_r>:
 8002f12:	898b      	ldrh	r3, [r1, #12]
 8002f14:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002f16:	079d      	lsls	r5, r3, #30
 8002f18:	4606      	mov	r6, r0
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	d507      	bpl.n	8002f2e <__smakebuf_r+0x1c>
 8002f1e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002f22:	6023      	str	r3, [r4, #0]
 8002f24:	6123      	str	r3, [r4, #16]
 8002f26:	2301      	movs	r3, #1
 8002f28:	6163      	str	r3, [r4, #20]
 8002f2a:	b002      	add	sp, #8
 8002f2c:	bd70      	pop	{r4, r5, r6, pc}
 8002f2e:	466a      	mov	r2, sp
 8002f30:	ab01      	add	r3, sp, #4
 8002f32:	f7ff ffc9 	bl	8002ec8 <__swhatbuf_r>
 8002f36:	9900      	ldr	r1, [sp, #0]
 8002f38:	4605      	mov	r5, r0
 8002f3a:	4630      	mov	r0, r6
 8002f3c:	f7ff fb04 	bl	8002548 <_malloc_r>
 8002f40:	b948      	cbnz	r0, 8002f56 <__smakebuf_r+0x44>
 8002f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f46:	059a      	lsls	r2, r3, #22
 8002f48:	d4ef      	bmi.n	8002f2a <__smakebuf_r+0x18>
 8002f4a:	f023 0303 	bic.w	r3, r3, #3
 8002f4e:	f043 0302 	orr.w	r3, r3, #2
 8002f52:	81a3      	strh	r3, [r4, #12]
 8002f54:	e7e3      	b.n	8002f1e <__smakebuf_r+0xc>
 8002f56:	89a3      	ldrh	r3, [r4, #12]
 8002f58:	6020      	str	r0, [r4, #0]
 8002f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f5e:	81a3      	strh	r3, [r4, #12]
 8002f60:	9b00      	ldr	r3, [sp, #0]
 8002f62:	6120      	str	r0, [r4, #16]
 8002f64:	6163      	str	r3, [r4, #20]
 8002f66:	9b01      	ldr	r3, [sp, #4]
 8002f68:	b15b      	cbz	r3, 8002f82 <__smakebuf_r+0x70>
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f70:	f000 f81e 	bl	8002fb0 <_isatty_r>
 8002f74:	b128      	cbz	r0, 8002f82 <__smakebuf_r+0x70>
 8002f76:	89a3      	ldrh	r3, [r4, #12]
 8002f78:	f023 0303 	bic.w	r3, r3, #3
 8002f7c:	f043 0301 	orr.w	r3, r3, #1
 8002f80:	81a3      	strh	r3, [r4, #12]
 8002f82:	89a3      	ldrh	r3, [r4, #12]
 8002f84:	431d      	orrs	r5, r3
 8002f86:	81a5      	strh	r5, [r4, #12]
 8002f88:	e7cf      	b.n	8002f2a <__smakebuf_r+0x18>
	...

08002f8c <_fstat_r>:
 8002f8c:	b538      	push	{r3, r4, r5, lr}
 8002f8e:	2300      	movs	r3, #0
 8002f90:	4d06      	ldr	r5, [pc, #24]	; (8002fac <_fstat_r+0x20>)
 8002f92:	4604      	mov	r4, r0
 8002f94:	4608      	mov	r0, r1
 8002f96:	4611      	mov	r1, r2
 8002f98:	602b      	str	r3, [r5, #0]
 8002f9a:	f7fd fd1a 	bl	80009d2 <_fstat>
 8002f9e:	1c43      	adds	r3, r0, #1
 8002fa0:	d102      	bne.n	8002fa8 <_fstat_r+0x1c>
 8002fa2:	682b      	ldr	r3, [r5, #0]
 8002fa4:	b103      	cbz	r3, 8002fa8 <_fstat_r+0x1c>
 8002fa6:	6023      	str	r3, [r4, #0]
 8002fa8:	bd38      	pop	{r3, r4, r5, pc}
 8002faa:	bf00      	nop
 8002fac:	200002ac 	.word	0x200002ac

08002fb0 <_isatty_r>:
 8002fb0:	b538      	push	{r3, r4, r5, lr}
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	4d05      	ldr	r5, [pc, #20]	; (8002fcc <_isatty_r+0x1c>)
 8002fb6:	4604      	mov	r4, r0
 8002fb8:	4608      	mov	r0, r1
 8002fba:	602b      	str	r3, [r5, #0]
 8002fbc:	f7fd fd18 	bl	80009f0 <_isatty>
 8002fc0:	1c43      	adds	r3, r0, #1
 8002fc2:	d102      	bne.n	8002fca <_isatty_r+0x1a>
 8002fc4:	682b      	ldr	r3, [r5, #0]
 8002fc6:	b103      	cbz	r3, 8002fca <_isatty_r+0x1a>
 8002fc8:	6023      	str	r3, [r4, #0]
 8002fca:	bd38      	pop	{r3, r4, r5, pc}
 8002fcc:	200002ac 	.word	0x200002ac

08002fd0 <_init>:
 8002fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd2:	bf00      	nop
 8002fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fd6:	bc08      	pop	{r3}
 8002fd8:	469e      	mov	lr, r3
 8002fda:	4770      	bx	lr

08002fdc <_fini>:
 8002fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fde:	bf00      	nop
 8002fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fe2:	bc08      	pop	{r3}
 8002fe4:	469e      	mov	lr, r3
 8002fe6:	4770      	bx	lr
