Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -5696  -184565             74      
   <UDEF_clk0>           1                1    -5599   -84692             41      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   7695                    129.955 
             clk0         clk0  <UDEF_clk0>           (auto) 2000            (0,1000)                   7598                    131.614 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -5696    -184565             74
             clk0            clk0         <UDEF_clk0>           41       -5599     -84692             41




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           74       -5696    -184565             74

Path 18:
   Slack (not met):                         -5696ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2341ps
   - Clock uncertainty:                       150ps
   = Required time:                          4191ps
   - Propagation time:                       7546ps (47.7% logic, 52.3% route, logic stage 6)
   - Delay of the launching clock:           2341ps
   = Slack:                                 -5696ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    18           (fanout=233)       2341                     -                                                                              
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            2341                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/DQ                                                       RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            3141     {inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          92             (fanout=2)       1940                     -                                                                              
   RBB_22/A1                                                       RBB_6L       22  [TILE 0 0, RBB 19 14]          -     r            5081                                                                              
   RBB_22/A                                                        RBB_6L       22  [TILE 0 0, RBB 19 14]        763     r            5844     {inst30: $abc$2843$lut$aiger2842$98 (LUT,site=alut)}                     
   $techmap2854$abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216.A[1]  Net          55             (fanout=2)        864                     -                                                                              
   RBB_13/B3                                                       RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            6708                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 22 14]        754     r            7462     {inst32: $abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216 (LUT,site=bluto)} 
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)       1145                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            8607                                                                              
   RBB_15/SRout                                                    RBB_6L       15  [TILE 0 0, RBB 19 16]          2     r            8609                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_16/SRin                                                     RBB_6L       16  [TILE 0 0, RBB 22 16]          -     r            8609                                                                              
   RBB_16/SRout                                                    RBB_6L       16  [TILE 0 0, RBB 22 16]          2     r            8611                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_17/SRin                                                     RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r            8611                                                                              
   RBB_17/SRout                                                    RBB_6L       17  [TILE 0 0, RBB 25 16]          2     r            8613                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_18/SRin                                                     RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            8613     {<SR>inst59: $auto$ff.cc:266:slice$1956 (FDR,site=cff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]       1274     r            9887                                                                              
   clk                                                             Clock net    18           (fanout=233)      -2341                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7546                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (not met):                         -5688ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2394ps
   - Clock uncertainty:                       150ps
   = Required time:                          4244ps
   - Propagation time:                       7591ps (48.0% logic, 52.0% route, logic stage 5)
   - Delay of the launching clock:           2341ps
   = Slack:                                 -5688ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    18           (fanout=233)       2341                     -                                                                              
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            2341                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/DQ                                                       RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            3141     {inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          92             (fanout=2)       1940                     -                                                                              
   RBB_22/A1                                                       RBB_6L       22  [TILE 0 0, RBB 19 14]          -     r            5081                                                                              
   RBB_22/A                                                        RBB_6L       22  [TILE 0 0, RBB 19 14]        763     r            5844     {inst30: $abc$2843$lut$aiger2842$98 (LUT,site=alut)}                     
   $techmap2854$abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216.A[1]  Net          55             (fanout=2)        864                     -                                                                              
   RBB_13/B3                                                       RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            6708                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 22 14]        754     r            7462     {inst32: $abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216 (LUT,site=bluto)} 
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)       1145                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            8607                                                                              
   RBB_15/SRout                                                    RBB_6L       15  [TILE 0 0, RBB 19 16]          2     r            8609                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_16/SRin                                                     RBB_6L       16  [TILE 0 0, RBB 22 16]          -     r            8609                                                                              
   RBB_16/SRout                                                    RBB_6L       16  [TILE 0 0, RBB 22 16]          2     r            8611                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_17/SRin                                                     RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r            8611     {<SR>inst56: $auto$ff.cc:266:slice$1953 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_17/CLK                                                      RBB_6L       17  [TILE 0 0, RBB 25 16]       1321     r            9932                                                                              
   clk                                                             Clock net    18           (fanout=233)      -2394                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7538                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (not met):                         -5669ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2341ps
   - Clock uncertainty:                       150ps
   = Required time:                          4191ps
   - Propagation time:                       7519ps (47.5% logic, 52.5% route, logic stage 6)
   - Delay of the launching clock:           2341ps
   = Slack:                                 -5669ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    18           (fanout=233)       2341                     -                                                                              
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            2341                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/DQ                                                       RBB_6L       18  [TILE 0 0, RBB 28 16]        800     r            3141     {inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                      
   timer_inst.timer_counter[15]                                    Net          92             (fanout=2)       1940                     -                                                                              
   RBB_22/A1                                                       RBB_6L       22  [TILE 0 0, RBB 19 14]          -     r            5081                                                                              
   RBB_22/A                                                        RBB_6L       22  [TILE 0 0, RBB 19 14]        763     r            5844     {inst30: $abc$2843$lut$aiger2842$98 (LUT,site=alut)}                     
   $techmap2854$abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216.A[1]  Net          55             (fanout=2)        864                     -                                                                              
   RBB_13/B3                                                       RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            6708                                                                              
   RBB_13/BMUX                                                     RBB_6L       13  [TILE 0 0, RBB 22 14]        754     r            7462     {inst32: $abc$2843$lut$auto$rtlil.cc:2660:NotGate$2216 (LUT,site=bluto)} 
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)       1145                     -                                                                              
   RBB_15/A6                                                       RBB_6L       15  [TILE 0 0, RBB 19 16]          -     r            8607                                                                              
   RBB_15/SRout                                                    RBB_6L       15  [TILE 0 0, RBB 19 16]          2     r            8609                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_16/SRin                                                     RBB_6L       16  [TILE 0 0, RBB 22 16]          -     r            8609                                                                              
   RBB_16/SRout                                                    RBB_6L       16  [TILE 0 0, RBB 22 16]          2     r            8611                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_17/SRin                                                     RBB_6L       17  [TILE 0 0, RBB 25 16]          -     r            8611                                                                              
   RBB_17/SRout                                                    RBB_6L       17  [TILE 0 0, RBB 25 16]          2     r            8613                                                                              
   $abc$2843$auto$rtlil.cc:2660:NotGate$2216                       Net          29             (fanout=1)          0                     -                                                                              
   RBB_18/SRin                                                     RBB_6L       18  [TILE 0 0, RBB 28 16]          -     r            8613     {<SR>inst60: $auto$ff.cc:266:slice$1957 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_18/CLK                                                      RBB_6L       18  [TILE 0 0, RBB 28 16]       1247     r            9860                                                                              
   clk                                                             Clock net    18           (fanout=233)      -2341                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7519                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------






Timing Details for Clock Pair clk0 and clk0
===========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
             clk0            clk0         <UDEF_clk0>           41       -5599     -84692             41

Path 12:
   Slack (not met):                         -5599ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2448ps
   - Clock uncertainty:                       150ps
   = Required time:                          4298ps
   - Propagation time:                       7451ps (53.2% logic, 46.8% route, logic stage 3)
   - Delay of the launching clock:           2446ps
   = Slack:                                 -5599ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                                         CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)       2446                     -                                                                                              
   RBB_13/CLK                                                                   RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            2446                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            3246     {inst63: $auto$ff.cc:266:slice$2012 (FDE,site=cff)}                                      
   columnCounter[2]                                                             Net           5             (fanout=2)       1420                     -                                                                                              
   RBB_13/C1                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            4666                                                                                              
   RBB_13/CMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]       1231     r            5897     {inst38: $auto$alumacc.cc:485:replace_alu$1454.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $techmap2849$abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417.A[4]  Net          60             (fanout=2)        893                     -                                                                                              
   RBB_13/D5                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            6790                                                                                              
   RBB_13/DMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]        805     r            7595     {inst31: $abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417 (LUT,site=dluto)}    
   $abc$2843$auto$opt_dff.cc:219:make_patterns_logic$1417                       Net          30             (fanout=2)       1173                     -                                                                                              
   RBB_19/A6                                                                    RBB_6L       19  [TILE 0 0, RBB 22 10]          -     r            8768     {<CE>inst74: $auto$ff.cc:266:slice$2029 (FDE,site=cff)}                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                                   RBB_6L       19  [TILE 0 0, RBB 22 10]       1129     r            9897                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)      -2448                     -                                                                                              
   clk0                                                                         CLOCK-PORT    -                      -    capture     r            7449                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 13:
   Slack (not met):                         -5551ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2448ps
   - Clock uncertainty:                       150ps
   = Required time:                          4298ps
   - Propagation time:                       7403ps (52.9% logic, 47.1% route, logic stage 3)
   - Delay of the launching clock:           2446ps
   = Slack:                                 -5551ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                                         CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)       2446                     -                                                                                              
   RBB_13/CLK                                                                   RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            2446                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            3246     {inst63: $auto$ff.cc:266:slice$2012 (FDE,site=cff)}                                      
   columnCounter[2]                                                             Net           5             (fanout=2)       1420                     -                                                                                              
   RBB_13/C1                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            4666                                                                                              
   RBB_13/CMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]       1231     r            5897     {inst38: $auto$alumacc.cc:485:replace_alu$1454.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $techmap2849$abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417.A[4]  Net          60             (fanout=2)        893                     -                                                                                              
   RBB_13/D5                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            6790                                                                                              
   RBB_13/DMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]        805     r            7595     {inst31: $abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417 (LUT,site=dluto)}    
   $abc$2843$auto$opt_dff.cc:219:make_patterns_logic$1417                       Net          30             (fanout=2)       1173                     -                                                                                              
   RBB_19/A6                                                                    RBB_6L       19  [TILE 0 0, RBB 22 10]          -     r            8768     {<CE>inst73: $auto$ff.cc:266:slice$2028 (FDE,site=bff)}                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_19/CLK                                                                   RBB_6L       19  [TILE 0 0, RBB 22 10]       1081     r            9849                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)      -2448                     -                                                                                              
   clk0                                                                         CLOCK-PORT    -                      -    capture     r            7401                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 14:
   Slack (not met):                         -5097ps
     Path type:                               SETUP
     Group:                             <UDEF_clk0>
     Launching clock:                          clk0 (rising edge)
     Capturing clock:                          clk0 (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2447ps
   - Clock uncertainty:                       150ps
   = Required time:                          4297ps
   - Propagation time:                       6948ps (52.6% logic, 47.4% route, logic stage 3)
   - Delay of the launching clock:           2446ps
   = Slack:                                 -5097ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                        
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk0                                                                         CLOCK-PORT    -                      -     launch     r               0                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)       2446                     -                                                                                              
   RBB_13/CLK                                                                   RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            2446                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/CQ                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]        800     r            3246     {inst63: $auto$ff.cc:266:slice$2012 (FDE,site=cff)}                                      
   columnCounter[2]                                                             Net           5             (fanout=2)       1420                     -                                                                                              
   RBB_13/C1                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            4666                                                                                              
   RBB_13/CMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]       1231     r            5897     {inst38: $auto$alumacc.cc:485:replace_alu$1454.genblk1.slice[0].genblk1.carry4 (CARRY4)} 
   $techmap2849$abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417.A[4]  Net          60             (fanout=2)        893                     -                                                                                              
   RBB_13/D5                                                                    RBB_6L       13  [TILE 0 0, RBB 22 14]          -     r            6790                                                                                              
   RBB_13/DMUX                                                                  RBB_6L       13  [TILE 0 0, RBB 22 14]        805     r            7595     {inst31: $abc$2843$lut$auto$opt_dff.cc:219:make_patterns_logic$1417 (LUT,site=dluto)}    
   $abc$2843$auto$opt_dff.cc:219:make_patterns_logic$1417                       Net          30             (fanout=2)        979                     -                                                                                              
   RBB_20/A6                                                                    RBB_6L       20  [TILE 0 0, RBB 22 12]          -     r            8574     {<CE>inst72: $auto$ff.cc:266:slice$2027 (FDE,site=dff)}                                  
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_20/CLK                                                                   RBB_6L       20  [TILE 0 0, RBB 22 12]        820     r            9394                                                                                              
   clk0                                                                         Clock net     2           (fanout=184)      -2447                     -                                                                                              
   clk0                                                                         CLOCK-PORT    -                      -    capture     r            6947                                                                                              
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













