verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_rom_13.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_tx2_11.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/serial_rx_10.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/FIFO_12.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/ROM_39x240_70Vx110V_N20.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_spi_master_7.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/tdc_control_6.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_5.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/my_clk_4.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_spi_9.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_rom_3.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mems_control_8.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/main_control_1.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/fifo_manager_2.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/coreGen/new_clk.v"
verilog work "/home/delkov/mojo/SIMPLE/FEB_25/work/planAhead/FEB_25/FEB_25.srcs/sources_1/imports/verilog/mojo_top_0.v"
