#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23902f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2390480 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23812d0 .functor NOT 1, L_0x23f15d0, C4<0>, C4<0>, C4<0>;
L_0x23f13b0 .functor XOR 2, L_0x23f1270, L_0x23f1310, C4<00>, C4<00>;
L_0x23f14c0 .functor XOR 2, L_0x23f13b0, L_0x23f1420, C4<00>, C4<00>;
v0x23e7b10_0 .net *"_ivl_10", 1 0, L_0x23f1420;  1 drivers
v0x23e7c10_0 .net *"_ivl_12", 1 0, L_0x23f14c0;  1 drivers
v0x23e7cf0_0 .net *"_ivl_2", 1 0, L_0x23eae30;  1 drivers
v0x23e7db0_0 .net *"_ivl_4", 1 0, L_0x23f1270;  1 drivers
v0x23e7e90_0 .net *"_ivl_6", 1 0, L_0x23f1310;  1 drivers
v0x23e7fc0_0 .net *"_ivl_8", 1 0, L_0x23f13b0;  1 drivers
v0x23e80a0_0 .net "a", 0 0, v0x23e1e30_0;  1 drivers
v0x23e8140_0 .net "b", 0 0, v0x23e1ed0_0;  1 drivers
v0x23e81e0_0 .net "c", 0 0, v0x23e1f70_0;  1 drivers
v0x23e8280_0 .var "clk", 0 0;
v0x23e8320_0 .net "d", 0 0, v0x23e20b0_0;  1 drivers
v0x23e83c0_0 .net "out_pos_dut", 0 0, L_0x23f1110;  1 drivers
v0x23e8460_0 .net "out_pos_ref", 0 0, L_0x23e9990;  1 drivers
v0x23e8500_0 .net "out_sop_dut", 0 0, L_0x23ecd30;  1 drivers
v0x23e85a0_0 .net "out_sop_ref", 0 0, L_0x23bc5e0;  1 drivers
v0x23e8640_0 .var/2u "stats1", 223 0;
v0x23e86e0_0 .var/2u "strobe", 0 0;
v0x23e8780_0 .net "tb_match", 0 0, L_0x23f15d0;  1 drivers
v0x23e8850_0 .net "tb_mismatch", 0 0, L_0x23812d0;  1 drivers
v0x23e88f0_0 .net "wavedrom_enable", 0 0, v0x23e2380_0;  1 drivers
v0x23e89c0_0 .net "wavedrom_title", 511 0, v0x23e2420_0;  1 drivers
L_0x23eae30 .concat [ 1 1 0 0], L_0x23e9990, L_0x23bc5e0;
L_0x23f1270 .concat [ 1 1 0 0], L_0x23e9990, L_0x23bc5e0;
L_0x23f1310 .concat [ 1 1 0 0], L_0x23f1110, L_0x23ecd30;
L_0x23f1420 .concat [ 1 1 0 0], L_0x23e9990, L_0x23bc5e0;
L_0x23f15d0 .cmp/eeq 2, L_0x23eae30, L_0x23f14c0;
S_0x2390610 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2390480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23816b0 .functor AND 1, v0x23e1f70_0, v0x23e20b0_0, C4<1>, C4<1>;
L_0x2381a90 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x2381e70 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23820f0 .functor AND 1, L_0x2381a90, L_0x2381e70, C4<1>, C4<1>;
L_0x239ae80 .functor AND 1, L_0x23820f0, v0x23e1f70_0, C4<1>, C4<1>;
L_0x23bc5e0 .functor OR 1, L_0x23816b0, L_0x239ae80, C4<0>, C4<0>;
L_0x23e8e10 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23e8e80 .functor OR 1, L_0x23e8e10, v0x23e20b0_0, C4<0>, C4<0>;
L_0x23e8f90 .functor AND 1, v0x23e1f70_0, L_0x23e8e80, C4<1>, C4<1>;
L_0x23e9050 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23e9120 .functor OR 1, L_0x23e9050, v0x23e1ed0_0, C4<0>, C4<0>;
L_0x23e9190 .functor AND 1, L_0x23e8f90, L_0x23e9120, C4<1>, C4<1>;
L_0x23e9310 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23e9380 .functor OR 1, L_0x23e9310, v0x23e20b0_0, C4<0>, C4<0>;
L_0x23e92a0 .functor AND 1, v0x23e1f70_0, L_0x23e9380, C4<1>, C4<1>;
L_0x23e9510 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23e9610 .functor OR 1, L_0x23e9510, v0x23e20b0_0, C4<0>, C4<0>;
L_0x23e96d0 .functor AND 1, L_0x23e92a0, L_0x23e9610, C4<1>, C4<1>;
L_0x23e9880 .functor XNOR 1, L_0x23e9190, L_0x23e96d0, C4<0>, C4<0>;
v0x2380c00_0 .net *"_ivl_0", 0 0, L_0x23816b0;  1 drivers
v0x2381000_0 .net *"_ivl_12", 0 0, L_0x23e8e10;  1 drivers
v0x23813e0_0 .net *"_ivl_14", 0 0, L_0x23e8e80;  1 drivers
v0x23817c0_0 .net *"_ivl_16", 0 0, L_0x23e8f90;  1 drivers
v0x2381ba0_0 .net *"_ivl_18", 0 0, L_0x23e9050;  1 drivers
v0x2381f80_0 .net *"_ivl_2", 0 0, L_0x2381a90;  1 drivers
v0x2382200_0 .net *"_ivl_20", 0 0, L_0x23e9120;  1 drivers
v0x23e03a0_0 .net *"_ivl_24", 0 0, L_0x23e9310;  1 drivers
v0x23e0480_0 .net *"_ivl_26", 0 0, L_0x23e9380;  1 drivers
v0x23e0560_0 .net *"_ivl_28", 0 0, L_0x23e92a0;  1 drivers
v0x23e0640_0 .net *"_ivl_30", 0 0, L_0x23e9510;  1 drivers
v0x23e0720_0 .net *"_ivl_32", 0 0, L_0x23e9610;  1 drivers
v0x23e0800_0 .net *"_ivl_36", 0 0, L_0x23e9880;  1 drivers
L_0x7f5783907018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23e08c0_0 .net *"_ivl_38", 0 0, L_0x7f5783907018;  1 drivers
v0x23e09a0_0 .net *"_ivl_4", 0 0, L_0x2381e70;  1 drivers
v0x23e0a80_0 .net *"_ivl_6", 0 0, L_0x23820f0;  1 drivers
v0x23e0b60_0 .net *"_ivl_8", 0 0, L_0x239ae80;  1 drivers
v0x23e0c40_0 .net "a", 0 0, v0x23e1e30_0;  alias, 1 drivers
v0x23e0d00_0 .net "b", 0 0, v0x23e1ed0_0;  alias, 1 drivers
v0x23e0dc0_0 .net "c", 0 0, v0x23e1f70_0;  alias, 1 drivers
v0x23e0e80_0 .net "d", 0 0, v0x23e20b0_0;  alias, 1 drivers
v0x23e0f40_0 .net "out_pos", 0 0, L_0x23e9990;  alias, 1 drivers
v0x23e1000_0 .net "out_sop", 0 0, L_0x23bc5e0;  alias, 1 drivers
v0x23e10c0_0 .net "pos0", 0 0, L_0x23e9190;  1 drivers
v0x23e1180_0 .net "pos1", 0 0, L_0x23e96d0;  1 drivers
L_0x23e9990 .functor MUXZ 1, L_0x7f5783907018, L_0x23e9190, L_0x23e9880, C4<>;
S_0x23e1300 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2390480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23e1e30_0 .var "a", 0 0;
v0x23e1ed0_0 .var "b", 0 0;
v0x23e1f70_0 .var "c", 0 0;
v0x23e2010_0 .net "clk", 0 0, v0x23e8280_0;  1 drivers
v0x23e20b0_0 .var "d", 0 0;
v0x23e21a0_0 .var/2u "fail", 0 0;
v0x23e2240_0 .var/2u "fail1", 0 0;
v0x23e22e0_0 .net "tb_match", 0 0, L_0x23f15d0;  alias, 1 drivers
v0x23e2380_0 .var "wavedrom_enable", 0 0;
v0x23e2420_0 .var "wavedrom_title", 511 0;
E_0x238ec60/0 .event negedge, v0x23e2010_0;
E_0x238ec60/1 .event posedge, v0x23e2010_0;
E_0x238ec60 .event/or E_0x238ec60/0, E_0x238ec60/1;
S_0x23e1630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23e1300;
 .timescale -12 -12;
v0x23e1870_0 .var/2s "i", 31 0;
E_0x238eb00 .event posedge, v0x23e2010_0;
S_0x23e1970 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23e1300;
 .timescale -12 -12;
v0x23e1b70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23e1c50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23e1300;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23e2600 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2390480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23e9b40 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23e9ce0 .functor AND 1, v0x23e1e30_0, L_0x23e9b40, C4<1>, C4<1>;
L_0x23e9dc0 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23e9f40 .functor AND 1, L_0x23e9ce0, L_0x23e9dc0, C4<1>, C4<1>;
L_0x23ea080 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ea200 .functor AND 1, L_0x23e9f40, L_0x23ea080, C4<1>, C4<1>;
L_0x23ea350 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23ea4d0 .functor AND 1, L_0x23ea350, v0x23e1ed0_0, C4<1>, C4<1>;
L_0x23ea5e0 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23ea650 .functor AND 1, L_0x23ea4d0, L_0x23ea5e0, C4<1>, C4<1>;
L_0x23ea7c0 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ea830 .functor AND 1, L_0x23ea650, L_0x23ea7c0, C4<1>, C4<1>;
L_0x23ea960 .functor OR 1, L_0x23ea200, L_0x23ea830, C4<0>, C4<0>;
L_0x23eaa70 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23ea8f0 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23eab60 .functor AND 1, L_0x23eaa70, L_0x23ea8f0, C4<1>, C4<1>;
L_0x23ead00 .functor AND 1, L_0x23eab60, v0x23e1f70_0, C4<1>, C4<1>;
L_0x23eadc0 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23eaed0 .functor AND 1, L_0x23ead00, L_0x23eadc0, C4<1>, C4<1>;
L_0x23eafe0 .functor OR 1, L_0x23ea960, L_0x23eaed0, C4<0>, C4<0>;
L_0x23eb1a0 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23eb210 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23eb340 .functor AND 1, L_0x23eb1a0, L_0x23eb210, C4<1>, C4<1>;
L_0x23eb450 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23eb590 .functor AND 1, L_0x23eb340, L_0x23eb450, C4<1>, C4<1>;
L_0x23eb6a0 .functor AND 1, L_0x23eb590, v0x23e20b0_0, C4<1>, C4<1>;
L_0x23eb840 .functor OR 1, L_0x23eafe0, L_0x23eb6a0, C4<0>, C4<0>;
L_0x23eb950 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23ebab0 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23ebb20 .functor AND 1, L_0x23eb950, L_0x23ebab0, C4<1>, C4<1>;
L_0x23ebd30 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23ebda0 .functor AND 1, L_0x23ebb20, L_0x23ebd30, C4<1>, C4<1>;
L_0x23ebfc0 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ec030 .functor AND 1, L_0x23ebda0, L_0x23ebfc0, C4<1>, C4<1>;
L_0x23ec260 .functor OR 1, L_0x23eb840, L_0x23ec030, C4<0>, C4<0>;
L_0x23ec370 .functor AND 1, v0x23e1e30_0, v0x23e1ed0_0, C4<1>, C4<1>;
L_0x23ec510 .functor AND 1, L_0x23ec370, v0x23e1f70_0, C4<1>, C4<1>;
L_0x23ec5d0 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ec3e0 .functor AND 1, L_0x23ec510, L_0x23ec5d0, C4<1>, C4<1>;
L_0x23ec780 .functor OR 1, L_0x23ec260, L_0x23ec3e0, C4<0>, C4<0>;
L_0x23ec9e0 .functor AND 1, v0x23e1e30_0, v0x23e1ed0_0, C4<1>, C4<1>;
L_0x23eca50 .functor AND 1, L_0x23ec9e0, v0x23e1f70_0, C4<1>, C4<1>;
L_0x23ecc70 .functor AND 1, L_0x23eca50, v0x23e20b0_0, C4<1>, C4<1>;
L_0x23ecd30 .functor OR 1, L_0x23ec780, L_0x23ecc70, C4<0>, C4<0>;
L_0x23ed000 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23ed070 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23ed260 .functor OR 1, L_0x23ed000, L_0x23ed070, C4<0>, C4<0>;
L_0x23ed370 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23ed570 .functor OR 1, L_0x23ed260, L_0x23ed370, C4<0>, C4<0>;
L_0x23ed680 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ed890 .functor OR 1, L_0x23ed570, L_0x23ed680, C4<0>, C4<0>;
L_0x23ed9a0 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23edbc0 .functor OR 1, v0x23e1e30_0, L_0x23ed9a0, C4<0>, C4<0>;
L_0x23edc80 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23ee0c0 .functor OR 1, L_0x23edbc0, L_0x23edc80, C4<0>, C4<0>;
L_0x23ee1d0 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ee620 .functor OR 1, L_0x23ee0c0, L_0x23ee1d0, C4<0>, C4<0>;
L_0x23ee730 .functor AND 1, L_0x23ed890, L_0x23ee620, C4<1>, C4<1>;
L_0x23eea20 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23eeca0 .functor OR 1, L_0x23eea20, v0x23e1ed0_0, C4<0>, C4<0>;
L_0x23eef50 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23eefc0 .functor OR 1, L_0x23eeca0, L_0x23eef50, C4<0>, C4<0>;
L_0x23ef2d0 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ef340 .functor OR 1, L_0x23eefc0, L_0x23ef2d0, C4<0>, C4<0>;
L_0x23ef660 .functor AND 1, L_0x23ee730, L_0x23ef340, C4<1>, C4<1>;
L_0x23ef770 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23efa00 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23efa70 .functor OR 1, L_0x23ef770, L_0x23efa00, C4<0>, C4<0>;
L_0x23efdb0 .functor OR 1, L_0x23efa70, v0x23e1f70_0, C4<0>, C4<0>;
L_0x23efe70 .functor NOT 1, v0x23e20b0_0, C4<0>, C4<0>, C4<0>;
L_0x23f0120 .functor OR 1, L_0x23efdb0, L_0x23efe70, C4<0>, C4<0>;
L_0x23f0230 .functor AND 1, L_0x23ef660, L_0x23f0120, C4<1>, C4<1>;
L_0x23f0590 .functor NOT 1, v0x23e1e30_0, C4<0>, C4<0>, C4<0>;
L_0x23f0600 .functor NOT 1, v0x23e1ed0_0, C4<0>, C4<0>, C4<0>;
L_0x23f08d0 .functor OR 1, L_0x23f0590, L_0x23f0600, C4<0>, C4<0>;
L_0x23f09e0 .functor NOT 1, v0x23e1f70_0, C4<0>, C4<0>, C4<0>;
L_0x23f0cc0 .functor OR 1, L_0x23f08d0, L_0x23f09e0, C4<0>, C4<0>;
L_0x23f0dd0 .functor OR 1, L_0x23f0cc0, v0x23e20b0_0, C4<0>, C4<0>;
L_0x23f1110 .functor AND 1, L_0x23f0230, L_0x23f0dd0, C4<1>, C4<1>;
v0x23e27c0_0 .net *"_ivl_0", 0 0, L_0x23e9b40;  1 drivers
v0x23e28a0_0 .net *"_ivl_10", 0 0, L_0x23ea200;  1 drivers
v0x23e2980_0 .net *"_ivl_100", 0 0, L_0x23ed890;  1 drivers
v0x23e2a70_0 .net *"_ivl_102", 0 0, L_0x23ed9a0;  1 drivers
v0x23e2b50_0 .net *"_ivl_104", 0 0, L_0x23edbc0;  1 drivers
v0x23e2c80_0 .net *"_ivl_106", 0 0, L_0x23edc80;  1 drivers
v0x23e2d60_0 .net *"_ivl_108", 0 0, L_0x23ee0c0;  1 drivers
v0x23e2e40_0 .net *"_ivl_110", 0 0, L_0x23ee1d0;  1 drivers
v0x23e2f20_0 .net *"_ivl_112", 0 0, L_0x23ee620;  1 drivers
v0x23e3090_0 .net *"_ivl_114", 0 0, L_0x23ee730;  1 drivers
v0x23e3170_0 .net *"_ivl_116", 0 0, L_0x23eea20;  1 drivers
v0x23e3250_0 .net *"_ivl_118", 0 0, L_0x23eeca0;  1 drivers
v0x23e3330_0 .net *"_ivl_12", 0 0, L_0x23ea350;  1 drivers
v0x23e3410_0 .net *"_ivl_120", 0 0, L_0x23eef50;  1 drivers
v0x23e34f0_0 .net *"_ivl_122", 0 0, L_0x23eefc0;  1 drivers
v0x23e35d0_0 .net *"_ivl_124", 0 0, L_0x23ef2d0;  1 drivers
v0x23e36b0_0 .net *"_ivl_126", 0 0, L_0x23ef340;  1 drivers
v0x23e38a0_0 .net *"_ivl_128", 0 0, L_0x23ef660;  1 drivers
v0x23e3980_0 .net *"_ivl_130", 0 0, L_0x23ef770;  1 drivers
v0x23e3a60_0 .net *"_ivl_132", 0 0, L_0x23efa00;  1 drivers
v0x23e3b40_0 .net *"_ivl_134", 0 0, L_0x23efa70;  1 drivers
v0x23e3c20_0 .net *"_ivl_136", 0 0, L_0x23efdb0;  1 drivers
v0x23e3d00_0 .net *"_ivl_138", 0 0, L_0x23efe70;  1 drivers
v0x23e3de0_0 .net *"_ivl_14", 0 0, L_0x23ea4d0;  1 drivers
v0x23e3ec0_0 .net *"_ivl_140", 0 0, L_0x23f0120;  1 drivers
v0x23e3fa0_0 .net *"_ivl_142", 0 0, L_0x23f0230;  1 drivers
v0x23e4080_0 .net *"_ivl_144", 0 0, L_0x23f0590;  1 drivers
v0x23e4160_0 .net *"_ivl_146", 0 0, L_0x23f0600;  1 drivers
v0x23e4240_0 .net *"_ivl_148", 0 0, L_0x23f08d0;  1 drivers
v0x23e4320_0 .net *"_ivl_150", 0 0, L_0x23f09e0;  1 drivers
v0x23e4400_0 .net *"_ivl_152", 0 0, L_0x23f0cc0;  1 drivers
v0x23e44e0_0 .net *"_ivl_154", 0 0, L_0x23f0dd0;  1 drivers
v0x23e45c0_0 .net *"_ivl_16", 0 0, L_0x23ea5e0;  1 drivers
v0x23e48b0_0 .net *"_ivl_18", 0 0, L_0x23ea650;  1 drivers
v0x23e4990_0 .net *"_ivl_2", 0 0, L_0x23e9ce0;  1 drivers
v0x23e4a70_0 .net *"_ivl_20", 0 0, L_0x23ea7c0;  1 drivers
v0x23e4b50_0 .net *"_ivl_22", 0 0, L_0x23ea830;  1 drivers
v0x23e4c30_0 .net *"_ivl_24", 0 0, L_0x23ea960;  1 drivers
v0x23e4d10_0 .net *"_ivl_26", 0 0, L_0x23eaa70;  1 drivers
v0x23e4df0_0 .net *"_ivl_28", 0 0, L_0x23ea8f0;  1 drivers
v0x23e4ed0_0 .net *"_ivl_30", 0 0, L_0x23eab60;  1 drivers
v0x23e4fb0_0 .net *"_ivl_32", 0 0, L_0x23ead00;  1 drivers
v0x23e5090_0 .net *"_ivl_34", 0 0, L_0x23eadc0;  1 drivers
v0x23e5170_0 .net *"_ivl_36", 0 0, L_0x23eaed0;  1 drivers
v0x23e5250_0 .net *"_ivl_38", 0 0, L_0x23eafe0;  1 drivers
v0x23e5330_0 .net *"_ivl_4", 0 0, L_0x23e9dc0;  1 drivers
v0x23e5410_0 .net *"_ivl_40", 0 0, L_0x23eb1a0;  1 drivers
v0x23e54f0_0 .net *"_ivl_42", 0 0, L_0x23eb210;  1 drivers
v0x23e55d0_0 .net *"_ivl_44", 0 0, L_0x23eb340;  1 drivers
v0x23e56b0_0 .net *"_ivl_46", 0 0, L_0x23eb450;  1 drivers
v0x23e5790_0 .net *"_ivl_48", 0 0, L_0x23eb590;  1 drivers
v0x23e5870_0 .net *"_ivl_50", 0 0, L_0x23eb6a0;  1 drivers
v0x23e5950_0 .net *"_ivl_52", 0 0, L_0x23eb840;  1 drivers
v0x23e5a30_0 .net *"_ivl_54", 0 0, L_0x23eb950;  1 drivers
v0x23e5b10_0 .net *"_ivl_56", 0 0, L_0x23ebab0;  1 drivers
v0x23e5bf0_0 .net *"_ivl_58", 0 0, L_0x23ebb20;  1 drivers
v0x23e5cd0_0 .net *"_ivl_6", 0 0, L_0x23e9f40;  1 drivers
v0x23e5db0_0 .net *"_ivl_60", 0 0, L_0x23ebd30;  1 drivers
v0x23e5e90_0 .net *"_ivl_62", 0 0, L_0x23ebda0;  1 drivers
v0x23e5f70_0 .net *"_ivl_64", 0 0, L_0x23ebfc0;  1 drivers
v0x23e6050_0 .net *"_ivl_66", 0 0, L_0x23ec030;  1 drivers
v0x23e6130_0 .net *"_ivl_68", 0 0, L_0x23ec260;  1 drivers
v0x23e6210_0 .net *"_ivl_70", 0 0, L_0x23ec370;  1 drivers
v0x23e62f0_0 .net *"_ivl_72", 0 0, L_0x23ec510;  1 drivers
v0x23e63d0_0 .net *"_ivl_74", 0 0, L_0x23ec5d0;  1 drivers
v0x23e68c0_0 .net *"_ivl_76", 0 0, L_0x23ec3e0;  1 drivers
v0x23e69a0_0 .net *"_ivl_78", 0 0, L_0x23ec780;  1 drivers
v0x23e6a80_0 .net *"_ivl_8", 0 0, L_0x23ea080;  1 drivers
v0x23e6b60_0 .net *"_ivl_80", 0 0, L_0x23ec9e0;  1 drivers
v0x23e6c40_0 .net *"_ivl_82", 0 0, L_0x23eca50;  1 drivers
v0x23e6d20_0 .net *"_ivl_84", 0 0, L_0x23ecc70;  1 drivers
v0x23e6e00_0 .net *"_ivl_88", 0 0, L_0x23ed000;  1 drivers
v0x23e6ee0_0 .net *"_ivl_90", 0 0, L_0x23ed070;  1 drivers
v0x23e6fc0_0 .net *"_ivl_92", 0 0, L_0x23ed260;  1 drivers
v0x23e70a0_0 .net *"_ivl_94", 0 0, L_0x23ed370;  1 drivers
v0x23e7180_0 .net *"_ivl_96", 0 0, L_0x23ed570;  1 drivers
v0x23e7260_0 .net *"_ivl_98", 0 0, L_0x23ed680;  1 drivers
v0x23e7340_0 .net "a", 0 0, v0x23e1e30_0;  alias, 1 drivers
v0x23e73e0_0 .net "b", 0 0, v0x23e1ed0_0;  alias, 1 drivers
v0x23e74d0_0 .net "c", 0 0, v0x23e1f70_0;  alias, 1 drivers
v0x23e75c0_0 .net "d", 0 0, v0x23e20b0_0;  alias, 1 drivers
v0x23e76b0_0 .net "out_pos", 0 0, L_0x23f1110;  alias, 1 drivers
v0x23e7770_0 .net "out_sop", 0 0, L_0x23ecd30;  alias, 1 drivers
S_0x23e78f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2390480;
 .timescale -12 -12;
E_0x23769f0 .event anyedge, v0x23e86e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23e86e0_0;
    %nor/r;
    %assign/vec4 v0x23e86e0_0, 0;
    %wait E_0x23769f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23e1300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e21a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e2240_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23e1300;
T_4 ;
    %wait E_0x238ec60;
    %load/vec4 v0x23e22e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e21a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23e1300;
T_5 ;
    %wait E_0x238eb00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %wait E_0x238eb00;
    %load/vec4 v0x23e21a0_0;
    %store/vec4 v0x23e2240_0, 0, 1;
    %fork t_1, S_0x23e1630;
    %jmp t_0;
    .scope S_0x23e1630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23e1870_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23e1870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x238eb00;
    %load/vec4 v0x23e1870_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e1870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23e1870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23e1300;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x238ec60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23e20b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23e1ed0_0, 0;
    %assign/vec4 v0x23e1e30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23e21a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23e2240_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2390480;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e8280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e86e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2390480;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23e8280_0;
    %inv;
    %store/vec4 v0x23e8280_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2390480;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23e2010_0, v0x23e8850_0, v0x23e80a0_0, v0x23e8140_0, v0x23e81e0_0, v0x23e8320_0, v0x23e85a0_0, v0x23e8500_0, v0x23e8460_0, v0x23e83c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2390480;
T_9 ;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2390480;
T_10 ;
    %wait E_0x238ec60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e8640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
    %load/vec4 v0x23e8780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e8640_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23e85a0_0;
    %load/vec4 v0x23e85a0_0;
    %load/vec4 v0x23e8500_0;
    %xor;
    %load/vec4 v0x23e85a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23e8460_0;
    %load/vec4 v0x23e8460_0;
    %load/vec4 v0x23e83c0_0;
    %xor;
    %load/vec4 v0x23e8460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23e8640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e8640_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response15/top_module.sv";
