#ifndef _RXANA_DCO_MSG_H_
#define _RXANA_DCO_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_GLOBAL_BASE  ( 0x06027c80 )
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q0_BASE      ( 0x0602bc80 )
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q1_BASE      ( 0x0602fc80 )
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q2_BASE      ( 0x06033c80 )
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q3_BASE      ( 0x06037c80 )
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_GLOBAL_BASE  ( 0x06827c80 )
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q0_BASE      ( 0x0682bc80 )
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q1_BASE      ( 0x0682fc80 )
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q2_BASE      ( 0x06833c80 )
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q3_BASE      ( 0x06837c80 )
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_GLOBAL_BASE  ( 0x07027c80 )
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q0_BASE      ( 0x0702bc80 )
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q1_BASE      ( 0x0702fc80 )
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q2_BASE      ( 0x07033c80 )
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q3_BASE      ( 0x07037c80 )
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_GLOBAL_BASE  ( 0x07827c80 )
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q0_BASE      ( 0x0782bc80 )
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q1_BASE      ( 0x0782fc80 )
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q2_BASE      ( 0x07833c80 )
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q3_BASE      ( 0x07837c80 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define RXANA_DCO_MSG_RXDCO_CTRL0_OFFSET ( 0x00000000U )
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_OFFSET ( 0x00000004U )
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_OFFSET ( 0x00000008U )
#define RXANA_DCO_MSG_RXDCO_DFX0_OFFSET ( 0x0000000cU )
#define RXANA_DCO_MSG_RXDCO_LDO0_OFFSET ( 0x00000010U )
#define RXANA_DCO_MSG_RXDCO_PFD0_OFFSET ( 0x00000014U )
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_OFFSET ( 0x00000018U )
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_OFFSET ( 0x0000001cU )
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_OFFSET ( 0x00000020U )
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_OFFSET ( 0x00000024U )
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_OFFSET ( 0x00000028U )
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_OFFSET ( 0x0000002cU )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define RXANA_DCO_MSG_RXDCO_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXDCO_CTRL0_OFFSET ) ))
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXDCODIV_CTRL0_OFFSET ) ))
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXDCODIV_CTRL1_OFFSET ) ))
#define RXANA_DCO_MSG_RXDCO_DFX0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXDCO_DFX0_OFFSET ) ))
#define RXANA_DCO_MSG_RXDCO_LDO0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXDCO_LDO0_OFFSET ) ))
#define RXANA_DCO_MSG_RXDCO_PFD0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXDCO_PFD0_OFFSET ) ))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_OFFSET ) ))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_OFFSET ) ))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_OFFSET ) ))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_OFFSET ) ))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_OFFSET ) ))
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_ADR(_BASE) (( ( _BASE ) + ( RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXDCO_CTRL0 register description at address offset 0x0
  *
  * Register default value:        0x00000002
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxdco_ctrl0
  * rxdco_ctrl0
  */

typedef union {
  struct {
    uint32_t RXDCO_VRC_PULLDOWN_B : 1;
    ///< reg_spare_31_31
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_BTI_EN : 1;
    ///< reg_bti_clkgate
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="2" ResetValue="None"
    uint32_t RXDCO_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 23;
    ///< Reserved
    ///< AccessType="RO" BitOffset="9" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxdco_ctrl0_reg_t;

#define RXANA_DCO_MSG_RXDCO_CTRL0_DEFAULT (0x00000002U)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RD_MASK (0x00000103U)
#define RXANA_DCO_MSG_RXDCO_CTRL0_WR_MASK (0x00000103U)


///< reg_spare_31_31
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_VRC_PULLDOWN_B_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_VRC_PULLDOWN_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_VRC_PULLDOWN_B_BF_MSK (0x00000001)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_VRC_PULLDOWN_B_BF_DEF (0x00000000)

///< reg_bti_clkgate
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_BTI_EN_BF_OFF ( 1)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_BTI_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_BTI_EN_BF_MSK (0x00000002)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_BTI_EN_BF_DEF (0x00000002)

#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_RST_B_BF_OFF ( 8)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_RST_B_BF_MSK (0x00000100)
#define RXANA_DCO_MSG_RXDCO_CTRL0_RXDCO_RST_B_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXDCODIV_CTRL0 register description at address offset 0x4
  *
  * Register default value:        0x20001000
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxdcodiv_ctrl0
  * rxdcodiv_ctrl0
  */

typedef union {
  struct {
    uint32_t RXDCO_DITHER_DIVRATIO : 9;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_DITHER_DIVBY0P5_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t RXDCO_DITHER_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t RXDCO_DITHER_LR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t RXDCO_DITHER_SR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
    uint32_t RXDCO_FBDIV_DIVRATIO : 9;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t RXDCO_FBDIV_DIVBY0P5_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t RXDCO_FBDIV_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t RXDCO_FBDIV_SR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t RXDCO_FBDIV_TO_CMN_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t RXDCO_FBDIV_TO_DPMA_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="29" ResetValue="0x1"
    uint32_t RXDCO_FBDIV_TO_LANESHARED_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxdcodiv_ctrl0_reg_t;

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_DEFAULT (0x20001000U)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RD_MASK (0x7fff1fffU)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_WR_MASK (0x7fff1fffU)


#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVRATIO_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVRATIO_BF_WID ( 9)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVRATIO_BF_MSK (0x000001FF)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVRATIO_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVBY0P5_EN_BF_OFF ( 9)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVBY0P5_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVBY0P5_EN_BF_MSK (0x00000200)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_DIVBY0P5_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_RST_B_BF_OFF (10)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_RST_B_BF_MSK (0x00000400)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_RST_B_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_LR_EN_BF_OFF (11)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_LR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_LR_EN_BF_MSK (0x00000800)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_LR_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_SR_EN_BF_OFF (12)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_SR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_SR_EN_BF_MSK (0x00001000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_DITHER_SR_EN_BF_DEF (0x00001000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVRATIO_BF_OFF (16)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVRATIO_BF_WID ( 9)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVRATIO_BF_MSK (0x01FF0000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVRATIO_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVBY0P5_EN_BF_OFF (25)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVBY0P5_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVBY0P5_EN_BF_MSK (0x02000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_DIVBY0P5_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_RST_B_BF_OFF (26)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_RST_B_BF_MSK (0x04000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_RST_B_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_SR_EN_BF_OFF (27)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_SR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_SR_EN_BF_MSK (0x08000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_SR_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_CMN_EN_BF_OFF (28)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_CMN_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_CMN_EN_BF_MSK (0x10000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_CMN_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_DPMA_EN_BF_OFF (29)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_DPMA_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_DPMA_EN_BF_MSK (0x20000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_DPMA_EN_BF_DEF (0x20000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_LANESHARED_EN_BF_OFF (30)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_LANESHARED_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_LANESHARED_EN_BF_MSK (0x40000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_RXDCO_FBDIV_TO_LANESHARED_EN_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXDCODIV_CTRL1 register description at address offset 0x8
  *
  * Register default value:        0x10001000
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxdcodiv_ctrl1
  * rxdcodiv_ctrl1
  */

typedef union {
  struct {
    uint32_t RXDCO_POSTDIV_DIVRATIO : 9;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_POSTDIV_DIVBY0P5_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t RXDCO_POSTDIV_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t RXDCO_POSTDIV_LR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t RXDCO_POSTDIV_SR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="12" ResetValue="0x1"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="13" ResetValue="None"
    uint32_t RXDCO_AUTONEG_DIVRATIO : 9;
    ///< ---
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t RXDCO_AUTONEG_DIVBY0P5_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t RXDCO_AUTONEG_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="26" ResetValue="0x0"
    uint32_t RXDCO_AUTONEG_LR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="27" ResetValue="0x0"
    uint32_t RXDCO_AUTONEG_SR_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="28" ResetValue="0x1"
    uint32_t  : 3;
    ///< Reserved
    ///< AccessType="RO" BitOffset="29" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxdcodiv_ctrl1_reg_t;

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_DEFAULT (0x10001000U)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RD_MASK (0x1fff1fffU)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_WR_MASK (0x1fff1fffU)


#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVRATIO_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVRATIO_BF_WID ( 9)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVRATIO_BF_MSK (0x000001FF)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVRATIO_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVBY0P5_EN_BF_OFF ( 9)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVBY0P5_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVBY0P5_EN_BF_MSK (0x00000200)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_DIVBY0P5_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_RST_B_BF_OFF (10)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_RST_B_BF_MSK (0x00000400)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_RST_B_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_LR_EN_BF_OFF (11)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_LR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_LR_EN_BF_MSK (0x00000800)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_LR_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_SR_EN_BF_OFF (12)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_SR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_SR_EN_BF_MSK (0x00001000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_POSTDIV_SR_EN_BF_DEF (0x00001000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVRATIO_BF_OFF (16)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVRATIO_BF_WID ( 9)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVRATIO_BF_MSK (0x01FF0000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVRATIO_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVBY0P5_EN_BF_OFF (25)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVBY0P5_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVBY0P5_EN_BF_MSK (0x02000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_DIVBY0P5_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_RST_B_BF_OFF (26)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_RST_B_BF_MSK (0x04000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_RST_B_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_LR_EN_BF_OFF (27)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_LR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_LR_EN_BF_MSK (0x08000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_LR_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_SR_EN_BF_OFF (28)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_SR_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_SR_EN_BF_MSK (0x10000000)
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_RXDCO_AUTONEG_SR_EN_BF_DEF (0x10000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXDCO_DFX0 register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxdco_dfx0
  * rxdco_dfx0
  */

typedef union {
  struct {
    uint32_t RXDCO_A2F_EN : 1;
    ///< reg_a2f_en
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_HSCNT_HSCLK_SEL : 1;
    ///< reg_hscntr_hsclk_sel
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t RXDCO_DCMON_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXDCO_HSMON_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t RXDCO_LDO_DCMON_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t  : 21;
    ///< Reserved
    ///< AccessType="RO" BitOffset="11" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxdco_dfx0_reg_t;

#define RXANA_DCO_MSG_RXDCO_DFX0_DEFAULT (0x00000000U)
#define RXANA_DCO_MSG_RXDCO_DFX0_RD_MASK (0x000007ffU)
#define RXANA_DCO_MSG_RXDCO_DFX0_WR_MASK (0x000007ffU)


///< reg_a2f_en
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_A2F_EN_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_A2F_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_A2F_EN_BF_MSK (0x00000001)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_A2F_EN_BF_DEF (0x00000000)

///< reg_hscntr_hsclk_sel
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSCNT_HSCLK_SEL_BF_OFF ( 1)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSCNT_HSCLK_SEL_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSCNT_HSCLK_SEL_BF_MSK (0x00000002)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSCNT_HSCLK_SEL_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_DCMON_SEL_BF_OFF ( 2)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_DCMON_SEL_BF_WID ( 3)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_DCMON_SEL_BF_MSK (0x0000001C)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_DCMON_SEL_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSMON_SEL_BF_OFF ( 5)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSMON_SEL_BF_WID ( 3)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSMON_SEL_BF_MSK (0x000000E0)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_HSMON_SEL_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_LDO_DCMON_SEL_BF_OFF ( 8)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_LDO_DCMON_SEL_BF_WID ( 3)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_LDO_DCMON_SEL_BF_MSK (0x00000700)
#define RXANA_DCO_MSG_RXDCO_DFX0_RXDCO_LDO_DCMON_SEL_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXDCO_LDO0 register description at address offset 0x10
  *
  * Register default value:        0x00000000
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxdco_ldo0
  * rxdco_ldo0
  */

typedef union {
  struct {
    uint32_t RXDCO_LDO_BIAS_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_LDO_BIAS_EXT_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t RXDCO_LDO_DCMON_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXDCO_LDO_DCO_BYP_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t RXDCO_PD_LDO_CLK_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t RXDCO_PD_LDO_DCO_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t RXDCO_LDO_BIAS_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t RXDCO_LDO_CLK_VREF_SEL : 6;
    ///< ---
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t RXDCO_PKSNS_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxdco_ldo0_reg_t;

#define RXANA_DCO_MSG_RXDCO_LDO0_DEFAULT (0x00000000U)
#define RXANA_DCO_MSG_RXDCO_LDO0_RD_MASK (0x0000ffffU)
#define RXANA_DCO_MSG_RXDCO_LDO0_WR_MASK (0x0000ffffU)


#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EN_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EN_BF_MSK (0x00000001)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EXT_EN_BF_OFF ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EXT_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EXT_EN_BF_MSK (0x00000002)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_EXT_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCMON_EN_BF_OFF ( 2)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCMON_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCMON_EN_BF_MSK (0x00000004)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCMON_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCO_BYP_EN_BF_OFF ( 3)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCO_BYP_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCO_BYP_EN_BF_MSK (0x00000008)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_DCO_BYP_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_CLK_B_BF_OFF ( 4)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_CLK_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_CLK_B_BF_MSK (0x00000010)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_CLK_B_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_DCO_B_BF_OFF ( 5)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_DCO_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_DCO_B_BF_MSK (0x00000020)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PD_LDO_DCO_B_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_SEL_BF_OFF ( 6)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_SEL_BF_WID ( 3)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_SEL_BF_MSK (0x000001C0)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_BIAS_SEL_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_CLK_VREF_SEL_BF_OFF ( 9)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_CLK_VREF_SEL_BF_WID ( 6)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_CLK_VREF_SEL_BF_MSK (0x00007E00)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_LDO_CLK_VREF_SEL_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PKSNS_EN_BF_OFF (15)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PKSNS_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PKSNS_EN_BF_MSK (0x00008000)
#define RXANA_DCO_MSG_RXDCO_LDO0_RXDCO_PKSNS_EN_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXDCO_PFD0 register description at address offset 0x14
  *
  * Register default value:        0x00000020
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxdco_pfd0
  * rxdco_pfd0
  */

typedef union {
  struct {
    uint32_t RXDCO_PFD_FORCE_DN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_PFD_FORCE_UP : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t RXDCO_PFD_FORCE_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t RXDCO_PFD_MORE_GAIN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t RXDCO_PFD_PULSEWIDTH : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="4" ResetValue="0x2"
    uint32_t RXDCO_PFD_RST_B : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t  : 25;
    ///< Reserved
    ///< AccessType="RO" BitOffset="7" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxdco_pfd0_reg_t;

#define RXANA_DCO_MSG_RXDCO_PFD0_DEFAULT (0x00000020U)
#define RXANA_DCO_MSG_RXDCO_PFD0_RD_MASK (0x0000007fU)
#define RXANA_DCO_MSG_RXDCO_PFD0_WR_MASK (0x0000007fU)


#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_DN_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_DN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_DN_BF_MSK (0x00000001)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_DN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_UP_BF_OFF ( 1)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_UP_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_UP_BF_MSK (0x00000002)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_UP_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_EN_BF_OFF ( 2)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_EN_BF_MSK (0x00000004)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_FORCE_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_MORE_GAIN_BF_OFF ( 3)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_MORE_GAIN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_MORE_GAIN_BF_MSK (0x00000008)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_MORE_GAIN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_PULSEWIDTH_BF_OFF ( 4)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_PULSEWIDTH_BF_WID ( 2)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_PULSEWIDTH_BF_MSK (0x00000030)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_PULSEWIDTH_BF_DEF (0x00000020)

#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_RST_B_BF_OFF ( 6)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_RST_B_BF_MSK (0x00000040)
#define RXANA_DCO_MSG_RXDCO_PFD0_RXDCO_PFD_RST_B_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXADCCLKGEN_CTRL0 register description at address offset 0x18
  *
  * Register default value:        0x00014008
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxadcclkgen_ctrl0
  * rxadcclkgen_ctrl0
  */

typedef union {
  struct {
    uint32_t ADCCLKGEN_RATE_SEL : 5;
    ///< select falcon mode: project             rate_sel     division  falcon
    ///< 5'b10000         2 brk high freq     5'b00000        4 brk low freq
    ///< 5'b00001        8 brk low freq     5'b00010        12 brk low freq
    ///< 5'b00011        16 brk low freq     5'b00100        20 brk low freq
    ///< 5'b00101        24 brk low freq     5'b00110        28
    ///< AccessType="RW" BitOffset="0" ResetValue="0x8"
    uint32_t ADCCLKGEN_PKDT_SEL : 4;
    ///< Peak detector sw controls
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t ADCCLKGEN_SKEWDT_OSC_EN : 1;
    ///< enable low-freq path
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t ADCCLKGEN_PKDT_EN : 1;
    ///< Peak detect enable
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t ADCCLKGEN_PKDT_VREF_EN : 1;
    ///< Peak detect VREF enable. High only during peak detector calibration.Can
    ///< not be high at the same time as pkdet_sns_en
    ///< AccessType="RW" BitOffset="11" ResetValue="0x0"
    uint32_t ADCCLKGEN_PKDT_SNS_EN : 1;
    ///< Peak detect sense enable.High only during peak detector calibration.Can
    ///< not be high at the same time as pkdet_vref_en
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t ADCCLKGEN_PIDRV_EXTRFINGER_NMOS : 1;
    ///< configuration of LSB bit for nmos fingers
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t ADCCLKGEN_PIDRV_TDR_LOWFRQ_NMOS : 2;
    ///< nmos fingers controls for temperature drift
    ///< AccessType="RW" BitOffset="14" ResetValue="0x1"
    uint32_t ADCCLKGEN_PIDRV_TDR_HIGHFRQ_NMOS : 2;
    ///< pmos fingers controls for temperature drift
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t  : 14;
    ///< Reserved
    ///< AccessType="RO" BitOffset="18" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxadcclkgen_ctrl0_reg_t;

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_DEFAULT (0x00014008U)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_RD_MASK (0x0003ffffU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_WR_MASK (0x0003ffffU)


///< select falcon mode: project             rate_sel     division  falcon
///< 5'b10000         2 brk high freq     5'b00000        4 brk low freq
///< 5'b00001        8 brk low freq     5'b00010        12 brk low freq
///< 5'b00011        16 brk low freq     5'b00100        20 brk low freq
///< 5'b00101        24 brk low freq     5'b00110        28
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_RATE_SEL_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_RATE_SEL_BF_WID ( 5)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_RATE_SEL_BF_MSK (0x0000001F)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_RATE_SEL_BF_DEF (0x00000008)

///< Peak detector sw controls
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SEL_BF_OFF ( 5)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SEL_BF_WID ( 4)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SEL_BF_MSK (0x000001E0)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SEL_BF_DEF (0x00000000)

///< enable low-freq path
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_SKEWDT_OSC_EN_BF_OFF ( 9)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_SKEWDT_OSC_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_SKEWDT_OSC_EN_BF_MSK (0x00000200)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_SKEWDT_OSC_EN_BF_DEF (0x00000000)

///< Peak detect enable
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_EN_BF_OFF (10)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_EN_BF_MSK (0x00000400)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_EN_BF_DEF (0x00000000)

///< Peak detect VREF enable. High only during peak detector calibration.Can
///< not be high at the same time as pkdet_sns_en
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_VREF_EN_BF_OFF (11)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_VREF_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_VREF_EN_BF_MSK (0x00000800)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_VREF_EN_BF_DEF (0x00000000)

///< Peak detect sense enable.High only during peak detector calibration.Can
///< not be high at the same time as pkdet_vref_en
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SNS_EN_BF_OFF (12)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SNS_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SNS_EN_BF_MSK (0x00001000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PKDT_SNS_EN_BF_DEF (0x00000000)

///< configuration of LSB bit for nmos fingers
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_EXTRFINGER_NMOS_BF_OFF (13)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_EXTRFINGER_NMOS_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_EXTRFINGER_NMOS_BF_MSK (0x00002000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_EXTRFINGER_NMOS_BF_DEF (0x00000000)

///< nmos fingers controls for temperature drift
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_LOWFRQ_NMOS_BF_OFF (14)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_LOWFRQ_NMOS_BF_WID ( 2)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_LOWFRQ_NMOS_BF_MSK (0x0000C000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_LOWFRQ_NMOS_BF_DEF (0x00004000)

///< pmos fingers controls for temperature drift
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_NMOS_BF_OFF (16)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_NMOS_BF_WID ( 2)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_NMOS_BF_MSK (0x00030000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_NMOS_BF_DEF (0x00010000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXADCCLKGEN_CTRL1 register description at address offset 0x1c
  *
  * Register default value:        0x0005000A
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxadcclkgen_ctrl1
  * rxadcclkgen_ctrl1
  */

typedef union {
  struct {
    uint32_t ADCCLKGEN_PIDRV_EXTRFINGER_PMOS : 1;
    ///< configuration of LSB bit for pmos fingers
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t ADCCLKGEN_PIDRV_TDR_LOWFRQ_PMOS : 2;
    ///< pmos fingers controls for temperature drift (high-freq)
    ///< AccessType="RW" BitOffset="1" ResetValue="0x1"
    uint32_t ADCCLKGEN_PIDRV_TDR_HIGHFRQ_PMOS : 2;
    ///< pmos fingers controls for temperature drift (low-freq)
    ///< AccessType="RW" BitOffset="3" ResetValue="0x1"
    uint32_t ADCCLKGEN_FIFO_READ_DIVFRAC0P5_EN : 1;
    ///< enable 0p5 div ratios
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t ADCCLKGEN_FIFO_READ_DIVFRAC0P25_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t ADCCLKGEN_FIFO_READ_DIVRATIO : 9;
    ///< pcs divide ratio
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t ADCCLKGEN_DIVCLKPATH_EN : 1;
    ///< enable fifo_read* clocks
    ///< AccessType="RW" BitOffset="16" ResetValue="0x1"
    uint32_t ADCCLKGEN_REGDRV_BLEED_TUNE : 3;
    ///< enable reg bleeds
    ///< AccessType="RW" BitOffset="17" ResetValue="0x2"
    uint32_t ADCCLKGEN_RX_CLOCKPATH_PD_B : 1;
    ///< synchronous reset
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t ADCCLKGEN_ACCBFR_RST_B : 1;
    ///< early powerup for acc buffer in fifogen mode (tied hi other modes)
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t ADCCLKGEN_RX_CLOCKPATH_BTI_EN : 1;
    ///< enables bti propagation in clkgen
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t ADCCLKGEN_RX_CLOCKPATH_B : 1;
    ///< clkgen PD
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t  : 8;
    ///< Reserved
    ///< AccessType="RO" BitOffset="24" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxadcclkgen_ctrl1_reg_t;

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_DEFAULT (0x0005000aU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_RD_MASK (0x00ffffffU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_WR_MASK (0x00ffffffU)


///< configuration of LSB bit for pmos fingers
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_EXTRFINGER_PMOS_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_EXTRFINGER_PMOS_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_EXTRFINGER_PMOS_BF_MSK (0x00000001)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_EXTRFINGER_PMOS_BF_DEF (0x00000000)

///< pmos fingers controls for temperature drift (high-freq)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_LOWFRQ_PMOS_BF_OFF ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_LOWFRQ_PMOS_BF_WID ( 2)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_LOWFRQ_PMOS_BF_MSK (0x00000006)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_LOWFRQ_PMOS_BF_DEF (0x00000002)

///< pmos fingers controls for temperature drift (low-freq)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_PMOS_BF_OFF ( 3)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_PMOS_BF_WID ( 2)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_PMOS_BF_MSK (0x00000018)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_PIDRV_TDR_HIGHFRQ_PMOS_BF_DEF (0x00000008)

///< enable 0p5 div ratios
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P5_EN_BF_OFF ( 5)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P5_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P5_EN_BF_MSK (0x00000020)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P5_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P25_EN_BF_OFF ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P25_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P25_EN_BF_MSK (0x00000040)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVFRAC0P25_EN_BF_DEF (0x00000000)

///< pcs divide ratio
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVRATIO_BF_OFF ( 7)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVRATIO_BF_WID ( 9)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVRATIO_BF_MSK (0x0000FF80)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_FIFO_READ_DIVRATIO_BF_DEF (0x00000000)

///< enable fifo_read* clocks
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_DIVCLKPATH_EN_BF_OFF (16)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_DIVCLKPATH_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_DIVCLKPATH_EN_BF_MSK (0x00010000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_DIVCLKPATH_EN_BF_DEF (0x00010000)

///< enable reg bleeds
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_REGDRV_BLEED_TUNE_BF_OFF (17)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_REGDRV_BLEED_TUNE_BF_WID ( 3)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_REGDRV_BLEED_TUNE_BF_MSK (0x000E0000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_REGDRV_BLEED_TUNE_BF_DEF (0x00040000)

///< synchronous reset
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_PD_B_BF_OFF (20)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_PD_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_PD_B_BF_MSK (0x00100000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_PD_B_BF_DEF (0x00000000)

///< early powerup for acc buffer in fifogen mode (tied hi other modes)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_ACCBFR_RST_B_BF_OFF (21)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_ACCBFR_RST_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_ACCBFR_RST_B_BF_MSK (0x00200000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_ACCBFR_RST_B_BF_DEF (0x00000000)

///< enables bti propagation in clkgen
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_BTI_EN_BF_OFF (22)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_BTI_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_BTI_EN_BF_MSK (0x00400000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_BTI_EN_BF_DEF (0x00000000)

///< clkgen PD
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_B_BF_OFF (23)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_B_BF_MSK (0x00800000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADCCLKGEN_RX_CLKPATH_B_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXADCCLKGEN_CTRL2 register description at address offset 0x20
  *
  * Register default value:        0x13131313
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxadcclkgen_ctrl2
  * rxadcclkgen_ctrl2
  */

typedef union {
  struct {
    uint32_t ADCCLKGEN_PIDRV_PH0_NMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="0" ResetValue="0x13"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t ADCCLKGEN_PIDRV_PH180_NMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="8" ResetValue="0x13"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="14" ResetValue="None"
    uint32_t ADCCLKGEN_PIDRV_PH90_NMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="16" ResetValue="0x13"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="22" ResetValue="None"
    uint32_t ADCCLKGEN_PIDRV_PH270_NMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="24" ResetValue="0x13"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="30" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxadcclkgen_ctrl2_reg_t;

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_DEFAULT (0x13131313U)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_RD_MASK (0x3f3f3f3fU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_WR_MASK (0x3f3f3f3fU)


///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH0_NMOS_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH0_NMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH0_NMOS_BF_MSK (0x0000003F)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH0_NMOS_BF_DEF (0x00000013)

///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH180_NMOS_BF_OFF ( 8)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH180_NMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH180_NMOS_BF_MSK (0x00003F00)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH180_NMOS_BF_DEF (0x00001300)

///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH90_NMOS_BF_OFF (16)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH90_NMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH90_NMOS_BF_MSK (0x003F0000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH90_NMOS_BF_DEF (0x00130000)

///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH270_NMOS_BF_OFF (24)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH270_NMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH270_NMOS_BF_MSK (0x3F000000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADCCLKGEN_PIDRV_PH270_NMOS_BF_DEF (0x13000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXADCCLKGEN_CTRL3 register description at address offset 0x24
  *
  * Register default value:        0x2C2C2C2C
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxadcclkgen_ctrl3
  * rxadcclkgen_ctrl3
  */

typedef union {
  struct {
    uint32_t ADCCLKGEN_PIDRV_PH0_PMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="0" ResetValue="0x2C"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
    uint32_t ADCCLKGEN_PIDRV_PH180_PMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="8" ResetValue="0x2C"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="14" ResetValue="None"
    uint32_t ADCCLKGEN_PIDRV_PH90_PMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="16" ResetValue="0x2C"
    uint32_t  : 2;
    ///< Reserved
    ///< AccessType="RO" BitOffset="22" ResetValue="None"
    uint32_t ADCCLKGEN_PIDRV_PH270_PMOS : 6;
    ///< PIDRV drive strength codes
    ///< AccessType="RW" BitOffset="24" ResetValue="0x2C"
    uint32_t ADCCLKGEN_REGDRV_PD_B : 1;
    ///< power down regulator
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t  : 1;
    ///< Reserved
    ///< AccessType="RO" BitOffset="31" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxadcclkgen_ctrl3_reg_t;

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_DEFAULT (0x2c2c2c2cU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_RD_MASK (0x7f3f3f3fU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_WR_MASK (0x7f3f3f3fU)


///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH0_PMOS_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH0_PMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH0_PMOS_BF_MSK (0x0000003F)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH0_PMOS_BF_DEF (0x0000002C)

///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH180_PMOS_BF_OFF ( 8)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH180_PMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH180_PMOS_BF_MSK (0x00003F00)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH180_PMOS_BF_DEF (0x00002C00)

///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH90_PMOS_BF_OFF (16)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH90_PMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH90_PMOS_BF_MSK (0x003F0000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH90_PMOS_BF_DEF (0x002C0000)

///< PIDRV drive strength codes
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH270_PMOS_BF_OFF (24)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH270_PMOS_BF_WID ( 6)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH270_PMOS_BF_MSK (0x3F000000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_PIDRV_PH270_PMOS_BF_DEF (0x2C000000)

///< power down regulator
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_REGDRV_PD_B_BF_OFF (30)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_REGDRV_PD_B_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_REGDRV_PD_B_BF_MSK (0x40000000)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADCCLKGEN_REGDRV_PD_B_BF_DEF (0x00000000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXADCCLKGEN_CTRL4 register description at address offset 0x28
  *
  * Register default value:        0x00001000
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxadcclkgen_ctrl4
  * rxadcclkgen_ctrl4
  */

typedef union {
  struct {
    uint32_t ADCCLKGEN_DFX : 8;
    ///< HS mon controls
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RXDCO_A2F_DIV_SEL : 2;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t ADCCLKGEN_FIFO_READ_DIV_EN : 1;
    ///< ---
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t VARC_GAIN_SEL : 3;
    ///< ---
    ///< AccessType="RW" BitOffset="11" ResetValue="0x2"
    uint32_t  : 18;
    ///< Reserved
    ///< AccessType="RO" BitOffset="14" ResetValue="None"
  } ;
  uint32_t value;
} rxana_dco_msg_rxadcclkgen_ctrl4_reg_t;

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_DEFAULT (0x00001000U)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_RD_MASK (0x00003fffU)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_WR_MASK (0x00003fffU)


///< HS mon controls
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_DFX_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_DFX_BF_WID ( 8)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_DFX_BF_MSK (0x000000FF)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_DFX_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_RXDCO_A2F_DIV_SEL_BF_OFF ( 8)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_RXDCO_A2F_DIV_SEL_BF_WID ( 2)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_RXDCO_A2F_DIV_SEL_BF_MSK (0x00000300)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_RXDCO_A2F_DIV_SEL_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_FIFO_READ_DIV_EN_BF_OFF (10)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_FIFO_READ_DIV_EN_BF_WID ( 1)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_FIFO_READ_DIV_EN_BF_MSK (0x00000400)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADCCLKGEN_FIFO_READ_DIV_EN_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_VARC_GAIN_SEL_BF_OFF (11)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_VARC_GAIN_SEL_BF_WID ( 3)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_VARC_GAIN_SEL_BF_MSK (0x00003800)
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_VARC_GAIN_SEL_BF_DEF (0x00001000)


/** @brief RXANA_DCO_REGS_MSG_RXANA_DCO_REGS_RXADCCLKGEN_SPARE0 register description at address offset 0x2c
  *
  * Register default value:        0xF0000000
  * Register full path in IP: RXANA_DCO_regs_MSG/RXANA_DCO_regs/rxadcclkgen_spare0
  * rxadcclkgen_spare0
  */

typedef union {
  struct {
    uint32_t ADCCLKGEN_SPARE : 8;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RX_DCO_SPARE : 24;
    ///< ---
    ///< AccessType="RW" BitOffset="8" ResetValue="0xF00000"
  } ;
  uint32_t value;
} rxana_dco_msg_rxadcclkgen_spare0_reg_t;

#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_DEFAULT (0xf0000000U)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_RD_MASK (0xffffffffU)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_WR_MASK (0xffffffffU)


#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_ADCCLKGEN_SPARE_BF_OFF ( 0)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_ADCCLKGEN_SPARE_BF_WID ( 8)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_ADCCLKGEN_SPARE_BF_MSK (0x000000FF)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_ADCCLKGEN_SPARE_BF_DEF (0x00000000)

#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_RX_DCO_SPARE_BF_OFF ( 8)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_RX_DCO_SPARE_BF_WID (24)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_RX_DCO_SPARE_BF_MSK (0xFFFFFF00)
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_RX_DCO_SPARE_BF_DEF (0xF0000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define RXANA_DCO_MSG_RXDCO_CTRL0_REG(_BASE) ((rxana_dco_msg_rxdco_ctrl0_reg_t*) RXANA_DCO_MSG_RXDCO_CTRL0_ADR(_BASE))
#define RXANA_DCO_MSG_RXDCODIV_CTRL0_REG(_BASE) ((rxana_dco_msg_rxdcodiv_ctrl0_reg_t*) RXANA_DCO_MSG_RXDCODIV_CTRL0_ADR(_BASE))
#define RXANA_DCO_MSG_RXDCODIV_CTRL1_REG(_BASE) ((rxana_dco_msg_rxdcodiv_ctrl1_reg_t*) RXANA_DCO_MSG_RXDCODIV_CTRL1_ADR(_BASE))
#define RXANA_DCO_MSG_RXDCO_DFX0_REG(_BASE) ((rxana_dco_msg_rxdco_dfx0_reg_t*) RXANA_DCO_MSG_RXDCO_DFX0_ADR(_BASE))
#define RXANA_DCO_MSG_RXDCO_LDO0_REG(_BASE) ((rxana_dco_msg_rxdco_ldo0_reg_t*) RXANA_DCO_MSG_RXDCO_LDO0_ADR(_BASE))
#define RXANA_DCO_MSG_RXDCO_PFD0_REG(_BASE) ((rxana_dco_msg_rxdco_pfd0_reg_t*) RXANA_DCO_MSG_RXDCO_PFD0_ADR(_BASE))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_REG(_BASE) ((rxana_dco_msg_rxadcclkgen_ctrl0_reg_t*) RXANA_DCO_MSG_RXADCCLKGEN_CTRL0_ADR(_BASE))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_REG(_BASE) ((rxana_dco_msg_rxadcclkgen_ctrl1_reg_t*) RXANA_DCO_MSG_RXADCCLKGEN_CTRL1_ADR(_BASE))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_REG(_BASE) ((rxana_dco_msg_rxadcclkgen_ctrl2_reg_t*) RXANA_DCO_MSG_RXADCCLKGEN_CTRL2_ADR(_BASE))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_REG(_BASE) ((rxana_dco_msg_rxadcclkgen_ctrl3_reg_t*) RXANA_DCO_MSG_RXADCCLKGEN_CTRL3_ADR(_BASE))
#define RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_REG(_BASE) ((rxana_dco_msg_rxadcclkgen_ctrl4_reg_t*) RXANA_DCO_MSG_RXADCCLKGEN_CTRL4_ADR(_BASE))
#define RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_REG(_BASE) ((rxana_dco_msg_rxadcclkgen_spare0_reg_t*) RXANA_DCO_MSG_RXADCCLKGEN_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    rxana_dco_msg_rxdco_ctrl0_reg_t RXDCO_CTRL0; /*< Address offset = 0x0 */
    rxana_dco_msg_rxdcodiv_ctrl0_reg_t RXDCODIV_CTRL0; /*< Address offset = 0x4 */
    rxana_dco_msg_rxdcodiv_ctrl1_reg_t RXDCODIV_CTRL1; /*< Address offset = 0x8 */
    rxana_dco_msg_rxdco_dfx0_reg_t RXDCO_DFX0; /*< Address offset = 0xc */
    rxana_dco_msg_rxdco_ldo0_reg_t RXDCO_LDO0; /*< Address offset = 0x10 */
    rxana_dco_msg_rxdco_pfd0_reg_t RXDCO_PFD0; /*< Address offset = 0x14 */
    rxana_dco_msg_rxadcclkgen_ctrl0_reg_t RXADCCLKGEN_CTRL0; /*< Address offset = 0x18 */
    rxana_dco_msg_rxadcclkgen_ctrl1_reg_t RXADCCLKGEN_CTRL1; /*< Address offset = 0x1c */
    rxana_dco_msg_rxadcclkgen_ctrl2_reg_t RXADCCLKGEN_CTRL2; /*< Address offset = 0x20 */
    rxana_dco_msg_rxadcclkgen_ctrl3_reg_t RXADCCLKGEN_CTRL3; /*< Address offset = 0x24 */
    rxana_dco_msg_rxadcclkgen_ctrl4_reg_t RXADCCLKGEN_CTRL4; /*< Address offset = 0x28 */
    rxana_dco_msg_rxadcclkgen_spare0_reg_t RXADCCLKGEN_SPARE0; /*< Address offset = 0x2c */
} rxana_dco_msg_t;     // size: 0x0030

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_GLOBAL  ((rxana_dco_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_DCO_GLOBAL_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q0      ((rxana_dco_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q0_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q1      ((rxana_dco_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q1_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q2      ((rxana_dco_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q2_BASE)
#define DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q3      ((rxana_dco_msg_t*) DLNK_JESD0_PHY_PMA0_RXANA_DCO_Q3_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_GLOBAL  ((rxana_dco_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_DCO_GLOBAL_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q0      ((rxana_dco_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q0_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q1      ((rxana_dco_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q1_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q2      ((rxana_dco_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q2_BASE)
#define DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q3      ((rxana_dco_msg_t*) DLNK_JESD1_PHY_PMA0_RXANA_DCO_Q3_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_GLOBAL  ((rxana_dco_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_DCO_GLOBAL_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q0      ((rxana_dco_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q0_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q1      ((rxana_dco_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q1_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q2      ((rxana_dco_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q2_BASE)
#define DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q3      ((rxana_dco_msg_t*) DLNK_JESD2_PHY_PMA0_RXANA_DCO_Q3_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_GLOBAL  ((rxana_dco_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_DCO_GLOBAL_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q0      ((rxana_dco_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q0_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q1      ((rxana_dco_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q1_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q2      ((rxana_dco_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q2_BASE)
#define DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q3      ((rxana_dco_msg_t*) DLNK_JESD3_PHY_PMA0_RXANA_DCO_Q3_BASE)

// ******************************************* /Address Space

#endif      // _RXANA_DCO_MSG_H_

