Analysis & Synthesis report for S4PU-16
Fri Oct 19 20:34:25 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state
 11. User-Specified and Inferred Latches
 12. Logic Cells Representing Combinational Loops
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
 16. Source assignments for S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
 17. Source assignments for S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated
 18. Source assignments for S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated
 19. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0
 20. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU
 21. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK
 22. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK
 23. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU
 24. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A
 25. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG
 26. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK
 27. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG
 29. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP
 30. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR
 31. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET
 32. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN
 33. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK
 34. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG
 36. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP
 37. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR
 38. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN
 39. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG
 40. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D
 41. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG
 42. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST
 43. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR
 44. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG"
 48. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D"
 49. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG"
 50. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK"
 51. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET"
 52. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG"
 53. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A"
 54. Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 19 20:34:25 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; S4PU-16                                         ;
; Top-level Entity Name              ; DE2                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 737                                             ;
;     Total combinational functions  ; 735                                             ;
;     Dedicated logic registers      ; 121                                             ;
; Total registers                    ; 121                                             ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 335,872                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2                ; S4PU-16            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+---------+
; vhdl/s4pu/S4PU_Datapath.vhd        ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd        ;         ;
; vhdl/combinatorial/Multiplexer.vhd ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd ;         ;
; vhdl/sequential/Reg.vhd            ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd            ;         ;
; vhdl/combinatorial/ALU_16.vhd      ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd      ;         ;
; vhdl/sequential/LIFO_Stack.vhd     ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd     ;         ;
; magic/onchip_ram/onchip_ram.vhd    ; yes             ; User Wizard-Generated File       ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd    ;         ;
; vhdl/s4pu/S4PU_Control.vhd         ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd         ;         ;
; vhdl/s4pu/S4PU.vhd                 ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd                 ;         ;
; vhdl/s4pu/S4PU_Daughterboard.vhd   ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd   ;         ;
; magic/main_ram/main_ram.vhd        ; yes             ; User Wizard-Generated File       ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd        ;         ;
; magic/prog_rom/prog_rom.vhd        ; yes             ; User Wizard-Generated File       ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd        ;         ;
; memory/prog.mif                    ; yes             ; User Memory Initialization File  ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/memory/prog.mif                    ;         ;
; vhdl/DE2.vhd                       ; yes             ; User VHDL File                   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/DE2.vhd                       ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                         ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                         ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                         ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                       ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_vsa1.tdf             ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_vsa1.tdf             ;         ;
; db/altsyncram_l1b1.tdf             ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf             ;         ;
; db/decode_4oa.tdf                  ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/decode_4oa.tdf                  ;         ;
; db/mux_3kb.tdf                     ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/mux_3kb.tdf                     ;         ;
; db/altsyncram_ph81.tdf             ; yes             ; Auto-Generated Megafunction      ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_ph81.tdf             ;         ;
+------------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 737      ;
;                                             ;          ;
; Total combinational functions               ; 735      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 418      ;
;     -- 3 input functions                    ; 261      ;
;     -- <=2 input functions                  ; 56       ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 626      ;
;     -- arithmetic mode                      ; 109      ;
;                                             ;          ;
; Total registers                             ; 121      ;
;     -- Dedicated logic registers            ; 121      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 36       ;
; Total memory bits                           ; 335872   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 233      ;
; Total fan-out                               ; 4485     ;
; Average fan-out                             ; 4.47     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2                                                  ; 735 (42)          ; 121 (0)      ; 335872      ; 0            ; 0       ; 0         ; 36   ; 0            ; |DE2                                                                                                                                                                       ; work         ;
;    |S4PU_Daughterboard:U0|                            ; 693 (71)          ; 121 (16)     ; 335872      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0                                                                                                                                                 ; work         ;
;       |S4PU:CPU|                                      ; 582 (0)           ; 103 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU                                                                                                                                        ; work         ;
;          |S4PU_Control:CONTROL_BLOCK|                 ; 116 (116)         ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK                                                                                                             ; work         ;
;          |S4PU_Datapath:OPERATIVE_BLOCK|              ; 466 (0)           ; 64 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK                                                                                                          ; work         ;
;             |ALU_16:ALU|                              ; 189 (189)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU                                                                                               ; work         ;
;             |LIFO_Stack:DATA_STACK|                   ; 43 (35)           ; 8 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK                                                                                    ; work         ;
;                |Reg:TOS_POINTER_REG|                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG                                                                ; work         ;
;                |onchip_ram:MEMORY|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY                                                                  ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                  ; work         ;
;                      |altsyncram_vsa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated   ; work         ;
;             |LIFO_Stack:RETURN_STACK|                 ; 35 (27)           ; 8 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK                                                                                  ; work         ;
;                |Reg:TOS_POINTER_REG|                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG                                                              ; work         ;
;                |onchip_ram:MEMORY|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY                                                                ; work         ;
;                   |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                ; work         ;
;                      |altsyncram_vsa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ; work         ;
;             |Multiplexer:MUX_ADDR|                    ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR                                                                                     ; work         ;
;             |Multiplexer:MUX_ALU_A|                   ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A                                                                                    ; work         ;
;             |Multiplexer:MUX_DS_IN|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN                                                                                    ; work         ;
;             |Multiplexer:MUX_DS_OFFSET|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET                                                                                ; work         ;
;             |Multiplexer:MUX_INST|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST                                                                                     ; work         ;
;             |Multiplexer:MUX_PC_D|                    ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D                                                                                     ; work         ;
;             |Multiplexer:MUX_RS_IN|                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN                                                                                    ; work         ;
;             |Reg:CIR_REG|                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG                                                                                              ; work         ;
;             |Reg:PC_REG|                              ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG                                                                                               ; work         ;
;             |Reg:TOS_REG|                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG                                                                                              ; work         ;
;       |main_ram:MAIN_MEMORY|                          ; 40 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|            ; 40 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                                                            ; work         ;
;             |altsyncram_l1b1:auto_generated|          ; 40 (0)            ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated                                                             ; work         ;
;                |decode_4oa:decode3|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:decode3                                          ; work         ;
;                |decode_4oa:deep_decode|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:deep_decode                                      ; work         ;
;                |mux_3kb:mux2|                         ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|mux_3kb:mux2                                                ; work         ;
;       |prog_rom:PROGRAM_MEMORY|                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY                                                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                                                         ; work         ;
;             |altsyncram_ph81:auto_generated|          ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated                                                          ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------+
; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096   ; None              ;
; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096   ; None              ;
; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144 ; None              ;
; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM         ; 4096         ; 16           ; --           ; --           ; 65536  ; ./memory/prog.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                             ; IP Include File                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY   ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2|S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY                                                             ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd     ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE2|S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY                                                          ; /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+
; Name                   ; curr_state.ALU_SBR ; curr_state.ALU_SBL ; curr_state.SWAP_1 ; curr_state.SWAP_0 ; curr_state.DUP ; curr_state.ALU_SAR ; curr_state.ALU_SAL ; curr_state.ALU_POS ; curr_state.ALU_NEG ; curr_state.ALU_ZER ; curr_state.ALU_GREATER ; curr_state.ALU_LESS ; curr_state.ALU_EQUAL ; curr_state.ALU_DEC ; curr_state.ALU_INC ; curr_state.ALU_SUB ; curr_state.ALU_ADD ; curr_state.ALU_XOR ; curr_state.ALU_AND ; curr_state.ALU_OR ; curr_state.ALU_NOT ; curr_state.R_FROM ; curr_state.TO_R ; curr_state.PICK_1 ; curr_state.PICK_0 ; curr_state.LIT ; curr_state.DROP ; curr_state.RET ; curr_state.BRANCH ; curr_state.IF_TRUE ; curr_state.IF_FALSE ; curr_state.STORE_1 ; curr_state.STORE_0 ; curr_state.LOAD_1 ; curr_state.LOAD_0 ; curr_state.CALL ; curr_state.DECODE ; curr_state.FETCH ; curr_state.RESET ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+
; curr_state.RESET       ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 0                ;
; curr_state.FETCH       ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 1                ; 1                ;
; curr_state.DECODE      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 1                 ; 0                ; 1                ;
; curr_state.CALL        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1               ; 0                 ; 0                ; 1                ;
; curr_state.LOAD_0      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.LOAD_1      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.STORE_0     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.STORE_1     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.IF_FALSE    ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.IF_TRUE     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 1                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.BRANCH      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 1                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.RET         ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 1              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.DROP        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 1               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.LIT         ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 1              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.PICK_0      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 1                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.PICK_1      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 1                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.TO_R        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.R_FROM      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_NOT     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_OR      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_AND     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_XOR     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_ADD     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SUB     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_INC     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_DEC     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_EQUAL   ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_LESS    ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 1                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_GREATER ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_ZER     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_NEG     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_POS     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SAL     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SAR     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.DUP         ; 0                  ; 0                  ; 0                 ; 0                 ; 1              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.SWAP_0      ; 0                  ; 0                  ; 0                 ; 1                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.SWAP_1      ; 0                  ; 0                  ; 1                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SBL     ; 0                  ; 1                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SBR     ; 1                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LEDR[0]$latch                                       ; LEDR                ; yes                    ;
; LEDR[1]$latch                                       ; LEDR                ; yes                    ;
; LEDR[2]$latch                                       ; LEDR                ; yes                    ;
; LEDR[3]$latch                                       ; LEDR                ; yes                    ;
; LEDR[4]$latch                                       ; LEDR                ; yes                    ;
; LEDR[5]$latch                                       ; LEDR                ; yes                    ;
; LEDR[6]$latch                                       ; LEDR                ; yes                    ;
; LEDR[7]$latch                                       ; LEDR                ; yes                    ;
; LEDR[8]$latch                                       ; LEDR                ; yes                    ;
; LEDR[9]$latch                                       ; LEDR                ; yes                    ;
; LEDR[10]$latch                                      ; LEDR                ; yes                    ;
; LEDR[11]$latch                                      ; LEDR                ; yes                    ;
; LEDR[12]$latch                                      ; LEDR                ; yes                    ;
; LEDR[13]$latch                                      ; LEDR                ; yes                    ;
; LEDR[14]$latch                                      ; LEDR                ; yes                    ;
; LEDR[15]$latch                                      ; LEDR                ; yes                    ;
; readdata[10]                                        ; readdata            ; yes                    ;
; readdata[11]                                        ; readdata            ; yes                    ;
; readdata[12]                                        ; readdata            ; yes                    ;
; readdata[13]                                        ; readdata            ; yes                    ;
; readdata[14]                                        ; readdata            ; yes                    ;
; readdata[15]                                        ; readdata            ; yes                    ;
; readdata[6]                                         ; readdata            ; yes                    ;
; readdata[7]                                         ; readdata            ; yes                    ;
; readdata[8]                                         ; readdata            ; yes                    ;
; readdata[9]                                         ; readdata            ; yes                    ;
; readdata[4]                                         ; readdata            ; yes                    ;
; readdata[3]                                         ; readdata            ; yes                    ;
; readdata[2]                                         ; readdata            ; yes                    ;
; readdata[1]                                         ; readdata            ; yes                    ;
; readdata[0]                                         ; readdata            ; yes                    ;
; readdata[5]                                         ; readdata            ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; S4PU_Daughterboard:U0|cpu_readdata~0                   ;   ;
; S4PU_Daughterboard:U0|cpu_readdata~2                   ;   ;
; S4PU_Daughterboard:U0|cpu_readdata~3                   ;   ;
; Number of logic cells representing combinational loops ; 3 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 121   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR|Mux2   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR|Mux5 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|cpu_readdata[13]                                                                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux6                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux9                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D|Mux9                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.IF_FALSE                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux1                                   ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux4                                   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux13                                  ;
; 34:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; No         ; |DE2|S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.RESET                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; arch           ; 16    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; arch           ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
; fan_in         ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                         ;
; addr           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_vsa1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                              ;
; fan_in         ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                              ;
; fan_in         ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                             ;
; fan_in         ; 2     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
; fan_in         ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                           ;
; addr           ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vsa1      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                ;
; fan_in         ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                ;
; fan_in         ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                         ;
; fan_in         ; 2     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                        ;
; fan_in         ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                        ;
; fan_in         ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                        ;
; fan_in         ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_l1b1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ./memory/prog.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ph81      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                      ;
; Entity Instance                           ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                            ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG" ;
+-------+-------+----------+---------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D" ;
+---------------+-------+----------+----------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                    ;
+---------------+-------+----------+----------------------------------------------------------------------------+
; mux_in[30..0] ; Input ; Info     ; Stuck at VCC                                                               ;
; mux_in[31]    ; Input ; Info     ; Stuck at GND                                                               ;
+---------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK" ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                              ;
+--------+-------+----------+--------------------------------------------------------------------------------------+
; offset ; Input ; Info     ; Stuck at GND                                                                         ;
+--------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET" ;
+--------------+-------+----------+----------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------+
; mux_in[7..0] ; Input ; Info     ; Stuck at GND                                                                     ;
+--------------+-------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG" ;
+-------+-------+----------+---------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                   ;
+-------+-------+----------+---------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                              ;
+-------+-------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A" ;
+----------------+-------+----------+----------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------+
; mux_in[47..32] ; Input ; Info     ; Stuck at VCC                                                               ;
; mux_in[31..17] ; Input ; Info     ; Stuck at GND                                                               ;
; mux_in[15..0]  ; Input ; Info     ; Stuck at GND                                                               ;
; mux_in[16]     ; Input ; Info     ; Stuck at VCC                                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 19 20:34:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Datapath.vhd
    Info (12022): Found design unit 1: S4PU_Datapath-operative_v0
    Info (12023): Found entity 1: S4PU_Datapath
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/combinatorial/Multiplexer.vhd
    Info (12022): Found design unit 1: Multiplexer-vectorial
    Info (12023): Found entity 1: Multiplexer
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sequential/Reg.vhd
    Info (12022): Found design unit 1: Reg-canonical
    Info (12023): Found entity 1: Reg
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/combinatorial/ALU_16.vhd
    Info (12022): Found design unit 1: ALU_16-parallel
    Info (12023): Found entity 1: ALU_16
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sequential/LIFO_Stack.vhd
    Info (12022): Found design unit 1: LIFO_Stack-altera_onchip
    Info (12023): Found entity 1: LIFO_Stack
Info (12021): Found 2 design units, including 1 entities, in source file magic/onchip_ram/onchip_ram.vhd
    Info (12022): Found design unit 1: onchip_ram-SYN
    Info (12023): Found entity 1: onchip_ram
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Control.vhd
    Info (12022): Found design unit 1: S4PU_Control-fsm_v0
    Info (12023): Found entity 1: S4PU_Control
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU.vhd
    Info (12022): Found design unit 1: S4PU-composite
    Info (12023): Found entity 1: S4PU
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Daughterboard.vhd
    Info (12022): Found design unit 1: S4PU_Daughterboard-embedded_v0
    Info (12023): Found entity 1: S4PU_Daughterboard
Info (12021): Found 2 design units, including 1 entities, in source file magic/main_ram/main_ram.vhd
    Info (12022): Found design unit 1: main_ram-SYN
    Info (12023): Found entity 1: main_ram
Info (12021): Found 2 design units, including 1 entities, in source file magic/prog_rom/prog_rom.vhd
    Info (12022): Found design unit 1: prog_rom-SYN
    Info (12023): Found entity 1: prog_rom
Info (12021): Found 3 design units, including 1 entities, in source file vhdl/DE2.vhd
    Info (12022): Found design unit 1: DE2-nios2_computer
    Info (12022): Found design unit 2: DE2-stack_computer
    Info (12023): Found entity 1: DE2
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration.vhd
    Info (12022): Found design unit 1: integration-rtl
    Info (12023): Found entity 1: integration
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_nios2_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_onchip_mem_nios2_s1_translator.vhd
    Info (12022): Found design unit 1: integration_onchip_mem_nios2_s1_translator-rtl
    Info (12023): Found entity 1: integration_onchip_mem_nios2_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: integration_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: integration_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: integration_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: integration_sysid_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_led_pio_s1_translator.vhd
    Info (12022): Found design unit 1: integration_led_pio_s1_translator-rtl
    Info (12023): Found entity 1: integration_led_pio_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_nios2_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file integration/synthesis/integration_nios2_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_data_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_irq_mapper.sv
    Info (12023): Found entity 1: integration_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file integration/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: integration_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_rsp_xbar_mux.sv
    Info (12023): Found entity 1: integration_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: integration_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_rsp_xbar_demux.sv
    Info (12023): Found entity 1: integration_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_cmd_xbar_mux.sv
    Info (12023): Found entity 1: integration_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: integration_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_cmd_xbar_demux.sv
    Info (12023): Found entity 1: integration_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file integration/synthesis/submodules/integration_id_router_002.sv
    Info (12023): Found entity 1: integration_id_router_002_default_decode
    Info (12023): Found entity 2: integration_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file integration/synthesis/submodules/integration_id_router.sv
    Info (12023): Found entity 1: integration_id_router_default_decode
    Info (12023): Found entity 2: integration_id_router
Info (12021): Found 2 design units, including 2 entities, in source file integration/synthesis/submodules/integration_addr_router_001.sv
    Info (12023): Found entity 1: integration_addr_router_001_default_decode
    Info (12023): Found entity 2: integration_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file integration/synthesis/submodules/integration_addr_router.sv
    Info (12023): Found entity 1: integration_addr_router_default_decode
    Info (12023): Found entity 2: integration_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_led_pio.v
    Info (12023): Found entity 1: integration_led_pio
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_sysid.v
    Info (12023): Found entity 1: integration_sysid
Info (12021): Found 5 design units, including 5 entities, in source file integration/synthesis/submodules/integration_jtag_uart.v
    Info (12023): Found entity 1: integration_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: integration_jtag_uart_scfifo_w
    Info (12023): Found entity 3: integration_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: integration_jtag_uart_scfifo_r
    Info (12023): Found entity 5: integration_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_nios2_cpu_oci_test_bench.v
    Info (12023): Found entity 1: integration_nios2_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: integration_nios2_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_tck
Info (12021): Found 23 design units, including 23 entities, in source file integration/synthesis/submodules/integration_nios2_cpu.v
    Info (12023): Found entity 1: integration_nios2_cpu_ic_data_module
    Info (12023): Found entity 2: integration_nios2_cpu_ic_tag_module
    Info (12023): Found entity 3: integration_nios2_cpu_register_bank_a_module
    Info (12023): Found entity 4: integration_nios2_cpu_register_bank_b_module
    Info (12023): Found entity 5: integration_nios2_cpu_nios2_oci_debug
    Info (12023): Found entity 6: integration_nios2_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: integration_nios2_cpu_nios2_ocimem
    Info (12023): Found entity 8: integration_nios2_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: integration_nios2_cpu_nios2_oci_break
    Info (12023): Found entity 10: integration_nios2_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: integration_nios2_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: integration_nios2_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: integration_nios2_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: integration_nios2_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: integration_nios2_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: integration_nios2_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: integration_nios2_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: integration_nios2_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: integration_nios2_cpu_nios2_oci_pib
    Info (12023): Found entity 20: integration_nios2_cpu_nios2_oci_im
    Info (12023): Found entity 21: integration_nios2_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: integration_nios2_cpu_nios2_oci
    Info (12023): Found entity 23: integration_nios2_cpu
Info (12021): Found 1 design units, including 1 entities, in source file integration/synthesis/submodules/integration_onchip_mem_nios2.v
    Info (12023): Found entity 1: integration_onchip_mem_nios2
Info (12127): Elaborating entity "DE2" for the top level hierarchy
Info (10041): Inferred latch for "LEDR[0]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[1]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[2]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[3]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[4]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[5]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[6]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[7]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[8]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[9]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[10]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[11]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[12]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[13]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[14]" at DE2.vhd(81)
Info (10041): Inferred latch for "LEDR[15]" at DE2.vhd(81)
Info (10041): Inferred latch for "readdata[0]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[1]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[2]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[3]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[4]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[5]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[6]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[7]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[8]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[9]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[10]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[11]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[12]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[13]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[14]" at DE2.vhd(80)
Info (10041): Inferred latch for "readdata[15]" at DE2.vhd(80)
Info (12128): Elaborating entity "S4PU_Daughterboard" for hierarchy "S4PU_Daughterboard:U0"
Info (12128): Elaborating entity "S4PU" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU"
Info (12128): Elaborating entity "S4PU_Control" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK"
Info (12128): Elaborating entity "S4PU_Datapath" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at S4PU_Datapath.vhd(136): object "alu_overflow_sig" assigned a value but never read
Info (12128): Elaborating entity "ALU_16" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A"
Info (12128): Elaborating entity "Reg" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG"
Info (12128): Elaborating entity "LIFO_Stack" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK"
Info (12128): Elaborating entity "onchip_ram" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsa1.tdf
    Info (12023): Found entity 1: altsyncram_vsa1
Info (12128): Elaborating entity "altsyncram_vsa1" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated"
Info (12128): Elaborating entity "Reg" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN"
Info (12128): Elaborating entity "main_ram" for hierarchy "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1b1.tdf
    Info (12023): Found entity 1: altsyncram_l1b1
Info (12128): Elaborating entity "altsyncram_l1b1" for hierarchy "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:decode3"
Info (12128): Elaborating entity "decode_4oa" for hierarchy "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|decode_4oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Info (12128): Elaborating entity "mux_3kb" for hierarchy "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|mux_3kb:mux2"
Info (12128): Elaborating entity "prog_rom" for hierarchy "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/prog.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ph81.tdf
    Info (12023): Found entity 1: altsyncram_ph81
Info (12128): Elaborating entity "altsyncram_ph81" for hierarchy "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated"
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "Nios II Processor (6AF7_00A2)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME integration HAS_SOPCINFO 1 GENERATION_ID 1539949976" -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_addr_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_addr_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_addr_router -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_addr_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_addr_router_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_addr_router_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_addr_router_001 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_cmd_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_cmd_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_cmd_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_cmd_xbar_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_cmd_xbar_demux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_cmd_xbar_demux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_cmd_xbar_demux_001 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity integration_cmd_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_cmd_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_cmd_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_id_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_id_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_id_router -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_id_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_id_router_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_id_router_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_id_router_002 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity integration_irq_mapper -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_irq_mapper -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_irq_mapper -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_jtag_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity integration_jtag_uart -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity integration_jtag_uart -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_jtag_uart -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_led_pio" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity integration_led_pio -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity integration_led_pio -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_led_pio -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_nios2_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity integration_nios2_cpu -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_nios2_cpu -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_nios2_cpu -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_onchip_mem_nios2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity integration_onchip_mem_nios2 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity integration_onchip_mem_nios2 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_onchip_mem_nios2 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_rsp_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_rsp_xbar_demux_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_demux_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_demux_002 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity integration_rsp_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity integration_rsp_xbar_mux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_mux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_mux_001 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_sysid" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity integration_sysid -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_sysid -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_sysid -qip integration/synthesis/integration.qip -library integration was ignored
Info (144001): Generated suppressed messages file /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/output_files/S4PU-16.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 933 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 785 logic cells
    Info (21064): Implemented 112 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 683 megabytes
    Info: Processing ended: Fri Oct 19 20:34:25 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/output_files/S4PU-16.map.smsg.


