

================================================================
== Vivado HLS Report for 'getFinalHammingDista'
================================================================
* Date:           Thu Jul 28 06:40:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        viterbi_2_1_4
* Solution:       solution1
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.769|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    4|    4|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%HammingTable_hamming = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 0" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 6 'getelementptr' 'HammingTable_hamming' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.76ns)   --->   "%HammingTable_hamming_27 = load i8* %HammingTable_hamming, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 7 'load' 'HammingTable_hamming_27' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%HammingTable_hamming_28 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 8 'getelementptr' 'HammingTable_hamming_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.76ns)   --->   "%HammingTable_hamming_29 = load i8* %HammingTable_hamming_28, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 9 'load' 'HammingTable_hamming_29' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/2] (1.76ns)   --->   "%HammingTable_hamming_27 = load i8* %HammingTable_hamming, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 10 'load' 'HammingTable_hamming_27' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 11 [1/2] (1.76ns)   --->   "%HammingTable_hamming_29 = load i8* %HammingTable_hamming_28, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 11 'load' 'HammingTable_hamming_29' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%HammingTable_hamming_30 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 2" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 12 'getelementptr' 'HammingTable_hamming_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (1.76ns)   --->   "%HammingTable_hamming_31 = load i8* %HammingTable_hamming_30, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 13 'load' 'HammingTable_hamming_31' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%HammingTable_hamming_32 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 3" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 14 'getelementptr' 'HammingTable_hamming_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (1.76ns)   --->   "%HammingTable_hamming_33 = load i8* %HammingTable_hamming_32, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 15 'load' 'HammingTable_hamming_33' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 16 [1/2] (1.76ns)   --->   "%HammingTable_hamming_31 = load i8* %HammingTable_hamming_30, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 16 'load' 'HammingTable_hamming_31' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 17 [1/2] (1.76ns)   --->   "%HammingTable_hamming_33 = load i8* %HammingTable_hamming_32, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 17 'load' 'HammingTable_hamming_33' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%HammingTable_hamming_34 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 4" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 18 'getelementptr' 'HammingTable_hamming_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (1.76ns)   --->   "%HammingTable_hamming_35 = load i8* %HammingTable_hamming_34, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 19 'load' 'HammingTable_hamming_35' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%HammingTable_hamming_36 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 5" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 20 'getelementptr' 'HammingTable_hamming_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (1.76ns)   --->   "%HammingTable_hamming_37 = load i8* %HammingTable_hamming_36, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 21 'load' 'HammingTable_hamming_37' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 22 [1/2] (1.76ns)   --->   "%HammingTable_hamming_35 = load i8* %HammingTable_hamming_34, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 22 'load' 'HammingTable_hamming_35' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 23 [1/2] (1.76ns)   --->   "%HammingTable_hamming_37 = load i8* %HammingTable_hamming_36, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 23 'load' 'HammingTable_hamming_37' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%HammingTable_hamming_38 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 6" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 24 'getelementptr' 'HammingTable_hamming_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (1.76ns)   --->   "%HammingTable_hamming_39 = load i8* %HammingTable_hamming_38, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 25 'load' 'HammingTable_hamming_39' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%HammingTable_hamming_40 = getelementptr [8 x i8]* %HammingTable_hammingDistances_finalStates, i64 0, i64 7" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 26 'getelementptr' 'HammingTable_hamming_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (1.76ns)   --->   "%HammingTable_hamming_41 = load i8* %HammingTable_hamming_40, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 27 'load' 'HammingTable_hamming_41' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore([8 x i8]* %HammingTable_hammingDistances_finalStates, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specfucore' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/2] (1.76ns)   --->   "%HammingTable_hamming_39 = load i8* %HammingTable_hamming_38, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 29 'load' 'HammingTable_hamming_39' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 30 [1/2] (1.76ns)   --->   "%HammingTable_hamming_41 = load i8* %HammingTable_hamming_40, align 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 30 'load' 'HammingTable_hamming_41' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %HammingTable_hamming_27, 0" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 31 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %HammingTable_hamming_29, 1" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 32 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %HammingTable_hamming_31, 2" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 33 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %HammingTable_hamming_33, 3" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 34 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %HammingTable_hamming_35, 4" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 35 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %HammingTable_hamming_37, 5" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 36 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %HammingTable_hamming_39, 6" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 37 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %HammingTable_hamming_41, 7" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 38 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7" [viterbi_2_1_4/viterbi.cpp:288]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('HammingTable_hamming', viterbi_2_1_4/viterbi.cpp:288) [3]  (0 ns)
	'load' operation ('HammingTable_hamming_27', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' [4]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'load' operation ('HammingTable_hamming_27', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' [4]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('HammingTable_hamming_31', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' [8]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'load' operation ('HammingTable_hamming_35', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' [12]  (1.77 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	'load' operation ('HammingTable_hamming_39', viterbi_2_1_4/viterbi.cpp:288) on array 'HammingTable_hammingDistances_finalStates' [16]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
