<stg><name>dct</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="10" to="11">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="12" to="13">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="13" to="14">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="14" to="15">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="15" to="16">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="23" st_id="7" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="24" st_id="8" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="25" st_id="9" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="256" op_1_bw="16">
<![CDATA[
:3  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @read_data([16 x i16]* %input_r) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="256">
<![CDATA[
:4  %buf_2d_in_0_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_0"/></StgValue>
</operation>

<operation id="27" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="256">
<![CDATA[
:5  %buf_2d_in_0_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_1"/></StgValue>
</operation>

<operation id="28" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="256">
<![CDATA[
:6  %buf_2d_in_0_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_2"/></StgValue>
</operation>

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="256">
<![CDATA[
:7  %buf_2d_in_0_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_3"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="256">
<![CDATA[
:8  %buf_2d_in_1_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_0"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="256">
<![CDATA[
:9  %buf_2d_in_1_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_1"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="256">
<![CDATA[
:10  %buf_2d_in_1_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_2"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="256">
<![CDATA[
:11  %buf_2d_in_1_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_3"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="256">
<![CDATA[
:12  %buf_2d_in_2_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_0"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="256">
<![CDATA[
:13  %buf_2d_in_2_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_1"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="256">
<![CDATA[
:14  %buf_2d_in_2_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_2"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="256">
<![CDATA[
:15  %buf_2d_in_2_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_3"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="256">
<![CDATA[
:16  %buf_2d_in_3_0 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 12

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_0"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="256">
<![CDATA[
:17  %buf_2d_in_3_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 13

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_1"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="256">
<![CDATA[
:18  %buf_2d_in_3_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 14

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_2"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="256">
<![CDATA[
:19  %buf_2d_in_3_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 15

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_3"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %tmp = add i16 %buf_2d_in_1_0, %buf_2d_in_0_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp1 = add i16 %buf_2d_in_2_0, %buf_2d_in_3_0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %buf_2d_out_0_0 = add i16 %tmp1, %tmp

]]></Node>
<StgValue><ssdm name="buf_2d_out_0_0"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %tmp2 = add i16 %buf_2d_in_1_1, %buf_2d_in_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %tmp3 = add i16 %buf_2d_in_2_1, %buf_2d_in_3_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  %buf_2d_out_1_0 = add i16 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="buf_2d_out_1_0"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  %tmp4 = add i16 %buf_2d_in_1_2, %buf_2d_in_0_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp5 = add i16 %buf_2d_in_2_2, %buf_2d_in_3_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %buf_2d_out_2_0 = add i16 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="buf_2d_out_2_0"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %tmp6 = add i16 %buf_2d_in_1_3, %buf_2d_in_0_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %tmp7 = add i16 %buf_2d_in_2_3, %buf_2d_in_3_3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %buf_2d_out_3_0 = add i16 %tmp7, %tmp6

]]></Node>
<StgValue><ssdm name="buf_2d_out_3_0"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  %tmp_1 = shl i16 %buf_2d_in_0_0, 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_2 = shl i16 %buf_2d_in_3_0, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %tmp_8_i_i = add i16 %tmp_1, %buf_2d_in_1_0

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  %tmp_10_i_i = sub i16 %tmp_8_i_i, %buf_2d_in_2_0

]]></Node>
<StgValue><ssdm name="tmp_10_i_i"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %buf_2d_out_0_1 = sub i16 %tmp_10_i_i, %tmp_2

]]></Node>
<StgValue><ssdm name="buf_2d_out_0_1"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  %tmp_3 = shl i16 %buf_2d_in_0_1, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  %tmp_4 = shl i16 %buf_2d_in_3_1, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_13_i_i = add i16 %tmp_3, %buf_2d_in_1_1

]]></Node>
<StgValue><ssdm name="tmp_13_i_i"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %tmp_14_i_i = sub i16 %tmp_13_i_i, %buf_2d_in_2_1

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41  %buf_2d_out_1_1 = sub i16 %tmp_14_i_i, %tmp_4

]]></Node>
<StgValue><ssdm name="buf_2d_out_1_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %tmp_5 = shl i16 %buf_2d_in_0_2, 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %tmp_6 = shl i16 %buf_2d_in_3_2, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44  %tmp_17_i_i = add i16 %tmp_5, %buf_2d_in_1_2

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %tmp_18_i_i = sub i16 %tmp_17_i_i, %buf_2d_in_2_2

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:46  %buf_2d_out_2_1 = sub i16 %tmp_18_i_i, %tmp_6

]]></Node>
<StgValue><ssdm name="buf_2d_out_2_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47  %tmp_7 = shl i16 %buf_2d_in_0_3, 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_8 = shl i16 %buf_2d_in_3_3, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:49  %tmp_21_i_i = add i16 %tmp_7, %buf_2d_in_1_3

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp_22_i_i = sub i16 %tmp_21_i_i, %buf_2d_in_2_3

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %buf_2d_out_3_1 = sub i16 %tmp_22_i_i, %tmp_8

]]></Node>
<StgValue><ssdm name="buf_2d_out_3_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52  %tmp_23_i_i = sub i16 %buf_2d_in_0_0, %buf_2d_in_1_0

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53  %tmp_24_i_i = sub i16 %tmp_23_i_i, %buf_2d_in_2_0

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %buf_2d_out_0_2 = add i16 %tmp_24_i_i, %buf_2d_in_3_0

]]></Node>
<StgValue><ssdm name="buf_2d_out_0_2"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:55  %tmp_25_i_i = sub i16 %buf_2d_in_0_1, %buf_2d_in_1_1

]]></Node>
<StgValue><ssdm name="tmp_25_i_i"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %tmp_26_i_i = sub i16 %tmp_25_i_i, %buf_2d_in_2_1

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %buf_2d_out_1_2 = add i16 %tmp_26_i_i, %buf_2d_in_3_1

]]></Node>
<StgValue><ssdm name="buf_2d_out_1_2"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:58  %tmp_27_i_i = sub i16 %buf_2d_in_0_2, %buf_2d_in_1_2

]]></Node>
<StgValue><ssdm name="tmp_27_i_i"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59  %tmp_28_i_i = sub i16 %tmp_27_i_i, %buf_2d_in_2_2

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %buf_2d_out_2_2 = add i16 %tmp_28_i_i, %buf_2d_in_3_2

]]></Node>
<StgValue><ssdm name="buf_2d_out_2_2"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:61  %tmp_29_i_i = sub i16 %buf_2d_in_0_3, %buf_2d_in_1_3

]]></Node>
<StgValue><ssdm name="tmp_29_i_i"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62  %tmp_30_i_i = sub i16 %tmp_29_i_i, %buf_2d_in_2_3

]]></Node>
<StgValue><ssdm name="tmp_30_i_i"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %buf_2d_out_3_2 = add i16 %tmp_30_i_i, %buf_2d_in_3_3

]]></Node>
<StgValue><ssdm name="buf_2d_out_3_2"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %tmp_9 = shl i16 %buf_2d_in_1_0, 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65  %tmp_10 = shl i16 %buf_2d_in_2_0, 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp_33_i_i = sub i16 %buf_2d_in_0_0, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_33_i_i"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %tmp_34_i_i = add i16 %tmp_33_i_i, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_34_i_i"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68  %buf_2d_out_0_3 = sub i16 %tmp_34_i_i, %buf_2d_in_3_0

]]></Node>
<StgValue><ssdm name="buf_2d_out_0_3"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %tmp_11 = shl i16 %buf_2d_in_1_1, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:70  %tmp_12 = shl i16 %buf_2d_in_2_1, 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_37_i_i = sub i16 %buf_2d_in_0_1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_37_i_i"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %tmp_38_i_i = add i16 %tmp_37_i_i, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_38_i_i"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:73  %buf_2d_out_1_3 = sub i16 %tmp_38_i_i, %buf_2d_in_3_1

]]></Node>
<StgValue><ssdm name="buf_2d_out_1_3"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74  %tmp_13 = shl i16 %buf_2d_in_1_2, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %tmp_14 = shl i16 %buf_2d_in_2_2, 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:76  %tmp_41_i_i = sub i16 %buf_2d_in_0_2, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_41_i_i"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77  %tmp_42_i_i = add i16 %tmp_41_i_i, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_42_i_i"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %buf_2d_out_2_3 = sub i16 %tmp_42_i_i, %buf_2d_in_3_2

]]></Node>
<StgValue><ssdm name="buf_2d_out_2_3"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:79  %tmp_15 = shl i16 %buf_2d_in_1_3, 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80  %tmp_16 = shl i16 %buf_2d_in_2_3, 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp_45_i_i = sub i16 %buf_2d_in_0_3, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_45_i_i"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:82  %tmp_46_i_i = add i16 %tmp_45_i_i, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_46_i_i"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83  %buf_2d_out_3_3 = sub i16 %tmp_46_i_i, %buf_2d_in_3_3

]]></Node>
<StgValue><ssdm name="buf_2d_out_3_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %input_r) nounwind, !map !27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %output_r) nounwind, !map !33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16">
<![CDATA[
:84  call fastcc void @write_data(i16 %buf_2d_out_0_0, i16 %buf_2d_out_0_1, i16 %buf_2d_out_0_2, i16 %buf_2d_out_0_3, i16 %buf_2d_out_1_0, i16 %buf_2d_out_1_1, i16 %buf_2d_out_1_2, i16 %buf_2d_out_1_3, i16 %buf_2d_out_2_0, i16 %buf_2d_out_2_1, i16 %buf_2d_out_2_2, i16 %buf_2d_out_2_3, i16 %buf_2d_out_3_0, i16 %buf_2d_out_3_1, i16 %buf_2d_out_3_2, i16 %buf_2d_out_3_3, [16 x i16]* %output_r) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0">
<![CDATA[
:85  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
