// Seed: 3409029729
module module_0 (
    input supply0 id_0
    , id_7,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output supply0 id_5
);
  logic id_8;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    output wor id_0,
    inout uwire _id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    output uwire id_7
);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_3,
      id_7,
      id_0
  );
  parameter id_9 = 1;
  wire id_10;
  nor primCall (id_0, id_4, id_3, id_2, id_6);
  assign id_10 = id_9[id_1];
endmodule
