
STM32F103VE_ANALOG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b774  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  0800b960  0800b960  0001b960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bd88  0800bd88  0001bd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bd90  0800bd90  0001bd90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bd94  0800bd94  0001bd94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006d4  20000000  0800bd98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009bc  200006d4  0800c46c  000206d4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001090  0800c46c  00021090  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206d4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015341  00000000  00000000  000206fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002bc6  00000000  00000000  00035a3e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001038  00000000  00000000  00038608  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f10  00000000  00000000  00039640  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008462  00000000  00000000  0003a550  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000043f4  00000000  00000000  000429b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00046da6  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005634  00000000  00000000  00046e24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006d4 	.word	0x200006d4
 8000204:	00000000 	.word	0x00000000
 8000208:	0800b944 	.word	0x0800b944

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200006d8 	.word	0x200006d8
 8000224:	0800b944 	.word	0x0800b944

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_frsub>:
 8000b98:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	e002      	b.n	8000ba4 <__addsf3>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_fsub>:
 8000ba0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ba4 <__addsf3>:
 8000ba4:	0042      	lsls	r2, r0, #1
 8000ba6:	bf1f      	itttt	ne
 8000ba8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bac:	ea92 0f03 	teqne	r2, r3
 8000bb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb8:	d06a      	beq.n	8000c90 <__addsf3+0xec>
 8000bba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bc2:	bfc1      	itttt	gt
 8000bc4:	18d2      	addgt	r2, r2, r3
 8000bc6:	4041      	eorgt	r1, r0
 8000bc8:	4048      	eorgt	r0, r1
 8000bca:	4041      	eorgt	r1, r0
 8000bcc:	bfb8      	it	lt
 8000bce:	425b      	neglt	r3, r3
 8000bd0:	2b19      	cmp	r3, #25
 8000bd2:	bf88      	it	hi
 8000bd4:	4770      	bxhi	lr
 8000bd6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bde:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bea:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bee:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4249      	negne	r1, r1
 8000bf6:	ea92 0f03 	teq	r2, r3
 8000bfa:	d03f      	beq.n	8000c7c <__addsf3+0xd8>
 8000bfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000c00:	fa41 fc03 	asr.w	ip, r1, r3
 8000c04:	eb10 000c 	adds.w	r0, r0, ip
 8000c08:	f1c3 0320 	rsb	r3, r3, #32
 8000c0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c10:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	d502      	bpl.n	8000c1c <__addsf3+0x78>
 8000c16:	4249      	negs	r1, r1
 8000c18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c1c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c20:	d313      	bcc.n	8000c4a <__addsf3+0xa6>
 8000c22:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c26:	d306      	bcc.n	8000c36 <__addsf3+0x92>
 8000c28:	0840      	lsrs	r0, r0, #1
 8000c2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c2e:	f102 0201 	add.w	r2, r2, #1
 8000c32:	2afe      	cmp	r2, #254	; 0xfe
 8000c34:	d251      	bcs.n	8000cda <__addsf3+0x136>
 8000c36:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c3e:	bf08      	it	eq
 8000c40:	f020 0001 	biceq.w	r0, r0, #1
 8000c44:	ea40 0003 	orr.w	r0, r0, r3
 8000c48:	4770      	bx	lr
 8000c4a:	0049      	lsls	r1, r1, #1
 8000c4c:	eb40 0000 	adc.w	r0, r0, r0
 8000c50:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	d1ed      	bne.n	8000c36 <__addsf3+0x92>
 8000c5a:	fab0 fc80 	clz	ip, r0
 8000c5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c62:	ebb2 020c 	subs.w	r2, r2, ip
 8000c66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c6a:	bfaa      	itet	ge
 8000c6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c70:	4252      	neglt	r2, r2
 8000c72:	4318      	orrge	r0, r3
 8000c74:	bfbc      	itt	lt
 8000c76:	40d0      	lsrlt	r0, r2
 8000c78:	4318      	orrlt	r0, r3
 8000c7a:	4770      	bx	lr
 8000c7c:	f092 0f00 	teq	r2, #0
 8000c80:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c84:	bf06      	itte	eq
 8000c86:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c8a:	3201      	addeq	r2, #1
 8000c8c:	3b01      	subne	r3, #1
 8000c8e:	e7b5      	b.n	8000bfc <__addsf3+0x58>
 8000c90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c98:	bf18      	it	ne
 8000c9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c9e:	d021      	beq.n	8000ce4 <__addsf3+0x140>
 8000ca0:	ea92 0f03 	teq	r2, r3
 8000ca4:	d004      	beq.n	8000cb0 <__addsf3+0x10c>
 8000ca6:	f092 0f00 	teq	r2, #0
 8000caa:	bf08      	it	eq
 8000cac:	4608      	moveq	r0, r1
 8000cae:	4770      	bx	lr
 8000cb0:	ea90 0f01 	teq	r0, r1
 8000cb4:	bf1c      	itt	ne
 8000cb6:	2000      	movne	r0, #0
 8000cb8:	4770      	bxne	lr
 8000cba:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cbe:	d104      	bne.n	8000cca <__addsf3+0x126>
 8000cc0:	0040      	lsls	r0, r0, #1
 8000cc2:	bf28      	it	cs
 8000cc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cc8:	4770      	bx	lr
 8000cca:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cce:	bf3c      	itt	cc
 8000cd0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bxcc	lr
 8000cd6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cda:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce2:	4770      	bx	lr
 8000ce4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce8:	bf16      	itet	ne
 8000cea:	4608      	movne	r0, r1
 8000cec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf0:	4601      	movne	r1, r0
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	bf06      	itte	eq
 8000cf6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cfa:	ea90 0f01 	teqeq	r0, r1
 8000cfe:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d02:	4770      	bx	lr

08000d04 <__aeabi_ui2f>:
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e004      	b.n	8000d14 <__aeabi_i2f+0x8>
 8000d0a:	bf00      	nop

08000d0c <__aeabi_i2f>:
 8000d0c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d10:	bf48      	it	mi
 8000d12:	4240      	negmi	r0, r0
 8000d14:	ea5f 0c00 	movs.w	ip, r0
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d20:	4601      	mov	r1, r0
 8000d22:	f04f 0000 	mov.w	r0, #0
 8000d26:	e01c      	b.n	8000d62 <__aeabi_l2f+0x2a>

08000d28 <__aeabi_ul2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	e00a      	b.n	8000d4c <__aeabi_l2f+0x14>
 8000d36:	bf00      	nop

08000d38 <__aeabi_l2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__aeabi_l2f+0x14>
 8000d46:	4240      	negs	r0, r0
 8000d48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4c:	ea5f 0c01 	movs.w	ip, r1
 8000d50:	bf02      	ittt	eq
 8000d52:	4684      	moveq	ip, r0
 8000d54:	4601      	moveq	r1, r0
 8000d56:	2000      	moveq	r0, #0
 8000d58:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d5c:	bf08      	it	eq
 8000d5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d62:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d66:	fabc f28c 	clz	r2, ip
 8000d6a:	3a08      	subs	r2, #8
 8000d6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d70:	db10      	blt.n	8000d94 <__aeabi_l2f+0x5c>
 8000d72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d76:	4463      	add	r3, ip
 8000d78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d7c:	f1c2 0220 	rsb	r2, r2, #32
 8000d80:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	eb43 0002 	adc.w	r0, r3, r2
 8000d8c:	bf08      	it	eq
 8000d8e:	f020 0001 	biceq.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	f102 0220 	add.w	r2, r2, #32
 8000d98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9c:	f1c2 0220 	rsb	r2, r2, #32
 8000da0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000da4:	fa21 f202 	lsr.w	r2, r1, r2
 8000da8:	eb43 0002 	adc.w	r0, r3, r2
 8000dac:	bf08      	it	eq
 8000dae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_fmul>:
 8000db4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000db8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dbc:	bf1e      	ittt	ne
 8000dbe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dc2:	ea92 0f0c 	teqne	r2, ip
 8000dc6:	ea93 0f0c 	teqne	r3, ip
 8000dca:	d06f      	beq.n	8000eac <__aeabi_fmul+0xf8>
 8000dcc:	441a      	add	r2, r3
 8000dce:	ea80 0c01 	eor.w	ip, r0, r1
 8000dd2:	0240      	lsls	r0, r0, #9
 8000dd4:	bf18      	it	ne
 8000dd6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dda:	d01e      	beq.n	8000e1a <__aeabi_fmul+0x66>
 8000ddc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000de4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000de8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000df4:	bf3e      	ittt	cc
 8000df6:	0049      	lslcc	r1, r1, #1
 8000df8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dfc:	005b      	lslcc	r3, r3, #1
 8000dfe:	ea40 0001 	orr.w	r0, r0, r1
 8000e02:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e06:	2afd      	cmp	r2, #253	; 0xfd
 8000e08:	d81d      	bhi.n	8000e46 <__aeabi_fmul+0x92>
 8000e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e12:	bf08      	it	eq
 8000e14:	f020 0001 	biceq.w	r0, r0, #1
 8000e18:	4770      	bx	lr
 8000e1a:	f090 0f00 	teq	r0, #0
 8000e1e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e22:	bf08      	it	eq
 8000e24:	0249      	lsleq	r1, r1, #9
 8000e26:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e2a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e2e:	3a7f      	subs	r2, #127	; 0x7f
 8000e30:	bfc2      	ittt	gt
 8000e32:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e36:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e3a:	4770      	bxgt	lr
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	3a01      	subs	r2, #1
 8000e46:	dc5d      	bgt.n	8000f04 <__aeabi_fmul+0x150>
 8000e48:	f112 0f19 	cmn.w	r2, #25
 8000e4c:	bfdc      	itt	le
 8000e4e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e52:	4770      	bxle	lr
 8000e54:	f1c2 0200 	rsb	r2, r2, #0
 8000e58:	0041      	lsls	r1, r0, #1
 8000e5a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e5e:	f1c2 0220 	rsb	r2, r2, #32
 8000e62:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e66:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e6a:	f140 0000 	adc.w	r0, r0, #0
 8000e6e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e72:	bf08      	it	eq
 8000e74:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e78:	4770      	bx	lr
 8000e7a:	f092 0f00 	teq	r2, #0
 8000e7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e82:	bf02      	ittt	eq
 8000e84:	0040      	lsleq	r0, r0, #1
 8000e86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e8a:	3a01      	subeq	r2, #1
 8000e8c:	d0f9      	beq.n	8000e82 <__aeabi_fmul+0xce>
 8000e8e:	ea40 000c 	orr.w	r0, r0, ip
 8000e92:	f093 0f00 	teq	r3, #0
 8000e96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e9a:	bf02      	ittt	eq
 8000e9c:	0049      	lsleq	r1, r1, #1
 8000e9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ea2:	3b01      	subeq	r3, #1
 8000ea4:	d0f9      	beq.n	8000e9a <__aeabi_fmul+0xe6>
 8000ea6:	ea41 010c 	orr.w	r1, r1, ip
 8000eaa:	e78f      	b.n	8000dcc <__aeabi_fmul+0x18>
 8000eac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	bf18      	it	ne
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d00a      	beq.n	8000ed2 <__aeabi_fmul+0x11e>
 8000ebc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec0:	bf18      	it	ne
 8000ec2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ec6:	d1d8      	bne.n	8000e7a <__aeabi_fmul+0xc6>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed0:	4770      	bx	lr
 8000ed2:	f090 0f00 	teq	r0, #0
 8000ed6:	bf17      	itett	ne
 8000ed8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000edc:	4608      	moveq	r0, r1
 8000ede:	f091 0f00 	teqne	r1, #0
 8000ee2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000ee6:	d014      	beq.n	8000f12 <__aeabi_fmul+0x15e>
 8000ee8:	ea92 0f0c 	teq	r2, ip
 8000eec:	d101      	bne.n	8000ef2 <__aeabi_fmul+0x13e>
 8000eee:	0242      	lsls	r2, r0, #9
 8000ef0:	d10f      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000ef2:	ea93 0f0c 	teq	r3, ip
 8000ef6:	d103      	bne.n	8000f00 <__aeabi_fmul+0x14c>
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	bf18      	it	ne
 8000efc:	4608      	movne	r0, r1
 8000efe:	d108      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000f00:	ea80 0001 	eor.w	r0, r0, r1
 8000f04:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f10:	4770      	bx	lr
 8000f12:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f16:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f1a:	4770      	bx	lr

08000f1c <__aeabi_fdiv>:
 8000f1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f24:	bf1e      	ittt	ne
 8000f26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f2a:	ea92 0f0c 	teqne	r2, ip
 8000f2e:	ea93 0f0c 	teqne	r3, ip
 8000f32:	d069      	beq.n	8001008 <__aeabi_fdiv+0xec>
 8000f34:	eba2 0203 	sub.w	r2, r2, r3
 8000f38:	ea80 0c01 	eor.w	ip, r0, r1
 8000f3c:	0249      	lsls	r1, r1, #9
 8000f3e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f42:	d037      	beq.n	8000fb4 <__aeabi_fdiv+0x98>
 8000f44:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f48:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f4c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f54:	428b      	cmp	r3, r1
 8000f56:	bf38      	it	cc
 8000f58:	005b      	lslcc	r3, r3, #1
 8000f5a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f5e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f62:	428b      	cmp	r3, r1
 8000f64:	bf24      	itt	cs
 8000f66:	1a5b      	subcs	r3, r3, r1
 8000f68:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f6c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f76:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f7a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f7e:	bf24      	itt	cs
 8000f80:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f88:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f8c:	bf24      	itt	cs
 8000f8e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f92:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	bf18      	it	ne
 8000f9a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f9e:	d1e0      	bne.n	8000f62 <__aeabi_fdiv+0x46>
 8000fa0:	2afd      	cmp	r2, #253	; 0xfd
 8000fa2:	f63f af50 	bhi.w	8000e46 <__aeabi_fmul+0x92>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fac:	bf08      	it	eq
 8000fae:	f020 0001 	biceq.w	r0, r0, #1
 8000fb2:	4770      	bx	lr
 8000fb4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fb8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fbc:	327f      	adds	r2, #127	; 0x7f
 8000fbe:	bfc2      	ittt	gt
 8000fc0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fc4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fc8:	4770      	bxgt	lr
 8000fca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	3a01      	subs	r2, #1
 8000fd4:	e737      	b.n	8000e46 <__aeabi_fmul+0x92>
 8000fd6:	f092 0f00 	teq	r2, #0
 8000fda:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fde:	bf02      	ittt	eq
 8000fe0:	0040      	lsleq	r0, r0, #1
 8000fe2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fe6:	3a01      	subeq	r2, #1
 8000fe8:	d0f9      	beq.n	8000fde <__aeabi_fdiv+0xc2>
 8000fea:	ea40 000c 	orr.w	r0, r0, ip
 8000fee:	f093 0f00 	teq	r3, #0
 8000ff2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ff6:	bf02      	ittt	eq
 8000ff8:	0049      	lsleq	r1, r1, #1
 8000ffa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ffe:	3b01      	subeq	r3, #1
 8001000:	d0f9      	beq.n	8000ff6 <__aeabi_fdiv+0xda>
 8001002:	ea41 010c 	orr.w	r1, r1, ip
 8001006:	e795      	b.n	8000f34 <__aeabi_fdiv+0x18>
 8001008:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800100c:	ea92 0f0c 	teq	r2, ip
 8001010:	d108      	bne.n	8001024 <__aeabi_fdiv+0x108>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	f47f af7d 	bne.w	8000f12 <__aeabi_fmul+0x15e>
 8001018:	ea93 0f0c 	teq	r3, ip
 800101c:	f47f af70 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001020:	4608      	mov	r0, r1
 8001022:	e776      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001024:	ea93 0f0c 	teq	r3, ip
 8001028:	d104      	bne.n	8001034 <__aeabi_fdiv+0x118>
 800102a:	024b      	lsls	r3, r1, #9
 800102c:	f43f af4c 	beq.w	8000ec8 <__aeabi_fmul+0x114>
 8001030:	4608      	mov	r0, r1
 8001032:	e76e      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001034:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001038:	bf18      	it	ne
 800103a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800103e:	d1ca      	bne.n	8000fd6 <__aeabi_fdiv+0xba>
 8001040:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001044:	f47f af5c 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001048:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800104c:	f47f af3c 	bne.w	8000ec8 <__aeabi_fmul+0x114>
 8001050:	e75f      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001052:	bf00      	nop

08001054 <__aeabi_uldivmod>:
 8001054:	b953      	cbnz	r3, 800106c <__aeabi_uldivmod+0x18>
 8001056:	b94a      	cbnz	r2, 800106c <__aeabi_uldivmod+0x18>
 8001058:	2900      	cmp	r1, #0
 800105a:	bf08      	it	eq
 800105c:	2800      	cmpeq	r0, #0
 800105e:	bf1c      	itt	ne
 8001060:	f04f 31ff 	movne.w	r1, #4294967295
 8001064:	f04f 30ff 	movne.w	r0, #4294967295
 8001068:	f000 b97a 	b.w	8001360 <__aeabi_idiv0>
 800106c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001070:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001074:	f000 f806 	bl	8001084 <__udivmoddi4>
 8001078:	f8dd e004 	ldr.w	lr, [sp, #4]
 800107c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001080:	b004      	add	sp, #16
 8001082:	4770      	bx	lr

08001084 <__udivmoddi4>:
 8001084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001088:	468c      	mov	ip, r1
 800108a:	460e      	mov	r6, r1
 800108c:	4604      	mov	r4, r0
 800108e:	9d08      	ldr	r5, [sp, #32]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d150      	bne.n	8001136 <__udivmoddi4+0xb2>
 8001094:	428a      	cmp	r2, r1
 8001096:	4617      	mov	r7, r2
 8001098:	d96c      	bls.n	8001174 <__udivmoddi4+0xf0>
 800109a:	fab2 fe82 	clz	lr, r2
 800109e:	f1be 0f00 	cmp.w	lr, #0
 80010a2:	d00b      	beq.n	80010bc <__udivmoddi4+0x38>
 80010a4:	f1ce 0c20 	rsb	ip, lr, #32
 80010a8:	fa01 f60e 	lsl.w	r6, r1, lr
 80010ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80010b0:	fa02 f70e 	lsl.w	r7, r2, lr
 80010b4:	ea4c 0c06 	orr.w	ip, ip, r6
 80010b8:	fa00 f40e 	lsl.w	r4, r0, lr
 80010bc:	0c3a      	lsrs	r2, r7, #16
 80010be:	fbbc f9f2 	udiv	r9, ip, r2
 80010c2:	b2bb      	uxth	r3, r7
 80010c4:	fb02 cc19 	mls	ip, r2, r9, ip
 80010c8:	fb09 fa03 	mul.w	sl, r9, r3
 80010cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80010d0:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 80010d4:	45b2      	cmp	sl, r6
 80010d6:	d90a      	bls.n	80010ee <__udivmoddi4+0x6a>
 80010d8:	19f6      	adds	r6, r6, r7
 80010da:	f109 31ff 	add.w	r1, r9, #4294967295
 80010de:	f080 8125 	bcs.w	800132c <__udivmoddi4+0x2a8>
 80010e2:	45b2      	cmp	sl, r6
 80010e4:	f240 8122 	bls.w	800132c <__udivmoddi4+0x2a8>
 80010e8:	f1a9 0902 	sub.w	r9, r9, #2
 80010ec:	443e      	add	r6, r7
 80010ee:	eba6 060a 	sub.w	r6, r6, sl
 80010f2:	fbb6 f0f2 	udiv	r0, r6, r2
 80010f6:	fb02 6610 	mls	r6, r2, r0, r6
 80010fa:	fb00 f303 	mul.w	r3, r0, r3
 80010fe:	b2a4      	uxth	r4, r4
 8001100:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001104:	42a3      	cmp	r3, r4
 8001106:	d909      	bls.n	800111c <__udivmoddi4+0x98>
 8001108:	19e4      	adds	r4, r4, r7
 800110a:	f100 32ff 	add.w	r2, r0, #4294967295
 800110e:	f080 810b 	bcs.w	8001328 <__udivmoddi4+0x2a4>
 8001112:	42a3      	cmp	r3, r4
 8001114:	f240 8108 	bls.w	8001328 <__udivmoddi4+0x2a4>
 8001118:	3802      	subs	r0, #2
 800111a:	443c      	add	r4, r7
 800111c:	2100      	movs	r1, #0
 800111e:	1ae4      	subs	r4, r4, r3
 8001120:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001124:	2d00      	cmp	r5, #0
 8001126:	d062      	beq.n	80011ee <__udivmoddi4+0x16a>
 8001128:	2300      	movs	r3, #0
 800112a:	fa24 f40e 	lsr.w	r4, r4, lr
 800112e:	602c      	str	r4, [r5, #0]
 8001130:	606b      	str	r3, [r5, #4]
 8001132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001136:	428b      	cmp	r3, r1
 8001138:	d907      	bls.n	800114a <__udivmoddi4+0xc6>
 800113a:	2d00      	cmp	r5, #0
 800113c:	d055      	beq.n	80011ea <__udivmoddi4+0x166>
 800113e:	2100      	movs	r1, #0
 8001140:	e885 0041 	stmia.w	r5, {r0, r6}
 8001144:	4608      	mov	r0, r1
 8001146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800114a:	fab3 f183 	clz	r1, r3
 800114e:	2900      	cmp	r1, #0
 8001150:	f040 808f 	bne.w	8001272 <__udivmoddi4+0x1ee>
 8001154:	42b3      	cmp	r3, r6
 8001156:	d302      	bcc.n	800115e <__udivmoddi4+0xda>
 8001158:	4282      	cmp	r2, r0
 800115a:	f200 80fc 	bhi.w	8001356 <__udivmoddi4+0x2d2>
 800115e:	1a84      	subs	r4, r0, r2
 8001160:	eb66 0603 	sbc.w	r6, r6, r3
 8001164:	2001      	movs	r0, #1
 8001166:	46b4      	mov	ip, r6
 8001168:	2d00      	cmp	r5, #0
 800116a:	d040      	beq.n	80011ee <__udivmoddi4+0x16a>
 800116c:	e885 1010 	stmia.w	r5, {r4, ip}
 8001170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001174:	b912      	cbnz	r2, 800117c <__udivmoddi4+0xf8>
 8001176:	2701      	movs	r7, #1
 8001178:	fbb7 f7f2 	udiv	r7, r7, r2
 800117c:	fab7 fe87 	clz	lr, r7
 8001180:	f1be 0f00 	cmp.w	lr, #0
 8001184:	d135      	bne.n	80011f2 <__udivmoddi4+0x16e>
 8001186:	2101      	movs	r1, #1
 8001188:	1bf6      	subs	r6, r6, r7
 800118a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800118e:	fa1f f887 	uxth.w	r8, r7
 8001192:	fbb6 f2fc 	udiv	r2, r6, ip
 8001196:	fb0c 6612 	mls	r6, ip, r2, r6
 800119a:	fb08 f002 	mul.w	r0, r8, r2
 800119e:	0c23      	lsrs	r3, r4, #16
 80011a0:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 80011a4:	42b0      	cmp	r0, r6
 80011a6:	d907      	bls.n	80011b8 <__udivmoddi4+0x134>
 80011a8:	19f6      	adds	r6, r6, r7
 80011aa:	f102 33ff 	add.w	r3, r2, #4294967295
 80011ae:	d202      	bcs.n	80011b6 <__udivmoddi4+0x132>
 80011b0:	42b0      	cmp	r0, r6
 80011b2:	f200 80d2 	bhi.w	800135a <__udivmoddi4+0x2d6>
 80011b6:	461a      	mov	r2, r3
 80011b8:	1a36      	subs	r6, r6, r0
 80011ba:	fbb6 f0fc 	udiv	r0, r6, ip
 80011be:	fb0c 6610 	mls	r6, ip, r0, r6
 80011c2:	fb08 f800 	mul.w	r8, r8, r0
 80011c6:	b2a3      	uxth	r3, r4
 80011c8:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 80011cc:	45a0      	cmp	r8, r4
 80011ce:	d907      	bls.n	80011e0 <__udivmoddi4+0x15c>
 80011d0:	19e4      	adds	r4, r4, r7
 80011d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80011d6:	d202      	bcs.n	80011de <__udivmoddi4+0x15a>
 80011d8:	45a0      	cmp	r8, r4
 80011da:	f200 80b9 	bhi.w	8001350 <__udivmoddi4+0x2cc>
 80011de:	4618      	mov	r0, r3
 80011e0:	eba4 0408 	sub.w	r4, r4, r8
 80011e4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80011e8:	e79c      	b.n	8001124 <__udivmoddi4+0xa0>
 80011ea:	4629      	mov	r1, r5
 80011ec:	4628      	mov	r0, r5
 80011ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011f2:	fa07 f70e 	lsl.w	r7, r7, lr
 80011f6:	f1ce 0320 	rsb	r3, lr, #32
 80011fa:	fa26 f203 	lsr.w	r2, r6, r3
 80011fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8001202:	fbb2 f1fc 	udiv	r1, r2, ip
 8001206:	fa1f f887 	uxth.w	r8, r7
 800120a:	fb0c 2211 	mls	r2, ip, r1, r2
 800120e:	fa06 f60e 	lsl.w	r6, r6, lr
 8001212:	fa20 f303 	lsr.w	r3, r0, r3
 8001216:	fb01 f908 	mul.w	r9, r1, r8
 800121a:	4333      	orrs	r3, r6
 800121c:	0c1e      	lsrs	r6, r3, #16
 800121e:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001222:	45b1      	cmp	r9, r6
 8001224:	fa00 f40e 	lsl.w	r4, r0, lr
 8001228:	d909      	bls.n	800123e <__udivmoddi4+0x1ba>
 800122a:	19f6      	adds	r6, r6, r7
 800122c:	f101 32ff 	add.w	r2, r1, #4294967295
 8001230:	f080 808c 	bcs.w	800134c <__udivmoddi4+0x2c8>
 8001234:	45b1      	cmp	r9, r6
 8001236:	f240 8089 	bls.w	800134c <__udivmoddi4+0x2c8>
 800123a:	3902      	subs	r1, #2
 800123c:	443e      	add	r6, r7
 800123e:	eba6 0609 	sub.w	r6, r6, r9
 8001242:	fbb6 f0fc 	udiv	r0, r6, ip
 8001246:	fb0c 6210 	mls	r2, ip, r0, r6
 800124a:	fb00 f908 	mul.w	r9, r0, r8
 800124e:	b29e      	uxth	r6, r3
 8001250:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8001254:	45b1      	cmp	r9, r6
 8001256:	d907      	bls.n	8001268 <__udivmoddi4+0x1e4>
 8001258:	19f6      	adds	r6, r6, r7
 800125a:	f100 33ff 	add.w	r3, r0, #4294967295
 800125e:	d271      	bcs.n	8001344 <__udivmoddi4+0x2c0>
 8001260:	45b1      	cmp	r9, r6
 8001262:	d96f      	bls.n	8001344 <__udivmoddi4+0x2c0>
 8001264:	3802      	subs	r0, #2
 8001266:	443e      	add	r6, r7
 8001268:	eba6 0609 	sub.w	r6, r6, r9
 800126c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001270:	e78f      	b.n	8001192 <__udivmoddi4+0x10e>
 8001272:	f1c1 0720 	rsb	r7, r1, #32
 8001276:	fa22 f807 	lsr.w	r8, r2, r7
 800127a:	408b      	lsls	r3, r1
 800127c:	ea48 0303 	orr.w	r3, r8, r3
 8001280:	fa26 f407 	lsr.w	r4, r6, r7
 8001284:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8001288:	fbb4 f9fe 	udiv	r9, r4, lr
 800128c:	fa1f fc83 	uxth.w	ip, r3
 8001290:	fb0e 4419 	mls	r4, lr, r9, r4
 8001294:	408e      	lsls	r6, r1
 8001296:	fa20 f807 	lsr.w	r8, r0, r7
 800129a:	fb09 fa0c 	mul.w	sl, r9, ip
 800129e:	ea48 0806 	orr.w	r8, r8, r6
 80012a2:	ea4f 4618 	mov.w	r6, r8, lsr #16
 80012a6:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 80012aa:	45a2      	cmp	sl, r4
 80012ac:	fa02 f201 	lsl.w	r2, r2, r1
 80012b0:	fa00 f601 	lsl.w	r6, r0, r1
 80012b4:	d908      	bls.n	80012c8 <__udivmoddi4+0x244>
 80012b6:	18e4      	adds	r4, r4, r3
 80012b8:	f109 30ff 	add.w	r0, r9, #4294967295
 80012bc:	d244      	bcs.n	8001348 <__udivmoddi4+0x2c4>
 80012be:	45a2      	cmp	sl, r4
 80012c0:	d942      	bls.n	8001348 <__udivmoddi4+0x2c4>
 80012c2:	f1a9 0902 	sub.w	r9, r9, #2
 80012c6:	441c      	add	r4, r3
 80012c8:	eba4 040a 	sub.w	r4, r4, sl
 80012cc:	fbb4 f0fe 	udiv	r0, r4, lr
 80012d0:	fb0e 4410 	mls	r4, lr, r0, r4
 80012d4:	fb00 fc0c 	mul.w	ip, r0, ip
 80012d8:	fa1f f888 	uxth.w	r8, r8
 80012dc:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80012e0:	45a4      	cmp	ip, r4
 80012e2:	d907      	bls.n	80012f4 <__udivmoddi4+0x270>
 80012e4:	18e4      	adds	r4, r4, r3
 80012e6:	f100 3eff 	add.w	lr, r0, #4294967295
 80012ea:	d229      	bcs.n	8001340 <__udivmoddi4+0x2bc>
 80012ec:	45a4      	cmp	ip, r4
 80012ee:	d927      	bls.n	8001340 <__udivmoddi4+0x2bc>
 80012f0:	3802      	subs	r0, #2
 80012f2:	441c      	add	r4, r3
 80012f4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012f8:	fba0 8902 	umull	r8, r9, r0, r2
 80012fc:	eba4 0c0c 	sub.w	ip, r4, ip
 8001300:	45cc      	cmp	ip, r9
 8001302:	46c2      	mov	sl, r8
 8001304:	46ce      	mov	lr, r9
 8001306:	d315      	bcc.n	8001334 <__udivmoddi4+0x2b0>
 8001308:	d012      	beq.n	8001330 <__udivmoddi4+0x2ac>
 800130a:	b155      	cbz	r5, 8001322 <__udivmoddi4+0x29e>
 800130c:	ebb6 030a 	subs.w	r3, r6, sl
 8001310:	eb6c 060e 	sbc.w	r6, ip, lr
 8001314:	fa06 f707 	lsl.w	r7, r6, r7
 8001318:	40cb      	lsrs	r3, r1
 800131a:	431f      	orrs	r7, r3
 800131c:	40ce      	lsrs	r6, r1
 800131e:	602f      	str	r7, [r5, #0]
 8001320:	606e      	str	r6, [r5, #4]
 8001322:	2100      	movs	r1, #0
 8001324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001328:	4610      	mov	r0, r2
 800132a:	e6f7      	b.n	800111c <__udivmoddi4+0x98>
 800132c:	4689      	mov	r9, r1
 800132e:	e6de      	b.n	80010ee <__udivmoddi4+0x6a>
 8001330:	4546      	cmp	r6, r8
 8001332:	d2ea      	bcs.n	800130a <__udivmoddi4+0x286>
 8001334:	ebb8 0a02 	subs.w	sl, r8, r2
 8001338:	eb69 0e03 	sbc.w	lr, r9, r3
 800133c:	3801      	subs	r0, #1
 800133e:	e7e4      	b.n	800130a <__udivmoddi4+0x286>
 8001340:	4670      	mov	r0, lr
 8001342:	e7d7      	b.n	80012f4 <__udivmoddi4+0x270>
 8001344:	4618      	mov	r0, r3
 8001346:	e78f      	b.n	8001268 <__udivmoddi4+0x1e4>
 8001348:	4681      	mov	r9, r0
 800134a:	e7bd      	b.n	80012c8 <__udivmoddi4+0x244>
 800134c:	4611      	mov	r1, r2
 800134e:	e776      	b.n	800123e <__udivmoddi4+0x1ba>
 8001350:	3802      	subs	r0, #2
 8001352:	443c      	add	r4, r7
 8001354:	e744      	b.n	80011e0 <__udivmoddi4+0x15c>
 8001356:	4608      	mov	r0, r1
 8001358:	e706      	b.n	8001168 <__udivmoddi4+0xe4>
 800135a:	3a02      	subs	r2, #2
 800135c:	443e      	add	r6, r7
 800135e:	e72b      	b.n	80011b8 <__udivmoddi4+0x134>

08001360 <__aeabi_idiv0>:
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop

08001364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001368:	4a08      	ldr	r2, [pc, #32]	; (800138c <HAL_Init+0x28>)
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <HAL_Init+0x28>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f043 0310 	orr.w	r3, r3, #16
 8001372:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001374:	2003      	movs	r0, #3
 8001376:	f000 fd65 	bl	8001e44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800137a:	2000      	movs	r0, #0
 800137c:	f000 f808 	bl	8001390 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001380:	f005 f9bc 	bl	80066fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	40022000 	.word	0x40022000

08001390 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001398:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <HAL_InitTick+0x54>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4b12      	ldr	r3, [pc, #72]	; (80013e8 <HAL_InitTick+0x58>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	4619      	mov	r1, r3
 80013a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 fd7d 	bl	8001eae <HAL_SYSTICK_Config>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e00e      	b.n	80013dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b0f      	cmp	r3, #15
 80013c2:	d80a      	bhi.n	80013da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c4:	2200      	movs	r2, #0
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	f04f 30ff 	mov.w	r0, #4294967295
 80013cc:	f000 fd45 	bl	8001e5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d0:	4a06      	ldr	r2, [pc, #24]	; (80013ec <HAL_InitTick+0x5c>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e000      	b.n	80013dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000060 	.word	0x20000060
 80013e8:	20000004 	.word	0x20000004
 80013ec:	20000000 	.word	0x20000000

080013f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f4:	4b05      	ldr	r3, [pc, #20]	; (800140c <HAL_IncTick+0x1c>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b05      	ldr	r3, [pc, #20]	; (8001410 <HAL_IncTick+0x20>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4413      	add	r3, r2
 8001400:	4a03      	ldr	r2, [pc, #12]	; (8001410 <HAL_IncTick+0x20>)
 8001402:	6013      	str	r3, [r2, #0]
}
 8001404:	bf00      	nop
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr
 800140c:	20000004 	.word	0x20000004
 8001410:	20000f44 	.word	0x20000f44

08001414 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return uwTick;
 8001418:	4b02      	ldr	r3, [pc, #8]	; (8001424 <HAL_GetTick+0x10>)
 800141a:	681b      	ldr	r3, [r3, #0]
}
 800141c:	4618      	mov	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	bc80      	pop	{r7}
 8001422:	4770      	bx	lr
 8001424:	20000f44 	.word	0x20000f44

08001428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001430:	f7ff fff0 	bl	8001414 <HAL_GetTick>
 8001434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001440:	d005      	beq.n	800144e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001442:	4b09      	ldr	r3, [pc, #36]	; (8001468 <HAL_Delay+0x40>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	4413      	add	r3, r2
 800144c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800144e:	bf00      	nop
 8001450:	f7ff ffe0 	bl	8001414 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	1ad2      	subs	r2, r2, r3
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	429a      	cmp	r2, r3
 800145e:	d3f7      	bcc.n	8001450 <HAL_Delay+0x28>
  {
  }
}
 8001460:	bf00      	nop
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20000004 	.word	0x20000004

0800146c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001474:	2300      	movs	r3, #0
 8001476:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001478:	2300      	movs	r3, #0
 800147a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800147c:	2300      	movs	r3, #0
 800147e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001480:	2300      	movs	r3, #0
 8001482:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e0ce      	b.n	800162c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001498:	2b00      	cmp	r3, #0
 800149a:	d109      	bne.n	80014b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f005 f958 	bl	8006760 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f000 fbc3 	bl	8001c3c <ADC_ConversionStop_Disable>
 80014b6:	4603      	mov	r3, r0
 80014b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014be:	f003 0310 	and.w	r3, r3, #16
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f040 80a9 	bne.w	800161a <HAL_ADC_Init+0x1ae>
 80014c8:	7dfb      	ldrb	r3, [r7, #23]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f040 80a5 	bne.w	800161a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014d8:	f023 0302 	bic.w	r3, r3, #2
 80014dc:	f043 0202 	orr.w	r2, r3, #2
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4951      	ldr	r1, [pc, #324]	; (8001634 <HAL_ADC_Init+0x1c8>)
 80014ee:	428b      	cmp	r3, r1
 80014f0:	d10a      	bne.n	8001508 <HAL_ADC_Init+0x9c>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	69db      	ldr	r3, [r3, #28]
 80014f6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80014fa:	d002      	beq.n	8001502 <HAL_ADC_Init+0x96>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	e004      	b.n	800150c <HAL_ADC_Init+0xa0>
 8001502:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001506:	e001      	b.n	800150c <HAL_ADC_Init+0xa0>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800150c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	7b1b      	ldrb	r3, [r3, #12]
 8001512:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001514:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	4313      	orrs	r3, r2
 800151a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001524:	d003      	beq.n	800152e <HAL_ADC_Init+0xc2>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d102      	bne.n	8001534 <HAL_ADC_Init+0xc8>
 800152e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001532:	e000      	b.n	8001536 <HAL_ADC_Init+0xca>
 8001534:	2300      	movs	r3, #0
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	7d1b      	ldrb	r3, [r3, #20]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d119      	bne.n	8001578 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	7b1b      	ldrb	r3, [r3, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d109      	bne.n	8001560 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	3b01      	subs	r3, #1
 8001552:	035a      	lsls	r2, r3, #13
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	4313      	orrs	r3, r2
 8001558:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	e00b      	b.n	8001578 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001564:	f043 0220 	orr.w	r2, r3, #32
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001570:	f043 0201 	orr.w	r2, r3, #1
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	6812      	ldr	r2, [r2, #0]
 8001580:	6852      	ldr	r2, [r2, #4]
 8001582:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	430a      	orrs	r2, r1
 800158a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6899      	ldr	r1, [r3, #8]
 8001596:	4b28      	ldr	r3, [pc, #160]	; (8001638 <HAL_ADC_Init+0x1cc>)
 8001598:	400b      	ands	r3, r1
 800159a:	68b9      	ldr	r1, [r7, #8]
 800159c:	430b      	orrs	r3, r1
 800159e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015a8:	d003      	beq.n	80015b2 <HAL_ADC_Init+0x146>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	2b01      	cmp	r3, #1
 80015b0:	d104      	bne.n	80015bc <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	051b      	lsls	r3, r3, #20
 80015ba:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	6812      	ldr	r2, [r2, #0]
 80015c4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80015c6:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 80015ca:	68fa      	ldr	r2, [r7, #12]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	4b19      	ldr	r3, [pc, #100]	; (800163c <HAL_ADC_Init+0x1d0>)
 80015d8:	4013      	ands	r3, r2
 80015da:	68ba      	ldr	r2, [r7, #8]
 80015dc:	4293      	cmp	r3, r2
 80015de:	d10b      	bne.n	80015f8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ea:	f023 0303 	bic.w	r3, r3, #3
 80015ee:	f043 0201 	orr.w	r2, r3, #1
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015f6:	e018      	b.n	800162a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015fc:	f023 0312 	bic.w	r3, r3, #18
 8001600:	f043 0210 	orr.w	r2, r3, #16
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800160c:	f043 0201 	orr.w	r2, r3, #1
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001618:	e007      	b.n	800162a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800161e:	f043 0210 	orr.w	r2, r3, #16
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800162a:	7dfb      	ldrb	r3, [r7, #23]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40013c00 	.word	0x40013c00
 8001638:	ffe1f7fd 	.word	0xffe1f7fd
 800163c:	ff1f0efe 	.word	0xff1f0efe

08001640 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001648:	2300      	movs	r3, #0
 800164a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001652:	2b01      	cmp	r3, #1
 8001654:	d101      	bne.n	800165a <HAL_ADC_Start+0x1a>
 8001656:	2302      	movs	r3, #2
 8001658:	e098      	b.n	800178c <HAL_ADC_Start+0x14c>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2201      	movs	r2, #1
 800165e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 fa98 	bl	8001b98 <ADC_Enable>
 8001668:	4603      	mov	r3, r0
 800166a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	2b00      	cmp	r3, #0
 8001670:	f040 8087 	bne.w	8001782 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800167c:	f023 0301 	bic.w	r3, r3, #1
 8001680:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a41      	ldr	r2, [pc, #260]	; (8001794 <HAL_ADC_Start+0x154>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d105      	bne.n	800169e <HAL_ADC_Start+0x5e>
 8001692:	4b41      	ldr	r3, [pc, #260]	; (8001798 <HAL_ADC_Start+0x158>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d115      	bne.n	80016ca <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d026      	beq.n	8001706 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016c0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016c8:	e01d      	b.n	8001706 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016ce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a2f      	ldr	r2, [pc, #188]	; (8001798 <HAL_ADC_Start+0x158>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d004      	beq.n	80016ea <HAL_ADC_Start+0xaa>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a2b      	ldr	r2, [pc, #172]	; (8001794 <HAL_ADC_Start+0x154>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d10d      	bne.n	8001706 <HAL_ADC_Start+0xc6>
 80016ea:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <HAL_ADC_Start+0x158>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d007      	beq.n	8001706 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016fe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d006      	beq.n	8001720 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001716:	f023 0206 	bic.w	r2, r3, #6
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	62da      	str	r2, [r3, #44]	; 0x2c
 800171e:	e002      	b.n	8001726 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2200      	movs	r2, #0
 800172a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f06f 0202 	mvn.w	r2, #2
 8001736:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001742:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001746:	d113      	bne.n	8001770 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800174c:	4a11      	ldr	r2, [pc, #68]	; (8001794 <HAL_ADC_Start+0x154>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d105      	bne.n	800175e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <HAL_ADC_Start+0x158>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800175a:	2b00      	cmp	r3, #0
 800175c:	d108      	bne.n	8001770 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	6892      	ldr	r2, [r2, #8]
 8001768:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800176c:	609a      	str	r2, [r3, #8]
 800176e:	e00c      	b.n	800178a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	6812      	ldr	r2, [r2, #0]
 8001778:	6892      	ldr	r2, [r2, #8]
 800177a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800177e:	609a      	str	r2, [r3, #8]
 8001780:	e003      	b.n	800178a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800178a:	7bfb      	ldrb	r3, [r7, #15]
}
 800178c:	4618      	mov	r0, r3
 800178e:	3710      	adds	r7, #16
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40012800 	.word	0x40012800
 8001798:	40012400 	.word	0x40012400

0800179c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800179c:	b590      	push	{r4, r7, lr}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80017aa:	2300      	movs	r3, #0
 80017ac:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80017b2:	f7ff fe2f 	bl	8001414 <HAL_GetTick>
 80017b6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d00b      	beq.n	80017de <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ca:	f043 0220 	orr.w	r2, r3, #32
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e0c8      	b.n	8001970 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d12a      	bne.n	8001842 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d123      	bne.n	8001842 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80017fa:	e01a      	b.n	8001832 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001802:	d016      	beq.n	8001832 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d007      	beq.n	800181a <HAL_ADC_PollForConversion+0x7e>
 800180a:	f7ff fe03 	bl	8001414 <HAL_GetTick>
 800180e:	4602      	mov	r2, r0
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	1ad2      	subs	r2, r2, r3
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	429a      	cmp	r2, r3
 8001818:	d90b      	bls.n	8001832 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800181e:	f043 0204 	orr.w	r2, r3, #4
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e09e      	b.n	8001970 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d0dd      	beq.n	80017fc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001840:	e06c      	b.n	800191c <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001842:	4b4d      	ldr	r3, [pc, #308]	; (8001978 <HAL_ADC_PollForConversion+0x1dc>)
 8001844:	681c      	ldr	r4, [r3, #0]
 8001846:	2002      	movs	r0, #2
 8001848:	f003 fc64 	bl	8005114 <HAL_RCCEx_GetPeriphCLKFreq>
 800184c:	4603      	mov	r3, r0
 800184e:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6919      	ldr	r1, [r3, #16]
 8001858:	4b48      	ldr	r3, [pc, #288]	; (800197c <HAL_ADC_PollForConversion+0x1e0>)
 800185a:	400b      	ands	r3, r1
 800185c:	2b00      	cmp	r3, #0
 800185e:	d118      	bne.n	8001892 <HAL_ADC_PollForConversion+0xf6>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	68d9      	ldr	r1, [r3, #12]
 8001866:	4b46      	ldr	r3, [pc, #280]	; (8001980 <HAL_ADC_PollForConversion+0x1e4>)
 8001868:	400b      	ands	r3, r1
 800186a:	2b00      	cmp	r3, #0
 800186c:	d111      	bne.n	8001892 <HAL_ADC_PollForConversion+0xf6>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6919      	ldr	r1, [r3, #16]
 8001874:	4b43      	ldr	r3, [pc, #268]	; (8001984 <HAL_ADC_PollForConversion+0x1e8>)
 8001876:	400b      	ands	r3, r1
 8001878:	2b00      	cmp	r3, #0
 800187a:	d108      	bne.n	800188e <HAL_ADC_PollForConversion+0xf2>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	68d9      	ldr	r1, [r3, #12]
 8001882:	4b41      	ldr	r3, [pc, #260]	; (8001988 <HAL_ADC_PollForConversion+0x1ec>)
 8001884:	400b      	ands	r3, r1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <HAL_ADC_PollForConversion+0xf2>
 800188a:	2314      	movs	r3, #20
 800188c:	e020      	b.n	80018d0 <HAL_ADC_PollForConversion+0x134>
 800188e:	2329      	movs	r3, #41	; 0x29
 8001890:	e01e      	b.n	80018d0 <HAL_ADC_PollForConversion+0x134>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6919      	ldr	r1, [r3, #16]
 8001898:	4b3a      	ldr	r3, [pc, #232]	; (8001984 <HAL_ADC_PollForConversion+0x1e8>)
 800189a:	400b      	ands	r3, r1
 800189c:	2b00      	cmp	r3, #0
 800189e:	d106      	bne.n	80018ae <HAL_ADC_PollForConversion+0x112>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	68d9      	ldr	r1, [r3, #12]
 80018a6:	4b38      	ldr	r3, [pc, #224]	; (8001988 <HAL_ADC_PollForConversion+0x1ec>)
 80018a8:	400b      	ands	r3, r1
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d00d      	beq.n	80018ca <HAL_ADC_PollForConversion+0x12e>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6919      	ldr	r1, [r3, #16]
 80018b4:	4b35      	ldr	r3, [pc, #212]	; (800198c <HAL_ADC_PollForConversion+0x1f0>)
 80018b6:	400b      	ands	r3, r1
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d108      	bne.n	80018ce <HAL_ADC_PollForConversion+0x132>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68d9      	ldr	r1, [r3, #12]
 80018c2:	4b32      	ldr	r3, [pc, #200]	; (800198c <HAL_ADC_PollForConversion+0x1f0>)
 80018c4:	400b      	ands	r3, r1
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_ADC_PollForConversion+0x132>
 80018ca:	2354      	movs	r3, #84	; 0x54
 80018cc:	e000      	b.n	80018d0 <HAL_ADC_PollForConversion+0x134>
 80018ce:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80018d0:	fb03 f302 	mul.w	r3, r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80018d6:	e01d      	b.n	8001914 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018de:	d016      	beq.n	800190e <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d007      	beq.n	80018f6 <HAL_ADC_PollForConversion+0x15a>
 80018e6:	f7ff fd95 	bl	8001414 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	1ad2      	subs	r2, r2, r3
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d90b      	bls.n	800190e <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fa:	f043 0204 	orr.w	r2, r3, #4
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e030      	b.n	8001970 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	3301      	adds	r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	429a      	cmp	r2, r3
 800191a:	d3dd      	bcc.n	80018d8 <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f06f 0212 	mvn.w	r2, #18
 8001924:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800193c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001940:	d115      	bne.n	800196e <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001946:	2b00      	cmp	r3, #0
 8001948:	d111      	bne.n	800196e <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800194e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d105      	bne.n	800196e <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001966:	f043 0201 	orr.w	r2, r3, #1
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	371c      	adds	r7, #28
 8001974:	46bd      	mov	sp, r7
 8001976:	bd90      	pop	{r4, r7, pc}
 8001978:	20000060 	.word	0x20000060
 800197c:	24924924 	.word	0x24924924
 8001980:	00924924 	.word	0x00924924
 8001984:	12492492 	.word	0x12492492
 8001988:	00492492 	.word	0x00492492
 800198c:	00249249 	.word	0x00249249

08001990 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr

080019a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80019a8:	b490      	push	{r4, r7}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019b2:	2300      	movs	r3, #0
 80019b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80019b6:	2300      	movs	r3, #0
 80019b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d101      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x20>
 80019c4:	2302      	movs	r3, #2
 80019c6:	e0dc      	b.n	8001b82 <HAL_ADC_ConfigChannel+0x1da>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2201      	movs	r2, #1
 80019cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	2b06      	cmp	r3, #6
 80019d6:	d81c      	bhi.n	8001a12 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6819      	ldr	r1, [r3, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685a      	ldr	r2, [r3, #4]
 80019e6:	4613      	mov	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	3b05      	subs	r3, #5
 80019ee:	221f      	movs	r2, #31
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	4018      	ands	r0, r3
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681c      	ldr	r4, [r3, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	4413      	add	r3, r2
 8001a06:	3b05      	subs	r3, #5
 8001a08:	fa04 f303 	lsl.w	r3, r4, r3
 8001a0c:	4303      	orrs	r3, r0
 8001a0e:	634b      	str	r3, [r1, #52]	; 0x34
 8001a10:	e03c      	b.n	8001a8c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b0c      	cmp	r3, #12
 8001a18:	d81c      	bhi.n	8001a54 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6819      	ldr	r1, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	4413      	add	r3, r2
 8001a2e:	3b23      	subs	r3, #35	; 0x23
 8001a30:	221f      	movs	r2, #31
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	4018      	ands	r0, r3
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681c      	ldr	r4, [r3, #0]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685a      	ldr	r2, [r3, #4]
 8001a42:	4613      	mov	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	4413      	add	r3, r2
 8001a48:	3b23      	subs	r3, #35	; 0x23
 8001a4a:	fa04 f303 	lsl.w	r3, r4, r3
 8001a4e:	4303      	orrs	r3, r0
 8001a50:	630b      	str	r3, [r1, #48]	; 0x30
 8001a52:	e01b      	b.n	8001a8c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6819      	ldr	r1, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	4613      	mov	r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4413      	add	r3, r2
 8001a68:	3b41      	subs	r3, #65	; 0x41
 8001a6a:	221f      	movs	r2, #31
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	4018      	ands	r0, r3
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681c      	ldr	r4, [r3, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	4413      	add	r3, r2
 8001a82:	3b41      	subs	r3, #65	; 0x41
 8001a84:	fa04 f303 	lsl.w	r3, r4, r3
 8001a88:	4303      	orrs	r3, r0
 8001a8a:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b09      	cmp	r3, #9
 8001a92:	d91c      	bls.n	8001ace <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6819      	ldr	r1, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	68d8      	ldr	r0, [r3, #12]
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3b1e      	subs	r3, #30
 8001aaa:	2207      	movs	r2, #7
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4018      	ands	r0, r3
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	689c      	ldr	r4, [r3, #8]
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4613      	mov	r3, r2
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	4413      	add	r3, r2
 8001ac2:	3b1e      	subs	r3, #30
 8001ac4:	fa04 f303 	lsl.w	r3, r4, r3
 8001ac8:	4303      	orrs	r3, r0
 8001aca:	60cb      	str	r3, [r1, #12]
 8001acc:	e019      	b.n	8001b02 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6819      	ldr	r1, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	6918      	ldr	r0, [r3, #16]
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	4613      	mov	r3, r2
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4413      	add	r3, r2
 8001ae2:	2207      	movs	r2, #7
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	4018      	ands	r0, r3
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689c      	ldr	r4, [r3, #8]
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4613      	mov	r3, r2
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4413      	add	r3, r2
 8001afa:	fa04 f303 	lsl.w	r3, r4, r3
 8001afe:	4303      	orrs	r3, r0
 8001b00:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b10      	cmp	r3, #16
 8001b08:	d003      	beq.n	8001b12 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b0e:	2b11      	cmp	r3, #17
 8001b10:	d132      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a1d      	ldr	r2, [pc, #116]	; (8001b8c <HAL_ADC_ConfigChannel+0x1e4>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d125      	bne.n	8001b68 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d126      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6812      	ldr	r2, [r2, #0]
 8001b32:	6892      	ldr	r2, [r2, #8]
 8001b34:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b38:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b10      	cmp	r3, #16
 8001b40:	d11a      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b42:	4b13      	ldr	r3, [pc, #76]	; (8001b90 <HAL_ADC_ConfigChannel+0x1e8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a13      	ldr	r2, [pc, #76]	; (8001b94 <HAL_ADC_ConfigChannel+0x1ec>)
 8001b48:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4c:	0c9a      	lsrs	r2, r3, #18
 8001b4e:	4613      	mov	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	4413      	add	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b58:	e002      	b.n	8001b60 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1f9      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x1b2>
 8001b66:	e007      	b.n	8001b78 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6c:	f043 0220 	orr.w	r2, r3, #32
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc90      	pop	{r4, r7}
 8001b8a:	4770      	bx	lr
 8001b8c:	40012400 	.word	0x40012400
 8001b90:	20000060 	.word	0x20000060
 8001b94:	431bde83 	.word	0x431bde83

08001b98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d039      	beq.n	8001c2a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6812      	ldr	r2, [r2, #0]
 8001bbe:	6892      	ldr	r2, [r2, #8]
 8001bc0:	f042 0201 	orr.w	r2, r2, #1
 8001bc4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <ADC_Enable+0x9c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1b      	ldr	r2, [pc, #108]	; (8001c38 <ADC_Enable+0xa0>)
 8001bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001bd0:	0c9b      	lsrs	r3, r3, #18
 8001bd2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001bd4:	e002      	b.n	8001bdc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001bd6:	68bb      	ldr	r3, [r7, #8]
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d1f9      	bne.n	8001bd6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001be2:	f7ff fc17 	bl	8001414 <HAL_GetTick>
 8001be6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001be8:	e018      	b.n	8001c1c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001bea:	f7ff fc13 	bl	8001414 <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2b02      	cmp	r3, #2
 8001bf6:	d911      	bls.n	8001c1c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfc:	f043 0210 	orr.w	r2, r3, #16
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c08:	f043 0201 	orr.w	r2, r3, #1
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e007      	b.n	8001c2c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f003 0301 	and.w	r3, r3, #1
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d1df      	bne.n	8001bea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000060 	.word	0x20000060
 8001c38:	431bde83 	.word	0x431bde83

08001c3c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d127      	bne.n	8001ca6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6812      	ldr	r2, [r2, #0]
 8001c5e:	6892      	ldr	r2, [r2, #8]
 8001c60:	f022 0201 	bic.w	r2, r2, #1
 8001c64:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c66:	f7ff fbd5 	bl	8001414 <HAL_GetTick>
 8001c6a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c6c:	e014      	b.n	8001c98 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c6e:	f7ff fbd1 	bl	8001414 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	1ad3      	subs	r3, r2, r3
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	d90d      	bls.n	8001c98 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	f043 0210 	orr.w	r2, r3, #16
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c8c:	f043 0201 	orr.w	r2, r3, #1
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	e007      	b.n	8001ca8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d0e3      	beq.n	8001c6e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ce2:	4a04      	ldr	r2, [pc, #16]	; (8001cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	60d3      	str	r3, [r2, #12]
}
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cfc:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <__NVIC_GetPriorityGrouping+0x18>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	0a1b      	lsrs	r3, r3, #8
 8001d02:	f003 0307 	and.w	r3, r3, #7
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	db0b      	blt.n	8001d3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d26:	4908      	ldr	r1, [pc, #32]	; (8001d48 <__NVIC_EnableIRQ+0x34>)
 8001d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2c:	095b      	lsrs	r3, r3, #5
 8001d2e:	79fa      	ldrb	r2, [r7, #7]
 8001d30:	f002 021f 	and.w	r2, r2, #31
 8001d34:	2001      	movs	r0, #1
 8001d36:	fa00 f202 	lsl.w	r2, r0, r2
 8001d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	e000e100 	.word	0xe000e100

08001d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	6039      	str	r1, [r7, #0]
 8001d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	db0a      	blt.n	8001d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d60:	490d      	ldr	r1, [pc, #52]	; (8001d98 <__NVIC_SetPriority+0x4c>)
 8001d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d66:	683a      	ldr	r2, [r7, #0]
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	0112      	lsls	r2, r2, #4
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	440b      	add	r3, r1
 8001d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d74:	e00a      	b.n	8001d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d76:	4909      	ldr	r1, [pc, #36]	; (8001d9c <__NVIC_SetPriority+0x50>)
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	f003 030f 	and.w	r3, r3, #15
 8001d7e:	3b04      	subs	r3, #4
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	0112      	lsls	r2, r2, #4
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	440b      	add	r3, r1
 8001d8a:	761a      	strb	r2, [r3, #24]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000e100 	.word	0xe000e100
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b089      	sub	sp, #36	; 0x24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f1c3 0307 	rsb	r3, r3, #7
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	bf28      	it	cs
 8001dbe:	2304      	movcs	r3, #4
 8001dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	2b06      	cmp	r3, #6
 8001dc8:	d902      	bls.n	8001dd0 <NVIC_EncodePriority+0x30>
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	3b03      	subs	r3, #3
 8001dce:	e000      	b.n	8001dd2 <NVIC_EncodePriority+0x32>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	1e5a      	subs	r2, r3, #1
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	401a      	ands	r2, r3
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de6:	2101      	movs	r1, #1
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	fa01 f303 	lsl.w	r3, r1, r3
 8001dee:	1e59      	subs	r1, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df4:	4313      	orrs	r3, r2
         );
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3724      	adds	r7, #36	; 0x24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e10:	d301      	bcc.n	8001e16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e12:	2301      	movs	r3, #1
 8001e14:	e00f      	b.n	8001e36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e16:	4a0a      	ldr	r2, [pc, #40]	; (8001e40 <SysTick_Config+0x40>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e1e:	210f      	movs	r1, #15
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295
 8001e24:	f7ff ff92 	bl	8001d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <SysTick_Config+0x40>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e2e:	4b04      	ldr	r3, [pc, #16]	; (8001e40 <SysTick_Config+0x40>)
 8001e30:	2207      	movs	r2, #7
 8001e32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	e000e010 	.word	0xe000e010

08001e44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ff2f 	bl	8001cb0 <__NVIC_SetPriorityGrouping>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b086      	sub	sp, #24
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	4603      	mov	r3, r0
 8001e62:	60b9      	str	r1, [r7, #8]
 8001e64:	607a      	str	r2, [r7, #4]
 8001e66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e6c:	f7ff ff44 	bl	8001cf8 <__NVIC_GetPriorityGrouping>
 8001e70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68b9      	ldr	r1, [r7, #8]
 8001e76:	6978      	ldr	r0, [r7, #20]
 8001e78:	f7ff ff92 	bl	8001da0 <NVIC_EncodePriority>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e82:	4611      	mov	r1, r2
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff ff61 	bl	8001d4c <__NVIC_SetPriority>
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	4603      	mov	r3, r0
 8001e9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff37 	bl	8001d14 <__NVIC_EnableIRQ>
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff ffa2 	bl	8001e00 <SysTick_Config>
 8001ebc:	4603      	mov	r3, r0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e014      	b.n	8001f02 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	791b      	ldrb	r3, [r3, #4]
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d105      	bne.n	8001eee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f004 fc75 	bl	80067d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2202      	movs	r2, #2
 8001ef2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2201      	movs	r2, #1
 8001efe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	795b      	ldrb	r3, [r3, #5]
 8001f18:	2b01      	cmp	r3, #1
 8001f1a:	d101      	bne.n	8001f20 <HAL_DAC_Start+0x16>
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	e041      	b.n	8001fa4 <HAL_DAC_Start+0x9a>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2202      	movs	r2, #2
 8001f2a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	6811      	ldr	r1, [r2, #0]
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	f002 0210 	and.w	r2, r2, #16
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f42:	430a      	orrs	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d10f      	bne.n	8001f6c <HAL_DAC_Start+0x62>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001f56:	2b3c      	cmp	r3, #60	; 0x3c
 8001f58:	d11d      	bne.n	8001f96 <HAL_DAC_Start+0x8c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	6852      	ldr	r2, [r2, #4]
 8001f64:	f042 0201 	orr.w	r2, r2, #1
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	e014      	b.n	8001f96 <HAL_DAC_Start+0x8c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	f003 0310 	and.w	r3, r3, #16
 8001f7c:	213c      	movs	r1, #60	; 0x3c
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d107      	bne.n	8001f96 <HAL_DAC_Start+0x8c>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	687a      	ldr	r2, [r7, #4]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	6852      	ldr	r2, [r2, #4]
 8001f90:	f042 0202 	orr.w	r2, r2, #2
 8001f94:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr

08001fae <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	b087      	sub	sp, #28
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	60f8      	str	r0, [r7, #12]
 8001fb6:	60b9      	str	r1, [r7, #8]
 8001fb8:	607a      	str	r2, [r7, #4]
 8001fba:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d105      	bne.n	8001fd8 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3308      	adds	r3, #8
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	e004      	b.n	8001fe2 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001fd8:	697a      	ldr	r2, [r7, #20]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4413      	add	r3, r2
 8001fde:	3314      	adds	r3, #20
 8001fe0:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001fea:	2300      	movs	r3, #0
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	371c      	adds	r7, #28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b087      	sub	sp, #28
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	60f8      	str	r0, [r7, #12]
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	795b      	ldrb	r3, [r3, #5]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d101      	bne.n	800200e <HAL_DAC_ConfigChannel+0x18>
 800200a:	2302      	movs	r3, #2
 800200c:	e04a      	b.n	80020a4 <HAL_DAC_ConfigChannel+0xae>
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2201      	movs	r2, #1
 8002012:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2202      	movs	r2, #2
 8002018:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f003 0310 	and.w	r3, r3, #16
 8002028:	f640 72fe 	movw	r2, #4094	; 0xffe
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	4013      	ands	r3, r2
 8002036:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	4313      	orrs	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f003 0310 	and.w	r3, r3, #16
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	4313      	orrs	r3, r2
 8002054:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	6811      	ldr	r1, [r2, #0]
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	f002 0210 	and.w	r2, r2, #16
 800206e:	20c0      	movs	r0, #192	; 0xc0
 8002070:	fa00 f202 	lsl.w	r2, r0, r2
 8002074:	43d2      	mvns	r2, r2
 8002076:	400a      	ands	r2, r1
 8002078:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	6812      	ldr	r2, [r2, #0]
 8002082:	6811      	ldr	r1, [r2, #0]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	f002 0210 	and.w	r2, r2, #16
 800208a:	20c0      	movs	r0, #192	; 0xc0
 800208c:	fa00 f202 	lsl.w	r2, r0, r2
 8002090:	43d2      	mvns	r2, r2
 8002092:	400a      	ands	r2, r1
 8002094:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2201      	movs	r2, #1
 800209a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr
	...

080020b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020b8:	2300      	movs	r3, #0
 80020ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d005      	beq.n	80020d2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2204      	movs	r2, #4
 80020ca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	73fb      	strb	r3, [r7, #15]
 80020d0:	e0ec      	b.n	80022ac <HAL_DMA_Abort_IT+0x1fc>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6812      	ldr	r2, [r2, #0]
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	f022 020e 	bic.w	r2, r2, #14
 80020e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6812      	ldr	r2, [r2, #0]
 80020ea:	6812      	ldr	r2, [r2, #0]
 80020ec:	f022 0201 	bic.w	r2, r2, #1
 80020f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	461a      	mov	r2, r3
 80020f8:	4b6f      	ldr	r3, [pc, #444]	; (80022b8 <HAL_DMA_Abort_IT+0x208>)
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d963      	bls.n	80021c6 <HAL_DMA_Abort_IT+0x116>
 80020fe:	4a6f      	ldr	r2, [pc, #444]	; (80022bc <HAL_DMA_Abort_IT+0x20c>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4619      	mov	r1, r3
 8002106:	4b6e      	ldr	r3, [pc, #440]	; (80022c0 <HAL_DMA_Abort_IT+0x210>)
 8002108:	4299      	cmp	r1, r3
 800210a:	d059      	beq.n	80021c0 <HAL_DMA_Abort_IT+0x110>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4619      	mov	r1, r3
 8002112:	4b6c      	ldr	r3, [pc, #432]	; (80022c4 <HAL_DMA_Abort_IT+0x214>)
 8002114:	4299      	cmp	r1, r3
 8002116:	d051      	beq.n	80021bc <HAL_DMA_Abort_IT+0x10c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4619      	mov	r1, r3
 800211e:	4b6a      	ldr	r3, [pc, #424]	; (80022c8 <HAL_DMA_Abort_IT+0x218>)
 8002120:	4299      	cmp	r1, r3
 8002122:	d048      	beq.n	80021b6 <HAL_DMA_Abort_IT+0x106>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4619      	mov	r1, r3
 800212a:	4b68      	ldr	r3, [pc, #416]	; (80022cc <HAL_DMA_Abort_IT+0x21c>)
 800212c:	4299      	cmp	r1, r3
 800212e:	d03f      	beq.n	80021b0 <HAL_DMA_Abort_IT+0x100>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4619      	mov	r1, r3
 8002136:	4b66      	ldr	r3, [pc, #408]	; (80022d0 <HAL_DMA_Abort_IT+0x220>)
 8002138:	4299      	cmp	r1, r3
 800213a:	d036      	beq.n	80021aa <HAL_DMA_Abort_IT+0xfa>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4619      	mov	r1, r3
 8002142:	4b64      	ldr	r3, [pc, #400]	; (80022d4 <HAL_DMA_Abort_IT+0x224>)
 8002144:	4299      	cmp	r1, r3
 8002146:	d02d      	beq.n	80021a4 <HAL_DMA_Abort_IT+0xf4>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4619      	mov	r1, r3
 800214e:	4b5a      	ldr	r3, [pc, #360]	; (80022b8 <HAL_DMA_Abort_IT+0x208>)
 8002150:	4299      	cmp	r1, r3
 8002152:	d024      	beq.n	800219e <HAL_DMA_Abort_IT+0xee>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4619      	mov	r1, r3
 800215a:	4b5f      	ldr	r3, [pc, #380]	; (80022d8 <HAL_DMA_Abort_IT+0x228>)
 800215c:	4299      	cmp	r1, r3
 800215e:	d01c      	beq.n	800219a <HAL_DMA_Abort_IT+0xea>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4619      	mov	r1, r3
 8002166:	4b5d      	ldr	r3, [pc, #372]	; (80022dc <HAL_DMA_Abort_IT+0x22c>)
 8002168:	4299      	cmp	r1, r3
 800216a:	d014      	beq.n	8002196 <HAL_DMA_Abort_IT+0xe6>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4619      	mov	r1, r3
 8002172:	4b5b      	ldr	r3, [pc, #364]	; (80022e0 <HAL_DMA_Abort_IT+0x230>)
 8002174:	4299      	cmp	r1, r3
 8002176:	d00b      	beq.n	8002190 <HAL_DMA_Abort_IT+0xe0>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4619      	mov	r1, r3
 800217e:	4b59      	ldr	r3, [pc, #356]	; (80022e4 <HAL_DMA_Abort_IT+0x234>)
 8002180:	4299      	cmp	r1, r3
 8002182:	d102      	bne.n	800218a <HAL_DMA_Abort_IT+0xda>
 8002184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002188:	e01b      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 800218a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800218e:	e018      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 8002190:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002194:	e015      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 8002196:	2310      	movs	r3, #16
 8002198:	e013      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 800219a:	2301      	movs	r3, #1
 800219c:	e011      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 800219e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021a2:	e00e      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 80021a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80021a8:	e00b      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 80021aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021ae:	e008      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 80021b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021b4:	e005      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 80021b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ba:	e002      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 80021bc:	2310      	movs	r3, #16
 80021be:	e000      	b.n	80021c2 <HAL_DMA_Abort_IT+0x112>
 80021c0:	2301      	movs	r3, #1
 80021c2:	6053      	str	r3, [r2, #4]
 80021c4:	e062      	b.n	800228c <HAL_DMA_Abort_IT+0x1dc>
 80021c6:	4a48      	ldr	r2, [pc, #288]	; (80022e8 <HAL_DMA_Abort_IT+0x238>)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4619      	mov	r1, r3
 80021ce:	4b3c      	ldr	r3, [pc, #240]	; (80022c0 <HAL_DMA_Abort_IT+0x210>)
 80021d0:	4299      	cmp	r1, r3
 80021d2:	d059      	beq.n	8002288 <HAL_DMA_Abort_IT+0x1d8>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4619      	mov	r1, r3
 80021da:	4b3a      	ldr	r3, [pc, #232]	; (80022c4 <HAL_DMA_Abort_IT+0x214>)
 80021dc:	4299      	cmp	r1, r3
 80021de:	d051      	beq.n	8002284 <HAL_DMA_Abort_IT+0x1d4>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4619      	mov	r1, r3
 80021e6:	4b38      	ldr	r3, [pc, #224]	; (80022c8 <HAL_DMA_Abort_IT+0x218>)
 80021e8:	4299      	cmp	r1, r3
 80021ea:	d048      	beq.n	800227e <HAL_DMA_Abort_IT+0x1ce>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	4b36      	ldr	r3, [pc, #216]	; (80022cc <HAL_DMA_Abort_IT+0x21c>)
 80021f4:	4299      	cmp	r1, r3
 80021f6:	d03f      	beq.n	8002278 <HAL_DMA_Abort_IT+0x1c8>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	4b34      	ldr	r3, [pc, #208]	; (80022d0 <HAL_DMA_Abort_IT+0x220>)
 8002200:	4299      	cmp	r1, r3
 8002202:	d036      	beq.n	8002272 <HAL_DMA_Abort_IT+0x1c2>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4619      	mov	r1, r3
 800220a:	4b32      	ldr	r3, [pc, #200]	; (80022d4 <HAL_DMA_Abort_IT+0x224>)
 800220c:	4299      	cmp	r1, r3
 800220e:	d02d      	beq.n	800226c <HAL_DMA_Abort_IT+0x1bc>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4619      	mov	r1, r3
 8002216:	4b28      	ldr	r3, [pc, #160]	; (80022b8 <HAL_DMA_Abort_IT+0x208>)
 8002218:	4299      	cmp	r1, r3
 800221a:	d024      	beq.n	8002266 <HAL_DMA_Abort_IT+0x1b6>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4619      	mov	r1, r3
 8002222:	4b2d      	ldr	r3, [pc, #180]	; (80022d8 <HAL_DMA_Abort_IT+0x228>)
 8002224:	4299      	cmp	r1, r3
 8002226:	d01c      	beq.n	8002262 <HAL_DMA_Abort_IT+0x1b2>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4619      	mov	r1, r3
 800222e:	4b2b      	ldr	r3, [pc, #172]	; (80022dc <HAL_DMA_Abort_IT+0x22c>)
 8002230:	4299      	cmp	r1, r3
 8002232:	d014      	beq.n	800225e <HAL_DMA_Abort_IT+0x1ae>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4619      	mov	r1, r3
 800223a:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <HAL_DMA_Abort_IT+0x230>)
 800223c:	4299      	cmp	r1, r3
 800223e:	d00b      	beq.n	8002258 <HAL_DMA_Abort_IT+0x1a8>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4619      	mov	r1, r3
 8002246:	4b27      	ldr	r3, [pc, #156]	; (80022e4 <HAL_DMA_Abort_IT+0x234>)
 8002248:	4299      	cmp	r1, r3
 800224a:	d102      	bne.n	8002252 <HAL_DMA_Abort_IT+0x1a2>
 800224c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002250:	e01b      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002256:	e018      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002258:	f44f 7380 	mov.w	r3, #256	; 0x100
 800225c:	e015      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 800225e:	2310      	movs	r3, #16
 8002260:	e013      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002262:	2301      	movs	r3, #1
 8002264:	e011      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002266:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800226a:	e00e      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 800226c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002270:	e00b      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002272:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002276:	e008      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800227c:	e005      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 800227e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002282:	e002      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002284:	2310      	movs	r3, #16
 8002286:	e000      	b.n	800228a <HAL_DMA_Abort_IT+0x1da>
 8002288:	2301      	movs	r3, #1
 800228a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <HAL_DMA_Abort_IT+0x1fc>
    {
      hdma->XferAbortCallback(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	4798      	blx	r3
    } 
  }
  return status;
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40020080 	.word	0x40020080
 80022bc:	40020400 	.word	0x40020400
 80022c0:	40020008 	.word	0x40020008
 80022c4:	4002001c 	.word	0x4002001c
 80022c8:	40020030 	.word	0x40020030
 80022cc:	40020044 	.word	0x40020044
 80022d0:	40020058 	.word	0x40020058
 80022d4:	4002006c 	.word	0x4002006c
 80022d8:	40020408 	.word	0x40020408
 80022dc:	4002041c 	.word	0x4002041c
 80022e0:	40020430 	.word	0x40020430
 80022e4:	40020444 	.word	0x40020444
 80022e8:	40020000 	.word	0x40020000

080022ec <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr

08002304 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002304:	b480      	push	{r7}
 8002306:	b08b      	sub	sp, #44	; 0x2c
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800230e:	2300      	movs	r3, #0
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002312:	2300      	movs	r3, #0
 8002314:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002316:	e133      	b.n	8002580 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002318:	2201      	movs	r2, #1
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	429a      	cmp	r2, r3
 8002332:	f040 8122 	bne.w	800257a <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b12      	cmp	r3, #18
 800233c:	d034      	beq.n	80023a8 <HAL_GPIO_Init+0xa4>
 800233e:	2b12      	cmp	r3, #18
 8002340:	d80d      	bhi.n	800235e <HAL_GPIO_Init+0x5a>
 8002342:	2b02      	cmp	r3, #2
 8002344:	d02b      	beq.n	800239e <HAL_GPIO_Init+0x9a>
 8002346:	2b02      	cmp	r3, #2
 8002348:	d804      	bhi.n	8002354 <HAL_GPIO_Init+0x50>
 800234a:	2b00      	cmp	r3, #0
 800234c:	d031      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
 800234e:	2b01      	cmp	r3, #1
 8002350:	d01c      	beq.n	800238c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002352:	e048      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002354:	2b03      	cmp	r3, #3
 8002356:	d043      	beq.n	80023e0 <HAL_GPIO_Init+0xdc>
 8002358:	2b11      	cmp	r3, #17
 800235a:	d01b      	beq.n	8002394 <HAL_GPIO_Init+0x90>
          break;
 800235c:	e043      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800235e:	4a8f      	ldr	r2, [pc, #572]	; (800259c <HAL_GPIO_Init+0x298>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d026      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
 8002364:	4a8d      	ldr	r2, [pc, #564]	; (800259c <HAL_GPIO_Init+0x298>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d806      	bhi.n	8002378 <HAL_GPIO_Init+0x74>
 800236a:	4a8d      	ldr	r2, [pc, #564]	; (80025a0 <HAL_GPIO_Init+0x29c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d020      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
 8002370:	4a8c      	ldr	r2, [pc, #560]	; (80025a4 <HAL_GPIO_Init+0x2a0>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d01d      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
          break;
 8002376:	e036      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002378:	4a8b      	ldr	r2, [pc, #556]	; (80025a8 <HAL_GPIO_Init+0x2a4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d019      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
 800237e:	4a8b      	ldr	r2, [pc, #556]	; (80025ac <HAL_GPIO_Init+0x2a8>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d016      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
 8002384:	4a8a      	ldr	r2, [pc, #552]	; (80025b0 <HAL_GPIO_Init+0x2ac>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d013      	beq.n	80023b2 <HAL_GPIO_Init+0xae>
          break;
 800238a:	e02c      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	623b      	str	r3, [r7, #32]
          break;
 8002392:	e028      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	3304      	adds	r3, #4
 800239a:	623b      	str	r3, [r7, #32]
          break;
 800239c:	e023      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	3308      	adds	r3, #8
 80023a4:	623b      	str	r3, [r7, #32]
          break;
 80023a6:	e01e      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	330c      	adds	r3, #12
 80023ae:	623b      	str	r3, [r7, #32]
          break;
 80023b0:	e019      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d102      	bne.n	80023c0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023ba:	2304      	movs	r3, #4
 80023bc:	623b      	str	r3, [r7, #32]
          break;
 80023be:	e012      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d105      	bne.n	80023d4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c8:	2308      	movs	r3, #8
 80023ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69fa      	ldr	r2, [r7, #28]
 80023d0:	611a      	str	r2, [r3, #16]
          break;
 80023d2:	e008      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023d4:	2308      	movs	r3, #8
 80023d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69fa      	ldr	r2, [r7, #28]
 80023dc:	615a      	str	r2, [r3, #20]
          break;
 80023de:	e002      	b.n	80023e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023e0:	2300      	movs	r3, #0
 80023e2:	623b      	str	r3, [r7, #32]
          break;
 80023e4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	2bff      	cmp	r3, #255	; 0xff
 80023ea:	d801      	bhi.n	80023f0 <HAL_GPIO_Init+0xec>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	e001      	b.n	80023f4 <HAL_GPIO_Init+0xf0>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3304      	adds	r3, #4
 80023f4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	2bff      	cmp	r3, #255	; 0xff
 80023fa:	d802      	bhi.n	8002402 <HAL_GPIO_Init+0xfe>
 80023fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	e002      	b.n	8002408 <HAL_GPIO_Init+0x104>
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	3b08      	subs	r3, #8
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	210f      	movs	r1, #15
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	fa01 f303 	lsl.w	r3, r1, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	401a      	ands	r2, r3
 800241a:	6a39      	ldr	r1, [r7, #32]
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	431a      	orrs	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	f000 80a2 	beq.w	800257a <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002436:	4a5f      	ldr	r2, [pc, #380]	; (80025b4 <HAL_GPIO_Init+0x2b0>)
 8002438:	4b5e      	ldr	r3, [pc, #376]	; (80025b4 <HAL_GPIO_Init+0x2b0>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6193      	str	r3, [r2, #24]
 8002442:	4b5c      	ldr	r3, [pc, #368]	; (80025b4 <HAL_GPIO_Init+0x2b0>)
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800244e:	4a5a      	ldr	r2, [pc, #360]	; (80025b8 <HAL_GPIO_Init+0x2b4>)
 8002450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002452:	089b      	lsrs	r3, r3, #2
 8002454:	3302      	adds	r3, #2
 8002456:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800245a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245e:	f003 0303 	and.w	r3, r3, #3
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	220f      	movs	r2, #15
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	68fa      	ldr	r2, [r7, #12]
 800246e:	4013      	ands	r3, r2
 8002470:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	4a51      	ldr	r2, [pc, #324]	; (80025bc <HAL_GPIO_Init+0x2b8>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d01f      	beq.n	80024ba <HAL_GPIO_Init+0x1b6>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	4a50      	ldr	r2, [pc, #320]	; (80025c0 <HAL_GPIO_Init+0x2bc>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d019      	beq.n	80024b6 <HAL_GPIO_Init+0x1b2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	4a4f      	ldr	r2, [pc, #316]	; (80025c4 <HAL_GPIO_Init+0x2c0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d013      	beq.n	80024b2 <HAL_GPIO_Init+0x1ae>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	4a4e      	ldr	r2, [pc, #312]	; (80025c8 <HAL_GPIO_Init+0x2c4>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d00d      	beq.n	80024ae <HAL_GPIO_Init+0x1aa>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a4d      	ldr	r2, [pc, #308]	; (80025cc <HAL_GPIO_Init+0x2c8>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d007      	beq.n	80024aa <HAL_GPIO_Init+0x1a6>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4a4c      	ldr	r2, [pc, #304]	; (80025d0 <HAL_GPIO_Init+0x2cc>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d101      	bne.n	80024a6 <HAL_GPIO_Init+0x1a2>
 80024a2:	2305      	movs	r3, #5
 80024a4:	e00a      	b.n	80024bc <HAL_GPIO_Init+0x1b8>
 80024a6:	2306      	movs	r3, #6
 80024a8:	e008      	b.n	80024bc <HAL_GPIO_Init+0x1b8>
 80024aa:	2304      	movs	r3, #4
 80024ac:	e006      	b.n	80024bc <HAL_GPIO_Init+0x1b8>
 80024ae:	2303      	movs	r3, #3
 80024b0:	e004      	b.n	80024bc <HAL_GPIO_Init+0x1b8>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e002      	b.n	80024bc <HAL_GPIO_Init+0x1b8>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <HAL_GPIO_Init+0x1b8>
 80024ba:	2300      	movs	r3, #0
 80024bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024be:	f002 0203 	and.w	r2, r2, #3
 80024c2:	0092      	lsls	r2, r2, #2
 80024c4:	4093      	lsls	r3, r2
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024cc:	493a      	ldr	r1, [pc, #232]	; (80025b8 <HAL_GPIO_Init+0x2b4>)
 80024ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d0:	089b      	lsrs	r3, r3, #2
 80024d2:	3302      	adds	r3, #2
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d006      	beq.n	80024f4 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024e6:	493b      	ldr	r1, [pc, #236]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 80024e8:	4b3a      	ldr	r3, [pc, #232]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	600b      	str	r3, [r1, #0]
 80024f2:	e006      	b.n	8002502 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024f4:	4937      	ldr	r1, [pc, #220]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 80024f6:	4b37      	ldr	r3, [pc, #220]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	43db      	mvns	r3, r3
 80024fe:	4013      	ands	r3, r2
 8002500:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d006      	beq.n	800251c <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800250e:	4931      	ldr	r1, [pc, #196]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002510:	4b30      	ldr	r3, [pc, #192]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	4313      	orrs	r3, r2
 8002518:	604b      	str	r3, [r1, #4]
 800251a:	e006      	b.n	800252a <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800251c:	492d      	ldr	r1, [pc, #180]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 800251e:	4b2d      	ldr	r3, [pc, #180]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	43db      	mvns	r3, r3
 8002526:	4013      	ands	r3, r2
 8002528:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d006      	beq.n	8002544 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002536:	4927      	ldr	r1, [pc, #156]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002538:	4b26      	ldr	r3, [pc, #152]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	4313      	orrs	r3, r2
 8002540:	608b      	str	r3, [r1, #8]
 8002542:	e006      	b.n	8002552 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002544:	4923      	ldr	r1, [pc, #140]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002546:	4b23      	ldr	r3, [pc, #140]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	43db      	mvns	r3, r3
 800254e:	4013      	ands	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d006      	beq.n	800256c <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800255e:	491d      	ldr	r1, [pc, #116]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002560:	4b1c      	ldr	r3, [pc, #112]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002562:	68da      	ldr	r2, [r3, #12]
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	4313      	orrs	r3, r2
 8002568:	60cb      	str	r3, [r1, #12]
 800256a:	e006      	b.n	800257a <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800256c:	4919      	ldr	r1, [pc, #100]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 800256e:	4b19      	ldr	r3, [pc, #100]	; (80025d4 <HAL_GPIO_Init+0x2d0>)
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	43db      	mvns	r3, r3
 8002576:	4013      	ands	r3, r2
 8002578:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800257a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257c:	3301      	adds	r3, #1
 800257e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	fa22 f303 	lsr.w	r3, r2, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	f47f aec4 	bne.w	8002318 <HAL_GPIO_Init+0x14>
  }
}
 8002590:	bf00      	nop
 8002592:	372c      	adds	r7, #44	; 0x2c
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	10210000 	.word	0x10210000
 80025a0:	10110000 	.word	0x10110000
 80025a4:	10120000 	.word	0x10120000
 80025a8:	10310000 	.word	0x10310000
 80025ac:	10320000 	.word	0x10320000
 80025b0:	10220000 	.word	0x10220000
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010000 	.word	0x40010000
 80025bc:	40010800 	.word	0x40010800
 80025c0:	40010c00 	.word	0x40010c00
 80025c4:	40011000 	.word	0x40011000
 80025c8:	40011400 	.word	0x40011400
 80025cc:	40011800 	.word	0x40011800
 80025d0:	40011c00 	.word	0x40011c00
 80025d4:	40010400 	.word	0x40010400

080025d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025d8:	b590      	push	{r4, r7, lr}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e11f      	b.n	800282a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d106      	bne.n	8002604 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f004 f926 	bl	8006850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2224      	movs	r2, #36	; 0x24
 8002608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	6812      	ldr	r2, [r2, #0]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800262a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	6812      	ldr	r2, [r2, #0]
 8002636:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800263a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800263c:	f002 fc6e 	bl	8004f1c <HAL_RCC_GetPCLK1Freq>
 8002640:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	4a7b      	ldr	r2, [pc, #492]	; (8002834 <HAL_I2C_Init+0x25c>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d807      	bhi.n	800265c <HAL_I2C_Init+0x84>
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4a7a      	ldr	r2, [pc, #488]	; (8002838 <HAL_I2C_Init+0x260>)
 8002650:	4293      	cmp	r3, r2
 8002652:	bf94      	ite	ls
 8002654:	2301      	movls	r3, #1
 8002656:	2300      	movhi	r3, #0
 8002658:	b2db      	uxtb	r3, r3
 800265a:	e006      	b.n	800266a <HAL_I2C_Init+0x92>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	4a77      	ldr	r2, [pc, #476]	; (800283c <HAL_I2C_Init+0x264>)
 8002660:	4293      	cmp	r3, r2
 8002662:	bf94      	ite	ls
 8002664:	2301      	movls	r3, #1
 8002666:	2300      	movhi	r3, #0
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e0db      	b.n	800282a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	4a72      	ldr	r2, [pc, #456]	; (8002840 <HAL_I2C_Init+0x268>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	0c9b      	lsrs	r3, r3, #18
 800267c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6812      	ldr	r2, [r2, #0]
 8002686:	6852      	ldr	r2, [r2, #4]
 8002688:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	430a      	orrs	r2, r1
 8002690:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	4863      	ldr	r0, [pc, #396]	; (8002834 <HAL_I2C_Init+0x25c>)
 80026a6:	4283      	cmp	r3, r0
 80026a8:	d802      	bhi.n	80026b0 <HAL_I2C_Init+0xd8>
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	3301      	adds	r3, #1
 80026ae:	e009      	b.n	80026c4 <HAL_I2C_Init+0xec>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80026b6:	fb00 f303 	mul.w	r3, r0, r3
 80026ba:	4862      	ldr	r0, [pc, #392]	; (8002844 <HAL_I2C_Init+0x26c>)
 80026bc:	fba0 0303 	umull	r0, r3, r0, r3
 80026c0:	099b      	lsrs	r3, r3, #6
 80026c2:	3301      	adds	r3, #1
 80026c4:	430b      	orrs	r3, r1
 80026c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6818      	ldr	r0, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	69db      	ldr	r3, [r3, #28]
 80026d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80026d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4955      	ldr	r1, [pc, #340]	; (8002834 <HAL_I2C_Init+0x25c>)
 80026e0:	428b      	cmp	r3, r1
 80026e2:	d80d      	bhi.n	8002700 <HAL_I2C_Init+0x128>
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	1e59      	subs	r1, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80026f2:	3301      	adds	r3, #1
 80026f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f8:	2b04      	cmp	r3, #4
 80026fa:	bf38      	it	cc
 80026fc:	2304      	movcc	r3, #4
 80026fe:	e04f      	b.n	80027a0 <HAL_I2C_Init+0x1c8>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d111      	bne.n	800272c <HAL_I2C_Init+0x154>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	1e5c      	subs	r4, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6859      	ldr	r1, [r3, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	440b      	add	r3, r1
 8002716:	fbb4 f3f3 	udiv	r3, r4, r3
 800271a:	3301      	adds	r3, #1
 800271c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf0c      	ite	eq
 8002724:	2301      	moveq	r3, #1
 8002726:	2300      	movne	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	e012      	b.n	8002752 <HAL_I2C_Init+0x17a>
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	1e5c      	subs	r4, r3, #1
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6859      	ldr	r1, [r3, #4]
 8002734:	460b      	mov	r3, r1
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	0099      	lsls	r1, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002742:	3301      	adds	r3, #1
 8002744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002748:	2b00      	cmp	r3, #0
 800274a:	bf0c      	ite	eq
 800274c:	2301      	moveq	r3, #1
 800274e:	2300      	movne	r3, #0
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <HAL_I2C_Init+0x182>
 8002756:	2301      	movs	r3, #1
 8002758:	e022      	b.n	80027a0 <HAL_I2C_Init+0x1c8>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d10e      	bne.n	8002780 <HAL_I2C_Init+0x1a8>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	1e5c      	subs	r4, r3, #1
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6859      	ldr	r1, [r3, #4]
 800276a:	460b      	mov	r3, r1
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	440b      	add	r3, r1
 8002770:	fbb4 f3f3 	udiv	r3, r4, r3
 8002774:	3301      	adds	r3, #1
 8002776:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800277a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800277e:	e00f      	b.n	80027a0 <HAL_I2C_Init+0x1c8>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	1e5c      	subs	r4, r3, #1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6859      	ldr	r1, [r3, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	0099      	lsls	r1, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	fbb4 f3f3 	udiv	r3, r4, r3
 8002796:	3301      	adds	r3, #1
 8002798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800279c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027a0:	4313      	orrs	r3, r2
 80027a2:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	6812      	ldr	r2, [r2, #0]
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	69d0      	ldr	r0, [r2, #28]
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6a12      	ldr	r2, [r2, #32]
 80027ba:	4302      	orrs	r2, r0
 80027bc:	430a      	orrs	r2, r1
 80027be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80027ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	6908      	ldr	r0, [r1, #16]
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	68c9      	ldr	r1, [r1, #12]
 80027da:	4301      	orrs	r1, r0
 80027dc:	430b      	orrs	r3, r1
 80027de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	68d2      	ldr	r2, [r2, #12]
 80027ea:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6950      	ldr	r0, [r2, #20]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6992      	ldr	r2, [r2, #24]
 80027f6:	4302      	orrs	r2, r0
 80027f8:	430a      	orrs	r2, r1
 80027fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	6812      	ldr	r2, [r2, #0]
 8002806:	f042 0201 	orr.w	r2, r2, #1
 800280a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2220      	movs	r2, #32
 8002816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	bd90      	pop	{r4, r7, pc}
 8002832:	bf00      	nop
 8002834:	000186a0 	.word	0x000186a0
 8002838:	001e847f 	.word	0x001e847f
 800283c:	003d08ff 	.word	0x003d08ff
 8002840:	431bde83 	.word	0x431bde83
 8002844:	10624dd3 	.word	0x10624dd3

08002848 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af02      	add	r7, sp, #8
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	607a      	str	r2, [r7, #4]
 8002852:	461a      	mov	r2, r3
 8002854:	460b      	mov	r3, r1
 8002856:	817b      	strh	r3, [r7, #10]
 8002858:	4613      	mov	r3, r2
 800285a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800285c:	f7fe fdda 	bl	8001414 <HAL_GetTick>
 8002860:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b20      	cmp	r3, #32
 800286c:	f040 80e0 	bne.w	8002a30 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2319      	movs	r3, #25
 8002876:	2201      	movs	r2, #1
 8002878:	4970      	ldr	r1, [pc, #448]	; (8002a3c <HAL_I2C_Master_Transmit+0x1f4>)
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f001 fda6 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002886:	2302      	movs	r3, #2
 8002888:	e0d3      	b.n	8002a32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002890:	2b01      	cmp	r3, #1
 8002892:	d101      	bne.n	8002898 <HAL_I2C_Master_Transmit+0x50>
 8002894:	2302      	movs	r3, #2
 8002896:	e0cc      	b.n	8002a32 <HAL_I2C_Master_Transmit+0x1ea>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d007      	beq.n	80028be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	f042 0201 	orr.w	r2, r2, #1
 80028bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	6812      	ldr	r2, [r2, #0]
 80028c6:	6812      	ldr	r2, [r2, #0]
 80028c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	2221      	movs	r2, #33	; 0x21
 80028d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2210      	movs	r2, #16
 80028da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2200      	movs	r2, #0
 80028e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	893a      	ldrh	r2, [r7, #8]
 80028ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	4a50      	ldr	r2, [pc, #320]	; (8002a40 <HAL_I2C_Master_Transmit+0x1f8>)
 80028fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002900:	8979      	ldrh	r1, [r7, #10]
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	6a3a      	ldr	r2, [r7, #32]
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f001 fc36 	bl	8004178 <I2C_MasterRequestWrite>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e08d      	b.n	8002a32 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002916:	2300      	movs	r3, #0
 8002918:	613b      	str	r3, [r7, #16]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800292c:	e066      	b.n	80029fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	6a39      	ldr	r1, [r7, #32]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f001 fe20 	bl	8004578 <I2C_WaitOnTXEFlagUntilTimeout>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00d      	beq.n	800295a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	2b04      	cmp	r3, #4
 8002944:	d107      	bne.n	8002956 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	6812      	ldr	r2, [r2, #0]
 8002950:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002954:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e06b      	b.n	8002a32 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002962:	7812      	ldrb	r2, [r2, #0]
 8002964:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296a:	1c5a      	adds	r2, r3, #1
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002974:	b29b      	uxth	r3, r3
 8002976:	3b01      	subs	r3, #1
 8002978:	b29a      	uxth	r2, r3
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002982:	3b01      	subs	r3, #1
 8002984:	b29a      	uxth	r2, r3
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	f003 0304 	and.w	r3, r3, #4
 8002994:	2b04      	cmp	r3, #4
 8002996:	d11b      	bne.n	80029d0 <HAL_I2C_Master_Transmit+0x188>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800299c:	2b00      	cmp	r3, #0
 800299e:	d017      	beq.n	80029d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029a8:	7812      	ldrb	r2, [r2, #0]
 80029aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b0:	1c5a      	adds	r2, r3, #1
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	3b01      	subs	r3, #1
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d0:	697a      	ldr	r2, [r7, #20]
 80029d2:	6a39      	ldr	r1, [r7, #32]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f001 fe10 	bl	80045fa <I2C_WaitOnBTFFlagUntilTimeout>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d00d      	beq.n	80029fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	2b04      	cmp	r3, #4
 80029e6:	d107      	bne.n	80029f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68fa      	ldr	r2, [r7, #12]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	6812      	ldr	r2, [r2, #0]
 80029f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e01a      	b.n	8002a32 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d194      	bne.n	800292e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	6812      	ldr	r2, [r2, #0]
 8002a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	e000      	b.n	8002a32 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a30:	2302      	movs	r3, #2
  }
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3718      	adds	r7, #24
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	00100002 	.word	0x00100002
 8002a40:	ffff0000 	.word	0xffff0000

08002a44 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a64:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	2b10      	cmp	r3, #16
 8002a72:	d003      	beq.n	8002a7c <HAL_I2C_EV_IRQHandler+0x38>
 8002a74:	7bfb      	ldrb	r3, [r7, #15]
 8002a76:	2b40      	cmp	r3, #64	; 0x40
 8002a78:	f040 80ad 	bne.w	8002bd6 <HAL_I2C_EV_IRQHandler+0x192>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10d      	bne.n	8002ab2 <HAL_I2C_EV_IRQHandler+0x6e>
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002a9c:	d003      	beq.n	8002aa6 <HAL_I2C_EV_IRQHandler+0x62>
 8002a9e:	693b      	ldr	r3, [r7, #16]
 8002aa0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002aa4:	d101      	bne.n	8002aaa <HAL_I2C_EV_IRQHandler+0x66>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_I2C_EV_IRQHandler+0x68>
 8002aaa:	2300      	movs	r3, #0
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	f000 8110 	beq.w	8002cd2 <HAL_I2C_EV_IRQHandler+0x28e>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00b      	beq.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x90>
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d006      	beq.n	8002ad4 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f001 fe38 	bl	800473c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 fd3b 	bl	8003548 <I2C_Master_SB>
 8002ad2:	e07f      	b.n	8002bd4 <HAL_I2C_EV_IRQHandler+0x190>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	f003 0308 	and.w	r3, r3, #8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d008      	beq.n	8002af0 <HAL_I2C_EV_IRQHandler+0xac>
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d003      	beq.n	8002af0 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fdb0 	bl	800364e <I2C_Master_ADD10>
 8002aee:	e071      	b.n	8002bd4 <HAL_I2C_EV_IRQHandler+0x190>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d008      	beq.n	8002b0c <HAL_I2C_EV_IRQHandler+0xc8>
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f000 fdcb 	bl	80036a0 <I2C_Master_ADDR>
 8002b0a:	e063      	b.n	8002bd4 <HAL_I2C_EV_IRQHandler+0x190>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d032      	beq.n	8002b7c <HAL_I2C_EV_IRQHandler+0x138>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b24:	f000 80d7 	beq.w	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00d      	beq.n	8002b4e <HAL_I2C_EV_IRQHandler+0x10a>
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d008      	beq.n	8002b4e <HAL_I2C_EV_IRQHandler+0x10a>
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d103      	bne.n	8002b4e <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f000 f9d0 	bl	8002eec <I2C_MasterTransmit_TXE>
 8002b4c:	e042      	b.n	8002bd4 <HAL_I2C_EV_IRQHandler+0x190>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	f000 80be 	beq.w	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 80b8 	beq.w	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	d103      	bne.n	8002b74 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f000 fa59 	bl	8003024 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b72:	e0b0      	b.n	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 fabd 	bl	80030f4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002b7a:	e0ac      	b.n	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b8a:	f000 80a4 	beq.w	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d00d      	beq.n	8002bb4 <HAL_I2C_EV_IRQHandler+0x170>
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d008      	beq.n	8002bb4 <HAL_I2C_EV_IRQHandler+0x170>
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d103      	bne.n	8002bb4 <HAL_I2C_EV_IRQHandler+0x170>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 fb30 	bl	8003212 <I2C_MasterReceive_RXNE>
 8002bb2:	e00f      	b.n	8002bd4 <HAL_I2C_EV_IRQHandler+0x190>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f003 0304 	and.w	r3, r3, #4
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f000 808b 	beq.w	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f000 8085 	beq.w	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f000 fbd1 	bl	8003374 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bd2:	e080      	b.n	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
 8002bd4:	e07f      	b.n	8002cd6 <HAL_I2C_EV_IRQHandler+0x292>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d004      	beq.n	8002be8 <HAL_I2C_EV_IRQHandler+0x1a4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	61fb      	str	r3, [r7, #28]
 8002be6:	e007      	b.n	8002bf8 <HAL_I2C_EV_IRQHandler+0x1b4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d011      	beq.n	8002c26 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00c      	beq.n	8002c26 <HAL_I2C_EV_IRQHandler+0x1e2>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_I2C_EV_IRQHandler+0x1d8>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002c1c:	69b9      	ldr	r1, [r7, #24]
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 ff95 	bl	8003b4e <I2C_Slave_ADDR>
 8002c24:	e05a      	b.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	f003 0310 	and.w	r3, r3, #16
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d008      	beq.n	8002c42 <HAL_I2C_EV_IRQHandler+0x1fe>
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d003      	beq.n	8002c42 <HAL_I2C_EV_IRQHandler+0x1fe>
    {
      I2C_Slave_STOPF(hi2c);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f000 ffca 	bl	8003bd4 <I2C_Slave_STOPF>
 8002c40:	e04c      	b.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002c42:	7bbb      	ldrb	r3, [r7, #14]
 8002c44:	2b21      	cmp	r3, #33	; 0x21
 8002c46:	d002      	beq.n	8002c4e <HAL_I2C_EV_IRQHandler+0x20a>
 8002c48:	7bbb      	ldrb	r3, [r7, #14]
 8002c4a:	2b29      	cmp	r3, #41	; 0x29
 8002c4c:	d120      	bne.n	8002c90 <HAL_I2C_EV_IRQHandler+0x24c>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00d      	beq.n	8002c74 <HAL_I2C_EV_IRQHandler+0x230>
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d008      	beq.n	8002c74 <HAL_I2C_EV_IRQHandler+0x230>
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d103      	bne.n	8002c74 <HAL_I2C_EV_IRQHandler+0x230>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 feb2 	bl	80039d6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c72:	e032      	b.n	8002cda <HAL_I2C_EV_IRQHandler+0x296>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 0304 	and.w	r3, r3, #4
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d02d      	beq.n	8002cda <HAL_I2C_EV_IRQHandler+0x296>
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d028      	beq.n	8002cda <HAL_I2C_EV_IRQHandler+0x296>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fee1 	bl	8003a50 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c8e:	e024      	b.n	8002cda <HAL_I2C_EV_IRQHandler+0x296>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00d      	beq.n	8002cb6 <HAL_I2C_EV_IRQHandler+0x272>
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d008      	beq.n	8002cb6 <HAL_I2C_EV_IRQHandler+0x272>
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d103      	bne.n	8002cb6 <HAL_I2C_EV_IRQHandler+0x272>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 feee 	bl	8003a90 <I2C_SlaveReceive_RXNE>
 8002cb4:	e012      	b.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	f003 0304 	and.w	r3, r3, #4
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00d      	beq.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d008      	beq.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 ff1e 	bl	8003b0c <I2C_SlaveReceive_BTF>
 8002cd0:	e004      	b.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
      return;
 8002cd2:	bf00      	nop
 8002cd4:	e002      	b.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cd6:	bf00      	nop
 8002cd8:	e000      	b.n	8002cdc <HAL_I2C_EV_IRQHandler+0x298>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cda:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002cdc:	3720      	adds	r7, #32
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b08a      	sub	sp, #40	; 0x28
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d04:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d015      	beq.n	8002d3c <HAL_I2C_ER_IRQHandler+0x5a>
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d010      	beq.n	8002d3c <HAL_I2C_ER_IRQHandler+0x5a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002d2a:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d3a:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d3c:	6a3b      	ldr	r3, [r7, #32]
 8002d3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00d      	beq.n	8002d62 <HAL_I2C_ER_IRQHandler+0x80>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_I2C_ER_IRQHandler+0x80>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	f043 0302 	orr.w	r3, r3, #2
 8002d56:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002d60:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d03e      	beq.n	8002dea <HAL_I2C_ER_IRQHandler+0x108>
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d039      	beq.n	8002dea <HAL_I2C_ER_IRQHandler+0x108>
  {
    tmp1 = CurrentMode;
 8002d76:	7efb      	ldrb	r3, [r7, #27]
 8002d78:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d88:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002d90:	7ebb      	ldrb	r3, [r7, #26]
 8002d92:	2b20      	cmp	r3, #32
 8002d94:	d112      	bne.n	8002dbc <HAL_I2C_ER_IRQHandler+0xda>
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10f      	bne.n	8002dbc <HAL_I2C_ER_IRQHandler+0xda>
 8002d9c:	7cfb      	ldrb	r3, [r7, #19]
 8002d9e:	2b21      	cmp	r3, #33	; 0x21
 8002da0:	d008      	beq.n	8002db4 <HAL_I2C_ER_IRQHandler+0xd2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002da2:	7cfb      	ldrb	r3, [r7, #19]
 8002da4:	2b29      	cmp	r3, #41	; 0x29
 8002da6:	d005      	beq.n	8002db4 <HAL_I2C_ER_IRQHandler+0xd2>
 8002da8:	7cfb      	ldrb	r3, [r7, #19]
 8002daa:	2b28      	cmp	r3, #40	; 0x28
 8002dac:	d106      	bne.n	8002dbc <HAL_I2C_ER_IRQHandler+0xda>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2b21      	cmp	r3, #33	; 0x21
 8002db2:	d103      	bne.n	8002dbc <HAL_I2C_ER_IRQHandler+0xda>
    {
      I2C_Slave_AF(hi2c);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f001 f83d 	bl	8003e34 <I2C_Slave_AF>
 8002dba:	e016      	b.n	8002dea <HAL_I2C_ER_IRQHandler+0x108>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002dc4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	f043 0304 	orr.w	r3, r3, #4
 8002dcc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002dce:	7efb      	ldrb	r3, [r7, #27]
 8002dd0:	2b10      	cmp	r3, #16
 8002dd2:	d002      	beq.n	8002dda <HAL_I2C_ER_IRQHandler+0xf8>
 8002dd4:	7efb      	ldrb	r3, [r7, #27]
 8002dd6:	2b40      	cmp	r3, #64	; 0x40
 8002dd8:	d107      	bne.n	8002dea <HAL_I2C_ER_IRQHandler+0x108>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6812      	ldr	r2, [r2, #0]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002dea:	6a3b      	ldr	r3, [r7, #32]
 8002dec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00d      	beq.n	8002e10 <HAL_I2C_ER_IRQHandler+0x12e>
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	f043 0308 	orr.w	r3, r3, #8
 8002e04:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002e0e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d008      	beq.n	8002e28 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f001 f876 	bl	8003f14 <I2C_ITError>
  }
}
 8002e28:	bf00      	nop
 8002e2a:	3728      	adds	r7, #40	; 0x28
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bc80      	pop	{r7}
 8002e40:	4770      	bx	lr

08002e42 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr

08002e66 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr

08002e78 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	70fb      	strb	r3, [r7, #3]
 8002e84:	4613      	mov	r3, r2
 8002e86:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b083      	sub	sp, #12
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bc80      	pop	{r7}
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr

08002eda <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002ee2:	bf00      	nop
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002efa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f02:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f08:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d150      	bne.n	8002fb4 <I2C_MasterTransmit_TXE+0xc8>
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	2b21      	cmp	r3, #33	; 0x21
 8002f16:	d14d      	bne.n	8002fb4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d01d      	beq.n	8002f5a <I2C_MasterTransmit_TXE+0x6e>
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d01a      	beq.n	8002f5a <I2C_MasterTransmit_TXE+0x6e>
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002f2a:	d016      	beq.n	8002f5a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	6812      	ldr	r2, [r2, #0]
 8002f34:	6852      	ldr	r2, [r2, #4]
 8002f36:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f3a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2211      	movs	r2, #17
 8002f40:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff ff6c 	bl	8002e30 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f58:	e060      	b.n	800301c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6812      	ldr	r2, [r2, #0]
 8002f62:	6852      	ldr	r2, [r2, #4]
 8002f64:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002f68:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6812      	ldr	r2, [r2, #0]
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f78:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2220      	movs	r2, #32
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b40      	cmp	r3, #64	; 0x40
 8002f92:	d107      	bne.n	8002fa4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f7ff ff81 	bl	8002ea4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fa2:	e03b      	b.n	800301c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f7ff ff3f 	bl	8002e30 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fb2:	e033      	b.n	800301c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	2b21      	cmp	r3, #33	; 0x21
 8002fb8:	d005      	beq.n	8002fc6 <I2C_MasterTransmit_TXE+0xda>
 8002fba:	7bbb      	ldrb	r3, [r7, #14]
 8002fbc:	2b40      	cmp	r3, #64	; 0x40
 8002fbe:	d12d      	bne.n	800301c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002fc0:	7bfb      	ldrb	r3, [r7, #15]
 8002fc2:	2b22      	cmp	r3, #34	; 0x22
 8002fc4:	d12a      	bne.n	800301c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d108      	bne.n	8002fe2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	6812      	ldr	r2, [r2, #0]
 8002fd8:	6852      	ldr	r2, [r2, #4]
 8002fda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fde:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002fe0:	e01c      	b.n	800301c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b40      	cmp	r3, #64	; 0x40
 8002fec:	d103      	bne.n	8002ff6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f880 	bl	80030f4 <I2C_MemoryTransmit_TXE_BTF>
}
 8002ff4:	e012      	b.n	800301c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ffe:	7812      	ldrb	r2, [r2, #0]
 8003000:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	1c5a      	adds	r2, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800301a:	e7ff      	b.n	800301c <I2C_MasterTransmit_TXE+0x130>
 800301c:	bf00      	nop
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003030:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b21      	cmp	r3, #33	; 0x21
 800303c:	d156      	bne.n	80030ec <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003042:	b29b      	uxth	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d012      	beq.n	800306e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003050:	7812      	ldrb	r2, [r2, #0]
 8003052:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	1c5a      	adds	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800306c:	e03e      	b.n	80030ec <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2b08      	cmp	r3, #8
 8003072:	d01d      	beq.n	80030b0 <I2C_MasterTransmit_BTF+0x8c>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2b20      	cmp	r3, #32
 8003078:	d01a      	beq.n	80030b0 <I2C_MasterTransmit_BTF+0x8c>
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003080:	d016      	beq.n	80030b0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	6852      	ldr	r2, [r2, #4]
 800308c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003090:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2211      	movs	r2, #17
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f7ff fec1 	bl	8002e30 <HAL_I2C_MasterTxCpltCallback>
}
 80030ae:	e01d      	b.n	80030ec <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	6852      	ldr	r2, [r2, #4]
 80030ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030be:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ce:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2220      	movs	r2, #32
 80030da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7ff fea2 	bl	8002e30 <HAL_I2C_MasterTxCpltCallback>
}
 80030ec:	bf00      	nop
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003102:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003108:	2b00      	cmp	r3, #0
 800310a:	d11d      	bne.n	8003148 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003110:	2b01      	cmp	r3, #1
 8003112:	d10b      	bne.n	800312c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800311c:	b2d2      	uxtb	r2, r2
 800311e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003124:	1c9a      	adds	r2, r3, #2
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800312a:	e06e      	b.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003134:	b292      	uxth	r2, r2
 8003136:	1212      	asrs	r2, r2, #8
 8003138:	b2d2      	uxtb	r2, r2
 800313a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003140:	1c5a      	adds	r2, r3, #1
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003146:	e060      	b.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800314c:	2b01      	cmp	r3, #1
 800314e:	d10b      	bne.n	8003168 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003166:	e050      	b.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800316c:	2b02      	cmp	r3, #2
 800316e:	d14c      	bne.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b22      	cmp	r3, #34	; 0x22
 8003174:	d108      	bne.n	8003188 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6812      	ldr	r2, [r2, #0]
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003184:	601a      	str	r2, [r3, #0]
}
 8003186:	e040      	b.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800318c:	b29b      	uxth	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d015      	beq.n	80031be <I2C_MemoryTransmit_TXE_BTF+0xca>
 8003192:	7bfb      	ldrb	r3, [r7, #15]
 8003194:	2b21      	cmp	r3, #33	; 0x21
 8003196:	d112      	bne.n	80031be <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031a0:	7812      	ldrb	r2, [r2, #0]
 80031a2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80031bc:	e025      	b.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d120      	bne.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
 80031ca:	2b21      	cmp	r3, #33	; 0x21
 80031cc:	d11d      	bne.n	800320a <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	6812      	ldr	r2, [r2, #0]
 80031d6:	6852      	ldr	r2, [r2, #4]
 80031d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031dc:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	6812      	ldr	r2, [r2, #0]
 80031e6:	6812      	ldr	r2, [r2, #0]
 80031e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ec:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7ff fe4d 	bl	8002ea4 <HAL_I2C_MemTxCpltCallback>
}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b084      	sub	sp, #16
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b22      	cmp	r3, #34	; 0x22
 8003224:	f040 80a2 	bne.w	800336c <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322c:	b29b      	uxth	r3, r3
 800322e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d921      	bls.n	800327a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6812      	ldr	r2, [r2, #0]
 800323e:	6912      	ldr	r2, [r2, #16]
 8003240:	b2d2      	uxtb	r2, r2
 8003242:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003252:	b29b      	uxth	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003260:	b29b      	uxth	r3, r3
 8003262:	2b03      	cmp	r3, #3
 8003264:	f040 8082 	bne.w	800336c <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	6852      	ldr	r2, [r2, #4]
 8003272:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003276:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8003278:	e078      	b.n	800336c <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327e:	2b02      	cmp	r3, #2
 8003280:	d074      	beq.n	800336c <I2C_MasterReceive_RXNE+0x15a>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d002      	beq.n	800328e <I2C_MasterReceive_RXNE+0x7c>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d16e      	bne.n	800336c <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f001 f9f4 	bl	800467c <I2C_WaitOnSTOPRequestThroughIT>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d142      	bne.n	8003320 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6812      	ldr	r2, [r2, #0]
 80032b2:	6852      	ldr	r2, [r2, #4]
 80032b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032b8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	6912      	ldr	r2, [r2, #16]
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032cc:	1c5a      	adds	r2, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2220      	movs	r2, #32
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b40      	cmp	r3, #64	; 0x40
 80032f2:	d10a      	bne.n	800330a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff fdd7 	bl	8002eb6 <HAL_I2C_MemRxCpltCallback>
}
 8003308:	e030      	b.n	800336c <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2212      	movs	r2, #18
 8003316:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7ff fd92 	bl	8002e42 <HAL_I2C_MasterRxCpltCallback>
}
 800331e:	e025      	b.n	800336c <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	6852      	ldr	r2, [r2, #4]
 800332a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800332e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003334:	687a      	ldr	r2, [r7, #4]
 8003336:	6812      	ldr	r2, [r2, #0]
 8003338:	6912      	ldr	r2, [r2, #16]
 800333a:	b2d2      	uxtb	r2, r2
 800333c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003342:	1c5a      	adds	r2, r3, #1
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2220      	movs	r2, #32
 800335a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff fdae 	bl	8002ec8 <HAL_I2C_ErrorCallback>
}
 800336c:	bf00      	nop
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003380:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b04      	cmp	r3, #4
 800338a:	d11b      	bne.n	80033c4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	6812      	ldr	r2, [r2, #0]
 8003394:	6852      	ldr	r2, [r2, #4]
 8003396:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800339a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	6812      	ldr	r2, [r2, #0]
 80033a4:	6912      	ldr	r2, [r2, #16]
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	3b01      	subs	r3, #1
 80033bc:	b29a      	uxth	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80033c2:	e0bd      	b.n	8003540 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d129      	bne.n	8003422 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	6852      	ldr	r2, [r2, #4]
 80033d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033dc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	d00a      	beq.n	80033fa <I2C_MasterReceive_BTF+0x86>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d007      	beq.n	80033fa <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6812      	ldr	r2, [r2, #0]
 80033f2:	6812      	ldr	r2, [r2, #0]
 80033f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033f8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	6812      	ldr	r2, [r2, #0]
 8003402:	6912      	ldr	r2, [r2, #16]
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003420:	e08e      	b.n	8003540 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003426:	b29b      	uxth	r3, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d176      	bne.n	800351a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2b01      	cmp	r3, #1
 8003430:	d002      	beq.n	8003438 <I2C_MasterReceive_BTF+0xc4>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2b10      	cmp	r3, #16
 8003436:	d108      	bne.n	800344a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	e019      	b.n	800347e <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2b04      	cmp	r3, #4
 800344e:	d002      	beq.n	8003456 <I2C_MasterReceive_BTF+0xe2>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2b02      	cmp	r3, #2
 8003454:	d108      	bne.n	8003468 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6812      	ldr	r2, [r2, #0]
 800345e:	6812      	ldr	r2, [r2, #0]
 8003460:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e00a      	b.n	800347e <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2b10      	cmp	r3, #16
 800346c:	d007      	beq.n	800347e <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	6812      	ldr	r2, [r2, #0]
 8003478:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800347c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6812      	ldr	r2, [r2, #0]
 8003486:	6912      	ldr	r2, [r2, #16]
 8003488:	b2d2      	uxtb	r2, r2
 800348a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003490:	1c5a      	adds	r2, r3, #1
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	6912      	ldr	r2, [r2, #16]
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	3b01      	subs	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	6852      	ldr	r2, [r2, #4]
 80034d4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80034d8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2220      	movs	r2, #32
 80034de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b40      	cmp	r3, #64	; 0x40
 80034ec:	d10a      	bne.n	8003504 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f7ff fcda 	bl	8002eb6 <HAL_I2C_MemRxCpltCallback>
}
 8003502:	e01d      	b.n	8003540 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2212      	movs	r2, #18
 8003510:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f7ff fc95 	bl	8002e42 <HAL_I2C_MasterRxCpltCallback>
}
 8003518:	e012      	b.n	8003540 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	6812      	ldr	r2, [r2, #0]
 8003522:	6912      	ldr	r2, [r2, #16]
 8003524:	b2d2      	uxtb	r2, r2
 8003526:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352c:	1c5a      	adds	r2, r3, #1
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003536:	b29b      	uxth	r3, r3
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003540:	bf00      	nop
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b40      	cmp	r3, #64	; 0x40
 800355a:	d116      	bne.n	800358a <I2C_Master_SB+0x42>
  {
    if (hi2c->EventCount == 0U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003560:	2b00      	cmp	r3, #0
 8003562:	d108      	bne.n	8003576 <I2C_Master_SB+0x2e>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	687a      	ldr	r2, [r7, #4]
 800356a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003572:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003574:	e066      	b.n	8003644 <I2C_Master_SB+0xfc>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	f042 0201 	orr.w	r2, r2, #1
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	611a      	str	r2, [r3, #16]
}
 8003588:	e05c      	b.n	8003644 <I2C_Master_SB+0xfc>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003592:	d132      	bne.n	80035fa <I2C_Master_SB+0xb2>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800359a:	b2db      	uxtb	r3, r3
 800359c:	2b21      	cmp	r3, #33	; 0x21
 800359e:	d108      	bne.n	80035b2 <I2C_Master_SB+0x6a>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035ae:	611a      	str	r2, [r3, #16]
 80035b0:	e008      	b.n	80035c4 <I2C_Master_SB+0x7c>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	f042 0201 	orr.w	r2, r2, #1
 80035c0:	b2d2      	uxtb	r2, r2
 80035c2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d004      	beq.n	80035d6 <I2C_Master_SB+0x8e>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d108      	bne.n	80035e8 <I2C_Master_SB+0xa0>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d032      	beq.n	8003644 <I2C_Master_SB+0xfc>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d02d      	beq.n	8003644 <I2C_Master_SB+0xfc>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6812      	ldr	r2, [r2, #0]
 80035f0:	6852      	ldr	r2, [r2, #4]
 80035f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035f6:	605a      	str	r2, [r3, #4]
}
 80035f8:	e024      	b.n	8003644 <I2C_Master_SB+0xfc>
      if (hi2c->EventCount == 0U)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10e      	bne.n	8003620 <I2C_Master_SB+0xd8>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800360a:	b292      	uxth	r2, r2
 800360c:	11d2      	asrs	r2, r2, #7
 800360e:	b2d2      	uxtb	r2, r2
 8003610:	f002 0206 	and.w	r2, r2, #6
 8003614:	b2d2      	uxtb	r2, r2
 8003616:	f062 020f 	orn	r2, r2, #15
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	611a      	str	r2, [r3, #16]
}
 800361e:	e011      	b.n	8003644 <I2C_Master_SB+0xfc>
      else if (hi2c->EventCount == 1U)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003624:	2b01      	cmp	r3, #1
 8003626:	d10d      	bne.n	8003644 <I2C_Master_SB+0xfc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003630:	b292      	uxth	r2, r2
 8003632:	11d2      	asrs	r2, r2, #7
 8003634:	b2d2      	uxtb	r2, r2
 8003636:	f002 0206 	and.w	r2, r2, #6
 800363a:	b2d2      	uxtb	r2, r2
 800363c:	f062 020e 	orn	r2, r2, #14
 8003640:	b2d2      	uxtb	r2, r2
 8003642:	611a      	str	r2, [r3, #16]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	bc80      	pop	{r7}
 800364c:	4770      	bx	lr

0800364e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800365e:	b2d2      	uxtb	r2, r2
 8003660:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003666:	2b00      	cmp	r3, #0
 8003668:	d103      	bne.n	8003672 <I2C_Master_ADD10+0x24>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366e:	2b00      	cmp	r3, #0
 8003670:	d011      	beq.n	8003696 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003678:	2b00      	cmp	r3, #0
 800367a:	d104      	bne.n	8003686 <I2C_Master_ADD10+0x38>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003682:	2b00      	cmp	r3, #0
 8003684:	d007      	beq.n	8003696 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6812      	ldr	r2, [r2, #0]
 800368e:	6852      	ldr	r2, [r2, #4]
 8003690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003694:	605a      	str	r2, [r3, #4]
    }
  }
}
 8003696:	bf00      	nop
 8003698:	370c      	adds	r7, #12
 800369a:	46bd      	mov	sp, r7
 800369c:	bc80      	pop	{r7}
 800369e:	4770      	bx	lr

080036a0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b091      	sub	sp, #68	; 0x44
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036ae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036bc:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b22      	cmp	r3, #34	; 0x22
 80036c8:	f040 8174 	bne.w	80039b4 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d10f      	bne.n	80036f4 <I2C_Master_ADDR+0x54>
 80036d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80036d8:	2b40      	cmp	r3, #64	; 0x40
 80036da:	d10b      	bne.n	80036f4 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036dc:	2300      	movs	r3, #0
 80036de:	633b      	str	r3, [r7, #48]	; 0x30
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	633b      	str	r3, [r7, #48]	; 0x30
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	633b      	str	r3, [r7, #48]	; 0x30
 80036f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f2:	e16b      	b.n	80039cc <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d11d      	bne.n	8003738 <I2C_Master_ADDR+0x98>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	691b      	ldr	r3, [r3, #16]
 8003700:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003704:	d118      	bne.n	8003738 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003706:	2300      	movs	r3, #0
 8003708:	62fb      	str	r3, [r7, #44]	; 0x2c
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	62fb      	str	r3, [r7, #44]	; 0x2c
 800371a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	687a      	ldr	r2, [r7, #4]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800372a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	651a      	str	r2, [r3, #80]	; 0x50
 8003736:	e149      	b.n	80039cc <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d113      	bne.n	800376a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003742:	2300      	movs	r3, #0
 8003744:	62bb      	str	r3, [r7, #40]	; 0x28
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	62bb      	str	r3, [r7, #40]	; 0x28
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	62bb      	str	r3, [r7, #40]	; 0x28
 8003756:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6812      	ldr	r2, [r2, #0]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	e120      	b.n	80039ac <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376e:	b29b      	uxth	r3, r3
 8003770:	2b01      	cmp	r3, #1
 8003772:	f040 808a 	bne.w	800388a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003778:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800377c:	d137      	bne.n	80037ee <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6812      	ldr	r2, [r2, #0]
 8003786:	6812      	ldr	r2, [r2, #0]
 8003788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800378c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003798:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800379c:	d113      	bne.n	80037c6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6812      	ldr	r2, [r2, #0]
 80037a6:	6812      	ldr	r2, [r2, #0]
 80037a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ac:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ae:	2300      	movs	r3, #0
 80037b0:	627b      	str	r3, [r7, #36]	; 0x24
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	627b      	str	r3, [r7, #36]	; 0x24
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	699b      	ldr	r3, [r3, #24]
 80037c0:	627b      	str	r3, [r7, #36]	; 0x24
 80037c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c4:	e0f2      	b.n	80039ac <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c6:	2300      	movs	r3, #0
 80037c8:	623b      	str	r3, [r7, #32]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	623b      	str	r3, [r7, #32]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	623b      	str	r3, [r7, #32]
 80037da:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6812      	ldr	r2, [r2, #0]
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	e0de      	b.n	80039ac <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80037ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d02e      	beq.n	8003852 <I2C_Master_ADDR+0x1b2>
 80037f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037f6:	2b20      	cmp	r3, #32
 80037f8:	d02b      	beq.n	8003852 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80037fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037fc:	2b12      	cmp	r3, #18
 80037fe:	d102      	bne.n	8003806 <I2C_Master_ADDR+0x166>
 8003800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003802:	2b01      	cmp	r3, #1
 8003804:	d125      	bne.n	8003852 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003808:	2b04      	cmp	r3, #4
 800380a:	d00e      	beq.n	800382a <I2C_Master_ADDR+0x18a>
 800380c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800380e:	2b02      	cmp	r3, #2
 8003810:	d00b      	beq.n	800382a <I2C_Master_ADDR+0x18a>
 8003812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003814:	2b10      	cmp	r3, #16
 8003816:	d008      	beq.n	800382a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6812      	ldr	r2, [r2, #0]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	e007      	b.n	800383a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	6812      	ldr	r2, [r2, #0]
 8003832:	6812      	ldr	r2, [r2, #0]
 8003834:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003838:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800383a:	2300      	movs	r3, #0
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	695b      	ldr	r3, [r3, #20]
 8003844:	61fb      	str	r3, [r7, #28]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	e0ac      	b.n	80039ac <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6812      	ldr	r2, [r2, #0]
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003860:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003862:	2300      	movs	r3, #0
 8003864:	61bb      	str	r3, [r7, #24]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	61bb      	str	r3, [r7, #24]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	699b      	ldr	r3, [r3, #24]
 8003874:	61bb      	str	r3, [r7, #24]
 8003876:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6812      	ldr	r2, [r2, #0]
 8003880:	6812      	ldr	r2, [r2, #0]
 8003882:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003886:	601a      	str	r2, [r3, #0]
 8003888:	e090      	b.n	80039ac <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388e:	b29b      	uxth	r3, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d158      	bne.n	8003946 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003896:	2b04      	cmp	r3, #4
 8003898:	d021      	beq.n	80038de <I2C_Master_ADDR+0x23e>
 800389a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800389c:	2b02      	cmp	r3, #2
 800389e:	d01e      	beq.n	80038de <I2C_Master_ADDR+0x23e>
 80038a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d01b      	beq.n	80038de <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6812      	ldr	r2, [r2, #0]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038b4:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b6:	2300      	movs	r3, #0
 80038b8:	617b      	str	r3, [r7, #20]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695b      	ldr	r3, [r3, #20]
 80038c0:	617b      	str	r3, [r7, #20]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	617b      	str	r3, [r7, #20]
 80038ca:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	6812      	ldr	r2, [r2, #0]
 80038d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	e012      	b.n	8003904 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	6812      	ldr	r2, [r2, #0]
 80038e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038ec:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ee:	2300      	movs	r3, #0
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	699b      	ldr	r3, [r3, #24]
 8003900:	613b      	str	r3, [r7, #16]
 8003902:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800390e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003912:	d14b      	bne.n	80039ac <I2C_Master_ADDR+0x30c>
 8003914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003916:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800391a:	d00b      	beq.n	8003934 <I2C_Master_ADDR+0x294>
 800391c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800391e:	2b01      	cmp	r3, #1
 8003920:	d008      	beq.n	8003934 <I2C_Master_ADDR+0x294>
 8003922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003924:	2b08      	cmp	r3, #8
 8003926:	d005      	beq.n	8003934 <I2C_Master_ADDR+0x294>
 8003928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392a:	2b10      	cmp	r3, #16
 800392c:	d002      	beq.n	8003934 <I2C_Master_ADDR+0x294>
 800392e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003930:	2b20      	cmp	r3, #32
 8003932:	d13b      	bne.n	80039ac <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	6812      	ldr	r2, [r2, #0]
 800393c:	6852      	ldr	r2, [r2, #4]
 800393e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003942:	605a      	str	r2, [r3, #4]
 8003944:	e032      	b.n	80039ac <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	6812      	ldr	r2, [r2, #0]
 8003950:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003954:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003964:	d117      	bne.n	8003996 <I2C_Master_ADDR+0x2f6>
 8003966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003968:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800396c:	d00b      	beq.n	8003986 <I2C_Master_ADDR+0x2e6>
 800396e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003970:	2b01      	cmp	r3, #1
 8003972:	d008      	beq.n	8003986 <I2C_Master_ADDR+0x2e6>
 8003974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003976:	2b08      	cmp	r3, #8
 8003978:	d005      	beq.n	8003986 <I2C_Master_ADDR+0x2e6>
 800397a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800397c:	2b10      	cmp	r3, #16
 800397e:	d002      	beq.n	8003986 <I2C_Master_ADDR+0x2e6>
 8003980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003982:	2b20      	cmp	r3, #32
 8003984:	d107      	bne.n	8003996 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6812      	ldr	r2, [r2, #0]
 800398e:	6852      	ldr	r2, [r2, #4]
 8003990:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003994:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003996:	2300      	movs	r3, #0
 8003998:	60fb      	str	r3, [r7, #12]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80039b2:	e00b      	b.n	80039cc <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b4:	2300      	movs	r3, #0
 80039b6:	60bb      	str	r3, [r7, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	60bb      	str	r3, [r7, #8]
 80039c8:	68bb      	ldr	r3, [r7, #8]
}
 80039ca:	e7ff      	b.n	80039cc <I2C_Master_ADDR+0x32c>
 80039cc:	bf00      	nop
 80039ce:	3744      	adds	r7, #68	; 0x44
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bc80      	pop	{r7}
 80039d4:	4770      	bx	lr

080039d6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	b084      	sub	sp, #16
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039e4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d02b      	beq.n	8003a48 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80039f8:	7812      	ldrb	r2, [r2, #0]
 80039fa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d114      	bne.n	8003a48 <I2C_SlaveTransmit_TXE+0x72>
 8003a1e:	7bfb      	ldrb	r3, [r7, #15]
 8003a20:	2b29      	cmp	r3, #41	; 0x29
 8003a22:	d111      	bne.n	8003a48 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	687a      	ldr	r2, [r7, #4]
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	6852      	ldr	r2, [r2, #4]
 8003a2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a32:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2221      	movs	r2, #33	; 0x21
 8003a38:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2228      	movs	r2, #40	; 0x28
 8003a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f7ff fa06 	bl	8002e54 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003a48:	bf00      	nop
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d011      	beq.n	8003a86 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a6a:	7812      	ldrb	r2, [r2, #0]
 8003a6c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr

08003a90 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a9e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d02c      	beq.n	8003b04 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6812      	ldr	r2, [r2, #0]
 8003ab2:	6912      	ldr	r2, [r2, #16]
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ad4:	b29b      	uxth	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d114      	bne.n	8003b04 <I2C_SlaveReceive_RXNE+0x74>
 8003ada:	7bfb      	ldrb	r3, [r7, #15]
 8003adc:	2b2a      	cmp	r3, #42	; 0x2a
 8003ade:	d111      	bne.n	8003b04 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6812      	ldr	r2, [r2, #0]
 8003ae8:	6852      	ldr	r2, [r2, #4]
 8003aea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aee:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2222      	movs	r2, #34	; 0x22
 8003af4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2228      	movs	r2, #40	; 0x28
 8003afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff f9b1 	bl	8002e66 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b04:	bf00      	nop
 8003b06:	3710      	adds	r7, #16
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d012      	beq.n	8003b44 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6812      	ldr	r2, [r2, #0]
 8003b26:	6912      	ldr	r2, [r2, #16]
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	1c5a      	adds	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bc80      	pop	{r7}
 8003b4c:	4770      	bx	lr

08003b4e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b084      	sub	sp, #16
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003b68:	2b28      	cmp	r3, #40	; 0x28
 8003b6a:	d125      	bne.n	8003bb8 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	6812      	ldr	r2, [r2, #0]
 8003b74:	6852      	ldr	r2, [r2, #4]
 8003b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b7a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003b86:	2301      	movs	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d103      	bne.n	8003b9c <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	81bb      	strh	r3, [r7, #12]
 8003b9a:	e002      	b.n	8003ba2 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003baa:	89ba      	ldrh	r2, [r7, #12]
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff f961 	bl	8002e78 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003bb6:	e008      	b.n	8003bca <I2C_Slave_ADDR+0x7c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f06f 0202 	mvn.w	r2, #2
 8003bc0:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003bca:	bf00      	nop
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
	...

08003bd4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	687a      	ldr	r2, [r7, #4]
 8003bea:	6812      	ldr	r2, [r2, #0]
 8003bec:	6852      	ldr	r2, [r2, #4]
 8003bee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003bf2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60bb      	str	r3, [r7, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	60bb      	str	r3, [r7, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	f042 0201 	orr.w	r2, r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]
 8003c10:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6812      	ldr	r2, [r2, #0]
 8003c1a:	6812      	ldr	r2, [r2, #0]
 8003c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c20:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c30:	d172      	bne.n	8003d18 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	2b22      	cmp	r3, #34	; 0x22
 8003c36:	d002      	beq.n	8003c3e <I2C_Slave_STOPF+0x6a>
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	2b2a      	cmp	r3, #42	; 0x2a
 8003c3c:	d135      	bne.n	8003caa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	f043 0204 	orr.w	r2, r3, #4
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	6812      	ldr	r2, [r2, #0]
 8003c6a:	6852      	ldr	r2, [r2, #4]
 8003c6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c70:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7fe fb38 	bl	80022ec <HAL_DMA_GetState>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d049      	beq.n	8003d16 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	4a69      	ldr	r2, [pc, #420]	; (8003e2c <I2C_Slave_STOPF+0x258>)
 8003c88:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe fa0e 	bl	80020b0 <HAL_DMA_Abort_IT>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d03d      	beq.n	8003d16 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ca8:	e035      	b.n	8003d16 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc6:	f043 0204 	orr.w	r2, r3, #4
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	687a      	ldr	r2, [r7, #4]
 8003cd4:	6812      	ldr	r2, [r2, #0]
 8003cd6:	6852      	ldr	r2, [r2, #4]
 8003cd8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003cdc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fe fb02 	bl	80022ec <HAL_DMA_GetState>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d014      	beq.n	8003d18 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cf2:	4a4e      	ldr	r2, [pc, #312]	; (8003e2c <I2C_Slave_STOPF+0x258>)
 8003cf4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fe f9d8 	bl	80020b0 <HAL_DMA_Abort_IT>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d008      	beq.n	8003d18 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d0c:	687a      	ldr	r2, [r7, #4]
 8003d0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d10:	4610      	mov	r0, r2
 8003d12:	4798      	blx	r3
 8003d14:	e000      	b.n	8003d18 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d16:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d03e      	beq.n	8003da0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	d112      	bne.n	8003d56 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	6812      	ldr	r2, [r2, #0]
 8003d38:	6912      	ldr	r2, [r2, #16]
 8003d3a:	b2d2      	uxtb	r2, r2
 8003d3c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d42:	1c5a      	adds	r2, r3, #1
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d60:	2b40      	cmp	r3, #64	; 0x40
 8003d62:	d112      	bne.n	8003d8a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6812      	ldr	r2, [r2, #0]
 8003d6c:	6912      	ldr	r2, [r2, #16]
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d76:	1c5a      	adds	r2, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	3b01      	subs	r3, #1
 8003d84:	b29a      	uxth	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d005      	beq.n	8003da0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d98:	f043 0204 	orr.w	r2, r3, #4
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 f8b3 	bl	8003f14 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003dae:	e039      	b.n	8003e24 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003db0:	7bfb      	ldrb	r3, [r7, #15]
 8003db2:	2b2a      	cmp	r3, #42	; 0x2a
 8003db4:	d109      	bne.n	8003dca <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2228      	movs	r2, #40	; 0x28
 8003dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	f7ff f84e 	bl	8002e66 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b28      	cmp	r3, #40	; 0x28
 8003dd4:	d111      	bne.n	8003dfa <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a15      	ldr	r2, [pc, #84]	; (8003e30 <I2C_Slave_STOPF+0x25c>)
 8003dda:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2220      	movs	r2, #32
 8003de6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f7ff f84d 	bl	8002e92 <HAL_I2C_ListenCpltCallback>
}
 8003df8:	e014      	b.n	8003e24 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	2b22      	cmp	r3, #34	; 0x22
 8003e00:	d002      	beq.n	8003e08 <I2C_Slave_STOPF+0x234>
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	2b22      	cmp	r3, #34	; 0x22
 8003e06:	d10d      	bne.n	8003e24 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff f821 	bl	8002e66 <HAL_I2C_SlaveRxCpltCallback>
}
 8003e24:	bf00      	nop
 8003e26:	3710      	adds	r7, #16
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	0800427d 	.word	0x0800427d
 8003e30:	ffff0000 	.word	0xffff0000

08003e34 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b084      	sub	sp, #16
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e42:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e48:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d002      	beq.n	8003e56 <I2C_Slave_AF+0x22>
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d129      	bne.n	8003eaa <I2C_Slave_AF+0x76>
 8003e56:	7bfb      	ldrb	r3, [r7, #15]
 8003e58:	2b28      	cmp	r3, #40	; 0x28
 8003e5a:	d126      	bne.n	8003eaa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a2c      	ldr	r2, [pc, #176]	; (8003f10 <I2C_Slave_AF+0xdc>)
 8003e60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	6852      	ldr	r2, [r2, #4]
 8003e6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e70:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e7a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	6812      	ldr	r2, [r2, #0]
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e8a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7fe fff5 	bl	8002e92 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003ea8:	e02e      	b.n	8003f08 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003eaa:	7bfb      	ldrb	r3, [r7, #15]
 8003eac:	2b21      	cmp	r3, #33	; 0x21
 8003eae:	d126      	bne.n	8003efe <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a17      	ldr	r2, [pc, #92]	; (8003f10 <I2C_Slave_AF+0xdc>)
 8003eb4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2221      	movs	r2, #33	; 0x21
 8003eba:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	6852      	ldr	r2, [r2, #4]
 8003ed6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eda:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ee4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6812      	ldr	r2, [r2, #0]
 8003eee:	6812      	ldr	r2, [r2, #0]
 8003ef0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ef4:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7fe ffac 	bl	8002e54 <HAL_I2C_SlaveTxCpltCallback>
}
 8003efc:	e004      	b.n	8003f08 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f06:	615a      	str	r2, [r3, #20]
}
 8003f08:	bf00      	nop
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	ffff0000 	.word	0xffff0000

08003f14 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f22:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f2a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003f2c:	7bbb      	ldrb	r3, [r7, #14]
 8003f2e:	2b10      	cmp	r3, #16
 8003f30:	d002      	beq.n	8003f38 <I2C_ITError+0x24>
 8003f32:	7bbb      	ldrb	r3, [r7, #14]
 8003f34:	2b40      	cmp	r3, #64	; 0x40
 8003f36:	d10a      	bne.n	8003f4e <I2C_ITError+0x3a>
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b22      	cmp	r3, #34	; 0x22
 8003f3c:	d107      	bne.n	8003f4e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f4c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f4e:	7bfb      	ldrb	r3, [r7, #15]
 8003f50:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003f54:	2b28      	cmp	r3, #40	; 0x28
 8003f56:	d107      	bne.n	8003f68 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2228      	movs	r2, #40	; 0x28
 8003f62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003f66:	e015      	b.n	8003f94 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f76:	d00a      	beq.n	8003f8e <I2C_ITError+0x7a>
 8003f78:	7bfb      	ldrb	r3, [r7, #15]
 8003f7a:	2b60      	cmp	r3, #96	; 0x60
 8003f7c:	d007      	beq.n	8003f8e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa2:	d161      	bne.n	8004068 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6812      	ldr	r2, [r2, #0]
 8003fac:	6852      	ldr	r2, [r2, #4]
 8003fae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fb2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d020      	beq.n	8004002 <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fc4:	4a6a      	ldr	r2, [pc, #424]	; (8004170 <I2C_ITError+0x25c>)
 8003fc6:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7fe f86f 	bl	80020b0 <HAL_DMA_Abort_IT>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 8089 	beq.w	80040ec <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6812      	ldr	r2, [r2, #0]
 8003fe2:	6812      	ldr	r2, [r2, #0]
 8003fe4:	f022 0201 	bic.w	r2, r2, #1
 8003fe8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ffc:	4610      	mov	r0, r2
 8003ffe:	4798      	blx	r3
 8004000:	e074      	b.n	80040ec <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004006:	4a5a      	ldr	r2, [pc, #360]	; (8004170 <I2C_ITError+0x25c>)
 8004008:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400e:	4618      	mov	r0, r3
 8004010:	f7fe f84e 	bl	80020b0 <HAL_DMA_Abort_IT>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d068      	beq.n	80040ec <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	695b      	ldr	r3, [r3, #20]
 8004020:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004024:	2b40      	cmp	r3, #64	; 0x40
 8004026:	d10b      	bne.n	8004040 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	6812      	ldr	r2, [r2, #0]
 8004030:	6912      	ldr	r2, [r2, #16]
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6812      	ldr	r2, [r2, #0]
 8004048:	6812      	ldr	r2, [r2, #0]
 800404a:	f022 0201 	bic.w	r2, r2, #1
 800404e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800405c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004062:	4610      	mov	r0, r2
 8004064:	4798      	blx	r3
 8004066:	e041      	b.n	80040ec <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800406e:	b2db      	uxtb	r3, r3
 8004070:	2b60      	cmp	r3, #96	; 0x60
 8004072:	d125      	bne.n	80040c0 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2220      	movs	r2, #32
 8004078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800408c:	2b40      	cmp	r3, #64	; 0x40
 800408e:	d10b      	bne.n	80040a8 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	6912      	ldr	r2, [r2, #16]
 800409a:	b2d2      	uxtb	r2, r2
 800409c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a2:	1c5a      	adds	r2, r3, #1
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6812      	ldr	r2, [r2, #0]
 80040b0:	6812      	ldr	r2, [r2, #0]
 80040b2:	f022 0201 	bic.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7fe ff0e 	bl	8002eda <HAL_I2C_AbortCpltCallback>
 80040be:	e015      	b.n	80040ec <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ca:	2b40      	cmp	r3, #64	; 0x40
 80040cc:	d10b      	bne.n	80040e6 <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6812      	ldr	r2, [r2, #0]
 80040d6:	6912      	ldr	r2, [r2, #16]
 80040d8:	b2d2      	uxtb	r2, r2
 80040da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7fe feee 	bl	8002ec8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f0:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10e      	bne.n	800411a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004102:	2b00      	cmp	r3, #0
 8004104:	d109      	bne.n	800411a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800410c:	2b00      	cmp	r3, #0
 800410e:	d104      	bne.n	800411a <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004116:	2b00      	cmp	r3, #0
 8004118:	d007      	beq.n	800412a <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	6812      	ldr	r2, [r2, #0]
 8004122:	6852      	ldr	r2, [r2, #4]
 8004124:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004128:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004130:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	2b04      	cmp	r3, #4
 800413c:	d113      	bne.n	8004166 <I2C_ITError+0x252>
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	2b28      	cmp	r3, #40	; 0x28
 8004142:	d110      	bne.n	8004166 <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a0b      	ldr	r2, [pc, #44]	; (8004174 <I2C_ITError+0x260>)
 8004148:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f7fe fe96 	bl	8002e92 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004166:	bf00      	nop
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	0800427d 	.word	0x0800427d
 8004174:	ffff0000 	.word	0xffff0000

08004178 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b088      	sub	sp, #32
 800417c:	af02      	add	r7, sp, #8
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	607a      	str	r2, [r7, #4]
 8004182:	603b      	str	r3, [r7, #0]
 8004184:	460b      	mov	r3, r1
 8004186:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2b08      	cmp	r3, #8
 8004192:	d006      	beq.n	80041a2 <I2C_MasterRequestWrite+0x2a>
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d003      	beq.n	80041a2 <I2C_MasterRequestWrite+0x2a>
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80041a0:	d108      	bne.n	80041b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	6812      	ldr	r2, [r2, #0]
 80041ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	e00b      	b.n	80041cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	2b12      	cmp	r3, #18
 80041ba:	d107      	bne.n	80041cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	6812      	ldr	r2, [r2, #0]
 80041c4:	6812      	ldr	r2, [r2, #0]
 80041c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	9300      	str	r3, [sp, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f000 f8f7 	bl	80043cc <I2C_WaitOnFlagUntilTimeout>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00d      	beq.n	8004200 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041f2:	d103      	bne.n	80041fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e034      	b.n	800426a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004208:	d107      	bne.n	800421a <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	897a      	ldrh	r2, [r7, #10]
 8004210:	b2d2      	uxtb	r2, r2
 8004212:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004216:	611a      	str	r2, [r3, #16]
 8004218:	e01b      	b.n	8004252 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	897a      	ldrh	r2, [r7, #10]
 8004220:	11d2      	asrs	r2, r2, #7
 8004222:	b2d2      	uxtb	r2, r2
 8004224:	f002 0206 	and.w	r2, r2, #6
 8004228:	b2d2      	uxtb	r2, r2
 800422a:	f062 020f 	orn	r2, r2, #15
 800422e:	b2d2      	uxtb	r2, r2
 8004230:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	490f      	ldr	r1, [pc, #60]	; (8004274 <I2C_MasterRequestWrite+0xfc>)
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 f91e 	bl	800447a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e010      	b.n	800426a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	897a      	ldrh	r2, [r7, #10]
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	4908      	ldr	r1, [pc, #32]	; (8004278 <I2C_MasterRequestWrite+0x100>)
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 f90e 	bl	800447a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e000      	b.n	800426a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3718      	adds	r7, #24
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	00010008 	.word	0x00010008
 8004278:	00010002 	.word	0x00010002

0800427c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004284:	2300      	movs	r3, #0
 8004286:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004294:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004296:	4b4b      	ldr	r3, [pc, #300]	; (80043c4 <I2C_DMAAbort+0x148>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	08db      	lsrs	r3, r3, #3
 800429c:	4a4a      	ldr	r2, [pc, #296]	; (80043c8 <I2C_DMAAbort+0x14c>)
 800429e:	fba2 2303 	umull	r2, r3, r2, r3
 80042a2:	0a1a      	lsrs	r2, r3, #8
 80042a4:	4613      	mov	r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4413      	add	r3, r2
 80042aa:	00da      	lsls	r2, r3, #3
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d106      	bne.n	80042c4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ba:	f043 0220 	orr.w	r2, r3, #32
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80042c2:	e00a      	b.n	80042da <I2C_DMAAbort+0x5e>
    }
    count--;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d8:	d0ea      	beq.n	80042b0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e6:	2200      	movs	r2, #0
 80042e8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f6:	2200      	movs	r2, #0
 80042f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	6812      	ldr	r2, [r2, #0]
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004308:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	2200      	movs	r2, #0
 800430e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800431c:	2200      	movs	r2, #0
 800431e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432c:	2200      	movs	r2, #0
 800432e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	697a      	ldr	r2, [r7, #20]
 8004336:	6812      	ldr	r2, [r2, #0]
 8004338:	6812      	ldr	r2, [r2, #0]
 800433a:	f022 0201 	bic.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b60      	cmp	r3, #96	; 0x60
 800434a:	d10e      	bne.n	800436a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	2220      	movs	r2, #32
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2200      	movs	r2, #0
 8004360:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004362:	6978      	ldr	r0, [r7, #20]
 8004364:	f7fe fdb9 	bl	8002eda <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004368:	e027      	b.n	80043ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800436a:	7cfb      	ldrb	r3, [r7, #19]
 800436c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004370:	2b28      	cmp	r3, #40	; 0x28
 8004372:	d117      	bne.n	80043a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	697a      	ldr	r2, [r7, #20]
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	6812      	ldr	r2, [r2, #0]
 800438e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004392:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2200      	movs	r2, #0
 8004398:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	2228      	movs	r2, #40	; 0x28
 800439e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80043a2:	e007      	b.n	80043b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	2220      	movs	r2, #32
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80043b4:	6978      	ldr	r0, [r7, #20]
 80043b6:	f7fe fd87 	bl	8002ec8 <HAL_I2C_ErrorCallback>
}
 80043ba:	bf00      	nop
 80043bc:	3718      	adds	r7, #24
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000060 	.word	0x20000060
 80043c8:	14f8b589 	.word	0x14f8b589

080043cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	603b      	str	r3, [r7, #0]
 80043d8:	4613      	mov	r3, r2
 80043da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043dc:	e025      	b.n	800442a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e4:	d021      	beq.n	800442a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e6:	f7fd f815 	bl	8001414 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	1ad2      	subs	r2, r2, r3
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d802      	bhi.n	80043fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d116      	bne.n	800442a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2220      	movs	r2, #32
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f043 0220 	orr.w	r2, r3, #32
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e023      	b.n	8004472 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	0c1b      	lsrs	r3, r3, #16
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b01      	cmp	r3, #1
 8004432:	d10d      	bne.n	8004450 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	43da      	mvns	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4013      	ands	r3, r2
 8004440:	b29b      	uxth	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	bf0c      	ite	eq
 8004446:	2301      	moveq	r3, #1
 8004448:	2300      	movne	r3, #0
 800444a:	b2db      	uxtb	r3, r3
 800444c:	461a      	mov	r2, r3
 800444e:	e00c      	b.n	800446a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	699b      	ldr	r3, [r3, #24]
 8004456:	43da      	mvns	r2, r3
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	4013      	ands	r3, r2
 800445c:	b29b      	uxth	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	bf0c      	ite	eq
 8004462:	2301      	moveq	r3, #1
 8004464:	2300      	movne	r3, #0
 8004466:	b2db      	uxtb	r3, r3
 8004468:	461a      	mov	r2, r3
 800446a:	79fb      	ldrb	r3, [r7, #7]
 800446c:	429a      	cmp	r2, r3
 800446e:	d0b6      	beq.n	80043de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3710      	adds	r7, #16
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}

0800447a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	b084      	sub	sp, #16
 800447e:	af00      	add	r7, sp, #0
 8004480:	60f8      	str	r0, [r7, #12]
 8004482:	60b9      	str	r1, [r7, #8]
 8004484:	607a      	str	r2, [r7, #4]
 8004486:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004488:	e051      	b.n	800452e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004494:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004498:	d123      	bne.n	80044e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	6812      	ldr	r2, [r2, #0]
 80044a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ce:	f043 0204 	orr.w	r2, r3, #4
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e046      	b.n	8004570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e8:	d021      	beq.n	800452e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ea:	f7fc ff93 	bl	8001414 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	1ad2      	subs	r2, r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d802      	bhi.n	8004500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d116      	bne.n	800452e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2220      	movs	r2, #32
 800450a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	f043 0220 	orr.w	r2, r3, #32
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e020      	b.n	8004570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	0c1b      	lsrs	r3, r3, #16
 8004532:	b2db      	uxtb	r3, r3
 8004534:	2b01      	cmp	r3, #1
 8004536:	d10c      	bne.n	8004552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	43da      	mvns	r2, r3
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	4013      	ands	r3, r2
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	bf14      	ite	ne
 800454a:	2301      	movne	r3, #1
 800454c:	2300      	moveq	r3, #0
 800454e:	b2db      	uxtb	r3, r3
 8004550:	e00b      	b.n	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	699b      	ldr	r3, [r3, #24]
 8004558:	43da      	mvns	r2, r3
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	4013      	ands	r3, r2
 800455e:	b29b      	uxth	r3, r3
 8004560:	2b00      	cmp	r3, #0
 8004562:	bf14      	ite	ne
 8004564:	2301      	movne	r3, #1
 8004566:	2300      	moveq	r3, #0
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d18d      	bne.n	800448a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004584:	e02d      	b.n	80045e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004586:	68f8      	ldr	r0, [r7, #12]
 8004588:	f000 f8aa 	bl	80046e0 <I2C_IsAcknowledgeFailed>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e02d      	b.n	80045f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459c:	d021      	beq.n	80045e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800459e:	f7fc ff39 	bl	8001414 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	1ad2      	subs	r2, r2, r3
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d802      	bhi.n	80045b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d116      	bne.n	80045e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2220      	movs	r2, #32
 80045be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	f043 0220 	orr.w	r2, r3, #32
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e007      	b.n	80045f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	695b      	ldr	r3, [r3, #20]
 80045e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ec:	2b80      	cmp	r3, #128	; 0x80
 80045ee:	d1ca      	bne.n	8004586 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b084      	sub	sp, #16
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004606:	e02d      	b.n	8004664 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 f869 	bl	80046e0 <I2C_IsAcknowledgeFailed>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d001      	beq.n	8004618 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e02d      	b.n	8004674 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800461e:	d021      	beq.n	8004664 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004620:	f7fc fef8 	bl	8001414 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	1ad2      	subs	r2, r2, r3
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	429a      	cmp	r2, r3
 800462e:	d802      	bhi.n	8004636 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d116      	bne.n	8004664 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004650:	f043 0220 	orr.w	r2, r3, #32
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e007      	b.n	8004674 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	f003 0304 	and.w	r3, r3, #4
 800466e:	2b04      	cmp	r3, #4
 8004670:	d1ca      	bne.n	8004608 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004688:	4b13      	ldr	r3, [pc, #76]	; (80046d8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	08db      	lsrs	r3, r3, #3
 800468e:	4a13      	ldr	r2, [pc, #76]	; (80046dc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004690:	fba2 2303 	umull	r2, r3, r2, r3
 8004694:	0a1a      	lsrs	r2, r3, #8
 8004696:	4613      	mov	r3, r2
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4413      	add	r3, r2
 800469c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	3b01      	subs	r3, #1
 80046a2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d107      	bne.n	80046ba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	f043 0220 	orr.w	r2, r3, #32
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e008      	b.n	80046cc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046c8:	d0e9      	beq.n	800469e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80046ca:	2300      	movs	r3, #0
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	20000060 	.word	0x20000060
 80046dc:	14f8b589 	.word	0x14f8b589

080046e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046f6:	d11b      	bne.n	8004730 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004700:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2220      	movs	r2, #32
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471c:	f043 0204 	orr.w	r2, r3, #4
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e000      	b.n	8004732 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800474c:	d103      	bne.n	8004756 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004754:	e007      	b.n	8004766 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800475e:	d102      	bne.n	8004766 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2208      	movs	r2, #8
 8004764:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e26c      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 8087 	beq.w	800489e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004790:	4b92      	ldr	r3, [pc, #584]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 030c 	and.w	r3, r3, #12
 8004798:	2b04      	cmp	r3, #4
 800479a:	d00c      	beq.n	80047b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800479c:	4b8f      	ldr	r3, [pc, #572]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f003 030c 	and.w	r3, r3, #12
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d112      	bne.n	80047ce <HAL_RCC_OscConfig+0x5e>
 80047a8:	4b8c      	ldr	r3, [pc, #560]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047b4:	d10b      	bne.n	80047ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b6:	4b89      	ldr	r3, [pc, #548]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d06c      	beq.n	800489c <HAL_RCC_OscConfig+0x12c>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d168      	bne.n	800489c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e246      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d6:	d106      	bne.n	80047e6 <HAL_RCC_OscConfig+0x76>
 80047d8:	4a80      	ldr	r2, [pc, #512]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047da:	4b80      	ldr	r3, [pc, #512]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047e2:	6013      	str	r3, [r2, #0]
 80047e4:	e02e      	b.n	8004844 <HAL_RCC_OscConfig+0xd4>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10c      	bne.n	8004808 <HAL_RCC_OscConfig+0x98>
 80047ee:	4a7b      	ldr	r2, [pc, #492]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047f0:	4b7a      	ldr	r3, [pc, #488]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	4a78      	ldr	r2, [pc, #480]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047fc:	4b77      	ldr	r3, [pc, #476]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004804:	6013      	str	r3, [r2, #0]
 8004806:	e01d      	b.n	8004844 <HAL_RCC_OscConfig+0xd4>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004810:	d10c      	bne.n	800482c <HAL_RCC_OscConfig+0xbc>
 8004812:	4a72      	ldr	r2, [pc, #456]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004814:	4b71      	ldr	r3, [pc, #452]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	4a6f      	ldr	r2, [pc, #444]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004820:	4b6e      	ldr	r3, [pc, #440]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004828:	6013      	str	r3, [r2, #0]
 800482a:	e00b      	b.n	8004844 <HAL_RCC_OscConfig+0xd4>
 800482c:	4a6b      	ldr	r2, [pc, #428]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 800482e:	4b6b      	ldr	r3, [pc, #428]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004836:	6013      	str	r3, [r2, #0]
 8004838:	4a68      	ldr	r2, [pc, #416]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 800483a:	4b68      	ldr	r3, [pc, #416]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004842:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d013      	beq.n	8004874 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800484c:	f7fc fde2 	bl	8001414 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004854:	f7fc fdde 	bl	8001414 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b64      	cmp	r3, #100	; 0x64
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e1fa      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004866:	4b5d      	ldr	r3, [pc, #372]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0xe4>
 8004872:	e014      	b.n	800489e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fc fdce 	bl	8001414 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800487c:	f7fc fdca 	bl	8001414 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b64      	cmp	r3, #100	; 0x64
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e1e6      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800488e:	4b53      	ldr	r3, [pc, #332]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x10c>
 800489a:	e000      	b.n	800489e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800489c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d063      	beq.n	8004972 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048aa:	4b4c      	ldr	r3, [pc, #304]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 030c 	and.w	r3, r3, #12
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00b      	beq.n	80048ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80048b6:	4b49      	ldr	r3, [pc, #292]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f003 030c 	and.w	r3, r3, #12
 80048be:	2b08      	cmp	r3, #8
 80048c0:	d11c      	bne.n	80048fc <HAL_RCC_OscConfig+0x18c>
 80048c2:	4b46      	ldr	r3, [pc, #280]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d116      	bne.n	80048fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ce:	4b43      	ldr	r3, [pc, #268]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0302 	and.w	r3, r3, #2
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d005      	beq.n	80048e6 <HAL_RCC_OscConfig+0x176>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d001      	beq.n	80048e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e1ba      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048e6:	493d      	ldr	r1, [pc, #244]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80048e8:	4b3c      	ldr	r3, [pc, #240]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	695b      	ldr	r3, [r3, #20]
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	4313      	orrs	r3, r2
 80048f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048fa:	e03a      	b.n	8004972 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d020      	beq.n	8004946 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004904:	4b36      	ldr	r3, [pc, #216]	; (80049e0 <HAL_RCC_OscConfig+0x270>)
 8004906:	2201      	movs	r2, #1
 8004908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490a:	f7fc fd83 	bl	8001414 <HAL_GetTick>
 800490e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004910:	e008      	b.n	8004924 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004912:	f7fc fd7f 	bl	8001414 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e19b      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004924:	4b2d      	ldr	r3, [pc, #180]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0f0      	beq.n	8004912 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004930:	492a      	ldr	r1, [pc, #168]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004932:	4b2a      	ldr	r3, [pc, #168]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	695b      	ldr	r3, [r3, #20]
 800493e:	00db      	lsls	r3, r3, #3
 8004940:	4313      	orrs	r3, r2
 8004942:	600b      	str	r3, [r1, #0]
 8004944:	e015      	b.n	8004972 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004946:	4b26      	ldr	r3, [pc, #152]	; (80049e0 <HAL_RCC_OscConfig+0x270>)
 8004948:	2200      	movs	r2, #0
 800494a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494c:	f7fc fd62 	bl	8001414 <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004954:	f7fc fd5e 	bl	8001414 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e17a      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004966:	4b1d      	ldr	r3, [pc, #116]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1f0      	bne.n	8004954 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	2b00      	cmp	r3, #0
 800497c:	d03a      	beq.n	80049f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d019      	beq.n	80049ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004986:	4b17      	ldr	r3, [pc, #92]	; (80049e4 <HAL_RCC_OscConfig+0x274>)
 8004988:	2201      	movs	r2, #1
 800498a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800498c:	f7fc fd42 	bl	8001414 <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004994:	f7fc fd3e 	bl	8001414 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e15a      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049a6:	4b0d      	ldr	r3, [pc, #52]	; (80049dc <HAL_RCC_OscConfig+0x26c>)
 80049a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049aa:	f003 0302 	and.w	r3, r3, #2
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80049b2:	2001      	movs	r0, #1
 80049b4:	f000 fada 	bl	8004f6c <RCC_Delay>
 80049b8:	e01c      	b.n	80049f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ba:	4b0a      	ldr	r3, [pc, #40]	; (80049e4 <HAL_RCC_OscConfig+0x274>)
 80049bc:	2200      	movs	r2, #0
 80049be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049c0:	f7fc fd28 	bl	8001414 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049c6:	e00f      	b.n	80049e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049c8:	f7fc fd24 	bl	8001414 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d908      	bls.n	80049e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e140      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
 80049da:	bf00      	nop
 80049dc:	40021000 	.word	0x40021000
 80049e0:	42420000 	.word	0x42420000
 80049e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049e8:	4b9e      	ldr	r3, [pc, #632]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1e9      	bne.n	80049c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 80a6 	beq.w	8004b4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a02:	2300      	movs	r3, #0
 8004a04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a06:	4b97      	ldr	r3, [pc, #604]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d10d      	bne.n	8004a2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a12:	4a94      	ldr	r2, [pc, #592]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a14:	4b93      	ldr	r3, [pc, #588]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a1c:	61d3      	str	r3, [r2, #28]
 8004a1e:	4b91      	ldr	r3, [pc, #580]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a2e:	4b8e      	ldr	r3, [pc, #568]	; (8004c68 <HAL_RCC_OscConfig+0x4f8>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d118      	bne.n	8004a6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a3a:	4a8b      	ldr	r2, [pc, #556]	; (8004c68 <HAL_RCC_OscConfig+0x4f8>)
 8004a3c:	4b8a      	ldr	r3, [pc, #552]	; (8004c68 <HAL_RCC_OscConfig+0x4f8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a46:	f7fc fce5 	bl	8001414 <HAL_GetTick>
 8004a4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a4c:	e008      	b.n	8004a60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a4e:	f7fc fce1 	bl	8001414 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	2b64      	cmp	r3, #100	; 0x64
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e0fd      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a60:	4b81      	ldr	r3, [pc, #516]	; (8004c68 <HAL_RCC_OscConfig+0x4f8>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d0f0      	beq.n	8004a4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d106      	bne.n	8004a82 <HAL_RCC_OscConfig+0x312>
 8004a74:	4a7b      	ldr	r2, [pc, #492]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a76:	4b7b      	ldr	r3, [pc, #492]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a78:	6a1b      	ldr	r3, [r3, #32]
 8004a7a:	f043 0301 	orr.w	r3, r3, #1
 8004a7e:	6213      	str	r3, [r2, #32]
 8004a80:	e02d      	b.n	8004ade <HAL_RCC_OscConfig+0x36e>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10c      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x334>
 8004a8a:	4a76      	ldr	r2, [pc, #472]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a8c:	4b75      	ldr	r3, [pc, #468]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	f023 0301 	bic.w	r3, r3, #1
 8004a94:	6213      	str	r3, [r2, #32]
 8004a96:	4a73      	ldr	r2, [pc, #460]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a98:	4b72      	ldr	r3, [pc, #456]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	f023 0304 	bic.w	r3, r3, #4
 8004aa0:	6213      	str	r3, [r2, #32]
 8004aa2:	e01c      	b.n	8004ade <HAL_RCC_OscConfig+0x36e>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b05      	cmp	r3, #5
 8004aaa:	d10c      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x356>
 8004aac:	4a6d      	ldr	r2, [pc, #436]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004aae:	4b6d      	ldr	r3, [pc, #436]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	f043 0304 	orr.w	r3, r3, #4
 8004ab6:	6213      	str	r3, [r2, #32]
 8004ab8:	4a6a      	ldr	r2, [pc, #424]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004aba:	4b6a      	ldr	r3, [pc, #424]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	f043 0301 	orr.w	r3, r3, #1
 8004ac2:	6213      	str	r3, [r2, #32]
 8004ac4:	e00b      	b.n	8004ade <HAL_RCC_OscConfig+0x36e>
 8004ac6:	4a67      	ldr	r2, [pc, #412]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004ac8:	4b66      	ldr	r3, [pc, #408]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	f023 0301 	bic.w	r3, r3, #1
 8004ad0:	6213      	str	r3, [r2, #32]
 8004ad2:	4a64      	ldr	r2, [pc, #400]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004ad4:	4b63      	ldr	r3, [pc, #396]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	f023 0304 	bic.w	r3, r3, #4
 8004adc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d015      	beq.n	8004b12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ae6:	f7fc fc95 	bl	8001414 <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aec:	e00a      	b.n	8004b04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aee:	f7fc fc91 	bl	8001414 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e0ab      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b04:	4b57      	ldr	r3, [pc, #348]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004b06:	6a1b      	ldr	r3, [r3, #32]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0ee      	beq.n	8004aee <HAL_RCC_OscConfig+0x37e>
 8004b10:	e014      	b.n	8004b3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b12:	f7fc fc7f 	bl	8001414 <HAL_GetTick>
 8004b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b18:	e00a      	b.n	8004b30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b1a:	f7fc fc7b 	bl	8001414 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e095      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b30:	4b4c      	ldr	r3, [pc, #304]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004b32:	6a1b      	ldr	r3, [r3, #32]
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1ee      	bne.n	8004b1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b3c:	7dfb      	ldrb	r3, [r7, #23]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d105      	bne.n	8004b4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b42:	4a48      	ldr	r2, [pc, #288]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004b44:	4b47      	ldr	r3, [pc, #284]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 8081 	beq.w	8004c5a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b58:	4b42      	ldr	r3, [pc, #264]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 030c 	and.w	r3, r3, #12
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d061      	beq.n	8004c28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d146      	bne.n	8004bfa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b6c:	4b3f      	ldr	r3, [pc, #252]	; (8004c6c <HAL_RCC_OscConfig+0x4fc>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b72:	f7fc fc4f 	bl	8001414 <HAL_GetTick>
 8004b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b78:	e008      	b.n	8004b8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b7a:	f7fc fc4b 	bl	8001414 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d901      	bls.n	8004b8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e067      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b8c:	4b35      	ldr	r3, [pc, #212]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1f0      	bne.n	8004b7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ba0:	d108      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004ba2:	4930      	ldr	r1, [pc, #192]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004ba4:	4b2f      	ldr	r3, [pc, #188]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bb4:	482b      	ldr	r0, [pc, #172]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004bb6:	4b2b      	ldr	r3, [pc, #172]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a19      	ldr	r1, [r3, #32]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc6:	430b      	orrs	r3, r1
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bcc:	4b27      	ldr	r3, [pc, #156]	; (8004c6c <HAL_RCC_OscConfig+0x4fc>)
 8004bce:	2201      	movs	r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd2:	f7fc fc1f 	bl	8001414 <HAL_GetTick>
 8004bd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bd8:	e008      	b.n	8004bec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bda:	f7fc fc1b 	bl	8001414 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d901      	bls.n	8004bec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e037      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004bec:	4b1d      	ldr	r3, [pc, #116]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d0f0      	beq.n	8004bda <HAL_RCC_OscConfig+0x46a>
 8004bf8:	e02f      	b.n	8004c5a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfa:	4b1c      	ldr	r3, [pc, #112]	; (8004c6c <HAL_RCC_OscConfig+0x4fc>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c00:	f7fc fc08 	bl	8001414 <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c08:	f7fc fc04 	bl	8001414 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e020      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c1a:	4b12      	ldr	r3, [pc, #72]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1f0      	bne.n	8004c08 <HAL_RCC_OscConfig+0x498>
 8004c26:	e018      	b.n	8004c5a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	69db      	ldr	r3, [r3, #28]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e013      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004c34:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <HAL_RCC_OscConfig+0x4f4>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d106      	bne.n	8004c56 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d001      	beq.n	8004c5a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e000      	b.n	8004c5c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3718      	adds	r7, #24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40007000 	.word	0x40007000
 8004c6c:	42420060 	.word	0x42420060

08004c70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e0d0      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c84:	4b6a      	ldr	r3, [pc, #424]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0207 	and.w	r2, r3, #7
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d210      	bcs.n	8004cb4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c92:	4967      	ldr	r1, [pc, #412]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004c94:	4b66      	ldr	r3, [pc, #408]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f023 0207 	bic.w	r2, r3, #7
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca2:	4b63      	ldr	r3, [pc, #396]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0207 	and.w	r2, r3, #7
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d001      	beq.n	8004cb4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e0b8      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d020      	beq.n	8004d02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d005      	beq.n	8004cd8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ccc:	4a59      	ldr	r2, [pc, #356]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004cce:	4b59      	ldr	r3, [pc, #356]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004cd6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0308 	and.w	r3, r3, #8
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d005      	beq.n	8004cf0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ce4:	4a53      	ldr	r2, [pc, #332]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce6:	4b53      	ldr	r3, [pc, #332]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004cee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cf0:	4950      	ldr	r1, [pc, #320]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf2:	4b50      	ldr	r3, [pc, #320]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d040      	beq.n	8004d90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d107      	bne.n	8004d26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d16:	4b47      	ldr	r3, [pc, #284]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d115      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e07f      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d107      	bne.n	8004d3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d2e:	4b41      	ldr	r3, [pc, #260]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d109      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e073      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d3e:	4b3d      	ldr	r3, [pc, #244]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f003 0302 	and.w	r3, r3, #2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e06b      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d4e:	4939      	ldr	r1, [pc, #228]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d50:	4b38      	ldr	r3, [pc, #224]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f023 0203 	bic.w	r2, r3, #3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d60:	f7fc fb58 	bl	8001414 <HAL_GetTick>
 8004d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d66:	e00a      	b.n	8004d7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d68:	f7fc fb54 	bl	8001414 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d901      	bls.n	8004d7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e053      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d7e:	4b2d      	ldr	r3, [pc, #180]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f003 020c 	and.w	r2, r3, #12
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d1eb      	bne.n	8004d68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d90:	4b27      	ldr	r3, [pc, #156]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0207 	and.w	r2, r3, #7
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d910      	bls.n	8004dc0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d9e:	4924      	ldr	r1, [pc, #144]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004da0:	4b23      	ldr	r3, [pc, #140]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f023 0207 	bic.w	r2, r3, #7
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dae:	4b20      	ldr	r3, [pc, #128]	; (8004e30 <HAL_RCC_ClockConfig+0x1c0>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0207 	and.w	r2, r3, #7
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d001      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e032      	b.n	8004e26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0304 	and.w	r3, r3, #4
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d008      	beq.n	8004dde <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dcc:	4919      	ldr	r1, [pc, #100]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004dce:	4b19      	ldr	r3, [pc, #100]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0308 	and.w	r3, r3, #8
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d009      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004dea:	4912      	ldr	r1, [pc, #72]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004dec:	4b11      	ldr	r3, [pc, #68]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	691b      	ldr	r3, [r3, #16]
 8004df8:	00db      	lsls	r3, r3, #3
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004dfe:	f000 f821 	bl	8004e44 <HAL_RCC_GetSysClockFreq>
 8004e02:	4601      	mov	r1, r0
 8004e04:	4b0b      	ldr	r3, [pc, #44]	; (8004e34 <HAL_RCC_ClockConfig+0x1c4>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	091b      	lsrs	r3, r3, #4
 8004e0a:	f003 030f 	and.w	r3, r3, #15
 8004e0e:	4a0a      	ldr	r2, [pc, #40]	; (8004e38 <HAL_RCC_ClockConfig+0x1c8>)
 8004e10:	5cd3      	ldrb	r3, [r2, r3]
 8004e12:	fa21 f303 	lsr.w	r3, r1, r3
 8004e16:	4a09      	ldr	r2, [pc, #36]	; (8004e3c <HAL_RCC_ClockConfig+0x1cc>)
 8004e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004e1a:	4b09      	ldr	r3, [pc, #36]	; (8004e40 <HAL_RCC_ClockConfig+0x1d0>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fc fab6 	bl	8001390 <HAL_InitTick>

  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40022000 	.word	0x40022000
 8004e34:	40021000 	.word	0x40021000
 8004e38:	0800ba7c 	.word	0x0800ba7c
 8004e3c:	20000060 	.word	0x20000060
 8004e40:	20000000 	.word	0x20000000

08004e44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e44:	b490      	push	{r4, r7}
 8004e46:	b08a      	sub	sp, #40	; 0x28
 8004e48:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004e4a:	4b2a      	ldr	r3, [pc, #168]	; (8004ef4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004e4c:	1d3c      	adds	r4, r7, #4
 8004e4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004e50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004e54:	4b28      	ldr	r3, [pc, #160]	; (8004ef8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004e56:	881b      	ldrh	r3, [r3, #0]
 8004e58:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61fb      	str	r3, [r7, #28]
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	2300      	movs	r3, #0
 8004e64:	627b      	str	r3, [r7, #36]	; 0x24
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004e6e:	4b23      	ldr	r3, [pc, #140]	; (8004efc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e74:	69fb      	ldr	r3, [r7, #28]
 8004e76:	f003 030c 	and.w	r3, r3, #12
 8004e7a:	2b04      	cmp	r3, #4
 8004e7c:	d002      	beq.n	8004e84 <HAL_RCC_GetSysClockFreq+0x40>
 8004e7e:	2b08      	cmp	r3, #8
 8004e80:	d003      	beq.n	8004e8a <HAL_RCC_GetSysClockFreq+0x46>
 8004e82:	e02d      	b.n	8004ee0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e84:	4b1e      	ldr	r3, [pc, #120]	; (8004f00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e86:	623b      	str	r3, [r7, #32]
      break;
 8004e88:	e02d      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	0c9b      	lsrs	r3, r3, #18
 8004e8e:	f003 030f 	and.w	r3, r3, #15
 8004e92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004e96:	4413      	add	r3, r2
 8004e98:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004e9c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d013      	beq.n	8004ed0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004ea8:	4b14      	ldr	r3, [pc, #80]	; (8004efc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	0c5b      	lsrs	r3, r3, #17
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004eb6:	4413      	add	r3, r2
 8004eb8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ebc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	4a0f      	ldr	r2, [pc, #60]	; (8004f00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ec2:	fb02 f203 	mul.w	r2, r2, r3
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8004ece:	e004      	b.n	8004eda <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	4a0c      	ldr	r2, [pc, #48]	; (8004f04 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ed4:	fb02 f303 	mul.w	r3, r2, r3
 8004ed8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004edc:	623b      	str	r3, [r7, #32]
      break;
 8004ede:	e002      	b.n	8004ee6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004ee0:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ee2:	623b      	str	r3, [r7, #32]
      break;
 8004ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3728      	adds	r7, #40	; 0x28
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bc90      	pop	{r4, r7}
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	0800b960 	.word	0x0800b960
 8004ef8:	0800b970 	.word	0x0800b970
 8004efc:	40021000 	.word	0x40021000
 8004f00:	007a1200 	.word	0x007a1200
 8004f04:	003d0900 	.word	0x003d0900

08004f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f0c:	4b02      	ldr	r3, [pc, #8]	; (8004f18 <HAL_RCC_GetHCLKFreq+0x10>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr
 8004f18:	20000060 	.word	0x20000060

08004f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004f20:	f7ff fff2 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f24:	4601      	mov	r1, r0
 8004f26:	4b05      	ldr	r3, [pc, #20]	; (8004f3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	0a1b      	lsrs	r3, r3, #8
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	4a03      	ldr	r2, [pc, #12]	; (8004f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f32:	5cd3      	ldrb	r3, [r2, r3]
 8004f34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	40021000 	.word	0x40021000
 8004f40:	0800ba8c 	.word	0x0800ba8c

08004f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004f48:	f7ff ffde 	bl	8004f08 <HAL_RCC_GetHCLKFreq>
 8004f4c:	4601      	mov	r1, r0
 8004f4e:	4b05      	ldr	r3, [pc, #20]	; (8004f64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	0adb      	lsrs	r3, r3, #11
 8004f54:	f003 0307 	and.w	r3, r3, #7
 8004f58:	4a03      	ldr	r2, [pc, #12]	; (8004f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f5a:	5cd3      	ldrb	r3, [r2, r3]
 8004f5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	40021000 	.word	0x40021000
 8004f68:	0800ba8c 	.word	0x0800ba8c

08004f6c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004f74:	4b0a      	ldr	r3, [pc, #40]	; (8004fa0 <RCC_Delay+0x34>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a0a      	ldr	r2, [pc, #40]	; (8004fa4 <RCC_Delay+0x38>)
 8004f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7e:	0a5b      	lsrs	r3, r3, #9
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004f88:	bf00      	nop
  }
  while (Delay --);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	1e5a      	subs	r2, r3, #1
 8004f8e:	60fa      	str	r2, [r7, #12]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1f9      	bne.n	8004f88 <RCC_Delay+0x1c>
}
 8004f94:	bf00      	nop
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	20000060 	.word	0x20000060
 8004fa4:	10624dd3 	.word	0x10624dd3

08004fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	613b      	str	r3, [r7, #16]
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d07d      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc8:	4b4f      	ldr	r3, [pc, #316]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10d      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd4:	4a4c      	ldr	r2, [pc, #304]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fd6:	4b4c      	ldr	r3, [pc, #304]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fde:	61d3      	str	r3, [r2, #28]
 8004fe0:	4b49      	ldr	r3, [pc, #292]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe8:	60bb      	str	r3, [r7, #8]
 8004fea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fec:	2301      	movs	r3, #1
 8004fee:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff0:	4b46      	ldr	r3, [pc, #280]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d118      	bne.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ffc:	4a43      	ldr	r2, [pc, #268]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ffe:	4b43      	ldr	r3, [pc, #268]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005006:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005008:	f7fc fa04 	bl	8001414 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800500e:	e008      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005010:	f7fc fa00 	bl	8001414 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b64      	cmp	r3, #100	; 0x64
 800501c:	d901      	bls.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e06d      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005022:	4b3a      	ldr	r3, [pc, #232]	; (800510c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f0      	beq.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800502e:	4b36      	ldr	r3, [pc, #216]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005036:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d02e      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	429a      	cmp	r2, r3
 800504a:	d027      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800504c:	4b2e      	ldr	r3, [pc, #184]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005054:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005056:	4b2e      	ldr	r3, [pc, #184]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005058:	2201      	movs	r2, #1
 800505a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800505c:	4b2c      	ldr	r3, [pc, #176]	; (8005110 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005062:	4a29      	ldr	r2, [pc, #164]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d014      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005072:	f7fc f9cf 	bl	8001414 <HAL_GetTick>
 8005076:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005078:	e00a      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800507a:	f7fc f9cb 	bl	8001414 <HAL_GetTick>
 800507e:	4602      	mov	r2, r0
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	f241 3288 	movw	r2, #5000	; 0x1388
 8005088:	4293      	cmp	r3, r2
 800508a:	d901      	bls.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e036      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005090:	4b1d      	ldr	r3, [pc, #116]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d0ee      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800509c:	491a      	ldr	r1, [pc, #104]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800509e:	4b1a      	ldr	r3, [pc, #104]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050ae:	7dfb      	ldrb	r3, [r7, #23]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d105      	bne.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050b4:	4a14      	ldr	r2, [pc, #80]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050b6:	4b14      	ldr	r3, [pc, #80]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050cc:	490e      	ldr	r1, [pc, #56]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ce:	4b0e      	ldr	r3, [pc, #56]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	4313      	orrs	r3, r2
 80050dc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d008      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050ea:	4907      	ldr	r1, [pc, #28]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	695b      	ldr	r3, [r3, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	40021000 	.word	0x40021000
 800510c:	40007000 	.word	0x40007000
 8005110:	42420440 	.word	0x42420440

08005114 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005114:	b590      	push	{r4, r7, lr}
 8005116:	b08d      	sub	sp, #52	; 0x34
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800511c:	4b6b      	ldr	r3, [pc, #428]	; (80052cc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 800511e:	f107 040c 	add.w	r4, r7, #12
 8005122:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005124:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005128:	4b69      	ldr	r3, [pc, #420]	; (80052d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800512a:	881b      	ldrh	r3, [r3, #0]
 800512c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800512e:	2300      	movs	r3, #0
 8005130:	627b      	str	r3, [r7, #36]	; 0x24
 8005132:	2300      	movs	r3, #0
 8005134:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005136:	2300      	movs	r3, #0
 8005138:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
 800513e:	2300      	movs	r3, #0
 8005140:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3b01      	subs	r3, #1
 8005146:	2b0f      	cmp	r3, #15
 8005148:	f200 80b6 	bhi.w	80052b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800514c:	a201      	add	r2, pc, #4	; (adr r2, 8005154 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 800514e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005152:	bf00      	nop
 8005154:	08005237 	.word	0x08005237
 8005158:	0800529d 	.word	0x0800529d
 800515c:	080052b9 	.word	0x080052b9
 8005160:	08005227 	.word	0x08005227
 8005164:	080052b9 	.word	0x080052b9
 8005168:	080052b9 	.word	0x080052b9
 800516c:	080052b9 	.word	0x080052b9
 8005170:	0800522f 	.word	0x0800522f
 8005174:	080052b9 	.word	0x080052b9
 8005178:	080052b9 	.word	0x080052b9
 800517c:	080052b9 	.word	0x080052b9
 8005180:	080052b9 	.word	0x080052b9
 8005184:	080052b9 	.word	0x080052b9
 8005188:	080052b9 	.word	0x080052b9
 800518c:	080052b9 	.word	0x080052b9
 8005190:	08005195 	.word	0x08005195
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005194:	4b4f      	ldr	r3, [pc, #316]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800519a:	4b4e      	ldr	r3, [pc, #312]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f000 808a 	beq.w	80052bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	0c9b      	lsrs	r3, r3, #18
 80051ac:	f003 030f 	and.w	r3, r3, #15
 80051b0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80051b4:	4413      	add	r3, r2
 80051b6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80051ba:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d018      	beq.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80051c6:	4b43      	ldr	r3, [pc, #268]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	0c5b      	lsrs	r3, r3, #17
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80051d4:	4413      	add	r3, r2
 80051d6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80051da:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d00d      	beq.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80051e6:	4a3c      	ldr	r2, [pc, #240]	; (80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80051e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ee:	6a3a      	ldr	r2, [r7, #32]
 80051f0:	fb02 f303 	mul.w	r3, r2, r3
 80051f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051f6:	e004      	b.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80051f8:	6a3b      	ldr	r3, [r7, #32]
 80051fa:	4a38      	ldr	r2, [pc, #224]	; (80052dc <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80051fc:	fb02 f303 	mul.w	r3, r2, r3
 8005200:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005202:	4b34      	ldr	r3, [pc, #208]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800520a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800520e:	d102      	bne.n	8005216 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8005210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005212:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8005214:	e052      	b.n	80052bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 8005216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	4a31      	ldr	r2, [pc, #196]	; (80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 800521c:	fba2 2303 	umull	r2, r3, r2, r3
 8005220:	085b      	lsrs	r3, r3, #1
 8005222:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005224:	e04a      	b.n	80052bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8005226:	f7ff fe0d 	bl	8004e44 <HAL_RCC_GetSysClockFreq>
 800522a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800522c:	e049      	b.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800522e:	f7ff fe09 	bl	8004e44 <HAL_RCC_GetSysClockFreq>
 8005232:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8005234:	e045      	b.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8005236:	4b27      	ldr	r3, [pc, #156]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005242:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005246:	d108      	bne.n	800525a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d003      	beq.n	800525a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8005252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005256:	62bb      	str	r3, [r7, #40]	; 0x28
 8005258:	e01f      	b.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005264:	d109      	bne.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8005266:	4b1b      	ldr	r3, [pc, #108]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8005272:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005276:	62bb      	str	r3, [r7, #40]	; 0x28
 8005278:	e00f      	b.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005280:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005284:	d11c      	bne.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8005286:	4b13      	ldr	r3, [pc, #76]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d016      	beq.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 8005292:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005296:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8005298:	e012      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800529a:	e011      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800529c:	f7ff fe52 	bl	8004f44 <HAL_RCC_GetPCLK2Freq>
 80052a0:	4602      	mov	r2, r0
 80052a2:	4b0c      	ldr	r3, [pc, #48]	; (80052d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	0b9b      	lsrs	r3, r3, #14
 80052a8:	f003 0303 	and.w	r3, r3, #3
 80052ac:	3301      	adds	r3, #1
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80052b6:	e004      	b.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 80052b8:	bf00      	nop
 80052ba:	e002      	b.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80052bc:	bf00      	nop
 80052be:	e000      	b.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 80052c0:	bf00      	nop
    }
  }
  return (frequency);
 80052c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3734      	adds	r7, #52	; 0x34
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd90      	pop	{r4, r7, pc}
 80052cc:	0800b974 	.word	0x0800b974
 80052d0:	0800b984 	.word	0x0800b984
 80052d4:	40021000 	.word	0x40021000
 80052d8:	007a1200 	.word	0x007a1200
 80052dc:	003d0900 	.word	0x003d0900
 80052e0:	aaaaaaab 	.word	0xaaaaaaab

080052e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b082      	sub	sp, #8
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e075      	b.n	80053e2 <HAL_SPI_Init+0xfe>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d108      	bne.n	8005310 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005306:	d009      	beq.n	800531c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	61da      	str	r2, [r3, #28]
 800530e:	e005      	b.n	800531c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d106      	bne.n	800533c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f001 fad8 	bl	80068ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2202      	movs	r2, #2
 8005340:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	6812      	ldr	r2, [r2, #0]
 800534c:	6812      	ldr	r2, [r2, #0]
 800534e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005352:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	6852      	ldr	r2, [r2, #4]
 800535c:	f402 7182 	and.w	r1, r2, #260	; 0x104
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	6892      	ldr	r2, [r2, #8]
 8005364:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8005368:	4311      	orrs	r1, r2
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	68d2      	ldr	r2, [r2, #12]
 800536e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005372:	4311      	orrs	r1, r2
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	6912      	ldr	r2, [r2, #16]
 8005378:	f002 0202 	and.w	r2, r2, #2
 800537c:	4311      	orrs	r1, r2
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	6952      	ldr	r2, [r2, #20]
 8005382:	f002 0201 	and.w	r2, r2, #1
 8005386:	4311      	orrs	r1, r2
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	6992      	ldr	r2, [r2, #24]
 800538c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005390:	4311      	orrs	r1, r2
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	69d2      	ldr	r2, [r2, #28]
 8005396:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800539a:	4311      	orrs	r1, r2
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6a12      	ldr	r2, [r2, #32]
 80053a0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80053a4:	4311      	orrs	r1, r2
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80053aa:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80053ae:	430a      	orrs	r2, r1
 80053b0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	6992      	ldr	r2, [r2, #24]
 80053ba:	0c12      	lsrs	r2, r2, #16
 80053bc:	f002 0204 	and.w	r2, r2, #4
 80053c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	6812      	ldr	r2, [r2, #0]
 80053ca:	69d2      	ldr	r2, [r2, #28]
 80053cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b082      	sub	sp, #8
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d101      	bne.n	80053fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e03f      	b.n	800547c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b00      	cmp	r3, #0
 8005406:	d106      	bne.n	8005416 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f001 faab 	bl	800696c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2224      	movs	r2, #36	; 0x24
 800541a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	68d2      	ldr	r2, [r2, #12]
 8005428:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800542c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 fa5a 	bl	80058e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6812      	ldr	r2, [r2, #0]
 800543c:	6912      	ldr	r2, [r2, #16]
 800543e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005442:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	6812      	ldr	r2, [r2, #0]
 800544c:	6952      	ldr	r2, [r2, #20]
 800544e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005452:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	6812      	ldr	r2, [r2, #0]
 800545c:	68d2      	ldr	r2, [r2, #12]
 800545e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005462:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2220      	movs	r2, #32
 800546e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3708      	adds	r7, #8
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b088      	sub	sp, #32
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	f003 030f 	and.w	r3, r3, #15
 80054b2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10d      	bne.n	80054d6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	f003 0320 	and.w	r3, r3, #32
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d008      	beq.n	80054d6 <HAL_UART_IRQHandler+0x52>
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	f003 0320 	and.w	r3, r3, #32
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f98a 	bl	80057e8 <UART_Receive_IT>
      return;
 80054d4:	e0d1      	b.n	800567a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 80b0 	beq.w	800563e <HAL_UART_IRQHandler+0x1ba>
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f003 0301 	and.w	r3, r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <HAL_UART_IRQHandler+0x70>
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 80a5 	beq.w	800563e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00a      	beq.n	8005514 <HAL_UART_IRQHandler+0x90>
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005504:	2b00      	cmp	r3, #0
 8005506:	d005      	beq.n	8005514 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800550c:	f043 0201 	orr.w	r2, r3, #1
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00a      	beq.n	8005534 <HAL_UART_IRQHandler+0xb0>
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	d005      	beq.n	8005534 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552c:	f043 0202 	orr.w	r2, r3, #2
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d00a      	beq.n	8005554 <HAL_UART_IRQHandler+0xd0>
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b00      	cmp	r3, #0
 8005546:	d005      	beq.n	8005554 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800554c:	f043 0204 	orr.w	r2, r3, #4
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	f003 0308 	and.w	r3, r3, #8
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00f      	beq.n	800557e <HAL_UART_IRQHandler+0xfa>
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	f003 0320 	and.w	r3, r3, #32
 8005564:	2b00      	cmp	r3, #0
 8005566:	d104      	bne.n	8005572 <HAL_UART_IRQHandler+0xee>
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d005      	beq.n	800557e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005576:	f043 0208 	orr.w	r2, r3, #8
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005582:	2b00      	cmp	r3, #0
 8005584:	d078      	beq.n	8005678 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b00      	cmp	r3, #0
 800558e:	d007      	beq.n	80055a0 <HAL_UART_IRQHandler+0x11c>
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	d002      	beq.n	80055a0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 f924 	bl	80057e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	bf14      	ite	ne
 80055ae:	2301      	movne	r3, #1
 80055b0:	2300      	moveq	r3, #0
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ba:	f003 0308 	and.w	r3, r3, #8
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d102      	bne.n	80055c8 <HAL_UART_IRQHandler+0x144>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d031      	beq.n	800562c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f000 f876 	bl	80056ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d023      	beq.n	8005624 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	6812      	ldr	r2, [r2, #0]
 80055e4:	6952      	ldr	r2, [r2, #20]
 80055e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ea:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d013      	beq.n	800561c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055f8:	4a21      	ldr	r2, [pc, #132]	; (8005680 <HAL_UART_IRQHandler+0x1fc>)
 80055fa:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005600:	4618      	mov	r0, r3
 8005602:	f7fc fd55 	bl	80020b0 <HAL_DMA_Abort_IT>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d016      	beq.n	800563a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005616:	4610      	mov	r0, r2
 8005618:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800561a:	e00e      	b.n	800563a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 f843 	bl	80056a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005622:	e00a      	b.n	800563a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 f83f 	bl	80056a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562a:	e006      	b.n	800563a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f000 f83b 	bl	80056a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005638:	e01e      	b.n	8005678 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800563a:	bf00      	nop
    return;
 800563c:	e01c      	b.n	8005678 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005644:	2b00      	cmp	r3, #0
 8005646:	d008      	beq.n	800565a <HAL_UART_IRQHandler+0x1d6>
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f862 	bl	800571c <UART_Transmit_IT>
    return;
 8005658:	e00f      	b.n	800567a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00a      	beq.n	800567a <HAL_UART_IRQHandler+0x1f6>
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800566a:	2b00      	cmp	r3, #0
 800566c:	d005      	beq.n	800567a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f8a2 	bl	80057b8 <UART_EndTransmit_IT>
    return;
 8005674:	bf00      	nop
 8005676:	e000      	b.n	800567a <HAL_UART_IRQHandler+0x1f6>
    return;
 8005678:	bf00      	nop
  }
}
 800567a:	3720      	adds	r7, #32
 800567c:	46bd      	mov	sp, r7
 800567e:	bd80      	pop	{r7, pc}
 8005680:	080056f5 	.word	0x080056f5

08005684 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005684:	b480      	push	{r7}
 8005686:	b083      	sub	sp, #12
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800568c:	bf00      	nop
 800568e:	370c      	adds	r7, #12
 8005690:	46bd      	mov	sp, r7
 8005692:	bc80      	pop	{r7}
 8005694:	4770      	bx	lr

08005696 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bc80      	pop	{r7}
 80056a6:	4770      	bx	lr

080056a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bc80      	pop	{r7}
 80056b8:	4770      	bx	lr

080056ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b083      	sub	sp, #12
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6812      	ldr	r2, [r2, #0]
 80056ca:	68d2      	ldr	r2, [r2, #12]
 80056cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80056d0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6812      	ldr	r2, [r2, #0]
 80056da:	6952      	ldr	r2, [r2, #20]
 80056dc:	f022 0201 	bic.w	r2, r2, #1
 80056e0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr

080056f4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f7ff ffca 	bl	80056a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005714:	bf00      	nop
 8005716:	3710      	adds	r7, #16
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800572a:	b2db      	uxtb	r3, r3
 800572c:	2b21      	cmp	r3, #33	; 0x21
 800572e:	d13d      	bne.n	80057ac <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	689b      	ldr	r3, [r3, #8]
 8005734:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005738:	d113      	bne.n	8005762 <UART_Transmit_IT+0x46>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10f      	bne.n	8005762 <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a1b      	ldr	r3, [r3, #32]
 8005746:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	8812      	ldrh	r2, [r2, #0]
 8005750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005754:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	1c9a      	adds	r2, r3, #2
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	621a      	str	r2, [r3, #32]
 8005760:	e008      	b.n	8005774 <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	1c58      	adds	r0, r3, #1
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	6208      	str	r0, [r1, #32]
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005778:	b29b      	uxth	r3, r3
 800577a:	3b01      	subs	r3, #1
 800577c:	b29b      	uxth	r3, r3
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	4619      	mov	r1, r3
 8005782:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10f      	bne.n	80057a8 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	6812      	ldr	r2, [r2, #0]
 8005790:	68d2      	ldr	r2, [r2, #12]
 8005792:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005796:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	6812      	ldr	r2, [r2, #0]
 80057a0:	68d2      	ldr	r2, [r2, #12]
 80057a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057a8:	2300      	movs	r3, #0
 80057aa:	e000      	b.n	80057ae <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 80057ac:	2302      	movs	r3, #2
  }
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bc80      	pop	{r7}
 80057b6:	4770      	bx	lr

080057b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	6812      	ldr	r2, [r2, #0]
 80057c8:	68d2      	ldr	r2, [r2, #12]
 80057ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7ff ff53 	bl	8005684 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b22      	cmp	r3, #34	; 0x22
 80057fa:	d170      	bne.n	80058de <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005804:	d117      	bne.n	8005836 <UART_Receive_IT+0x4e>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d113      	bne.n	8005836 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005816:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	b29b      	uxth	r3, r3
 8005820:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005824:	b29a      	uxth	r2, r3
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582e:	1c9a      	adds	r2, r3, #2
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	629a      	str	r2, [r3, #40]	; 0x28
 8005834:	e026      	b.n	8005884 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800583c:	2300      	movs	r3, #0
 800583e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005848:	d007      	beq.n	800585a <UART_Receive_IT+0x72>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10a      	bne.n	8005868 <UART_Receive_IT+0x80>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d106      	bne.n	8005868 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	b2da      	uxtb	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	701a      	strb	r2, [r3, #0]
 8005866:	e008      	b.n	800587a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005874:	b2da      	uxtb	r2, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587e:	1c5a      	adds	r2, r3, #1
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005888:	b29b      	uxth	r3, r3
 800588a:	3b01      	subs	r3, #1
 800588c:	b29b      	uxth	r3, r3
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	4619      	mov	r1, r3
 8005892:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005894:	2b00      	cmp	r3, #0
 8005896:	d120      	bne.n	80058da <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	6812      	ldr	r2, [r2, #0]
 80058a0:	68d2      	ldr	r2, [r2, #12]
 80058a2:	f022 0220 	bic.w	r2, r2, #32
 80058a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	6812      	ldr	r2, [r2, #0]
 80058b0:	68d2      	ldr	r2, [r2, #12]
 80058b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6812      	ldr	r2, [r2, #0]
 80058c0:	6952      	ldr	r2, [r2, #20]
 80058c2:	f022 0201 	bic.w	r2, r2, #1
 80058c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7ff fee0 	bl	8005696 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80058d6:	2300      	movs	r3, #0
 80058d8:	e002      	b.n	80058e0 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80058da:	2300      	movs	r3, #0
 80058dc:	e000      	b.n	80058e0 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80058de:	2302      	movs	r3, #2
  }
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3710      	adds	r7, #16
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058e8:	b590      	push	{r4, r7, lr}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6812      	ldr	r2, [r2, #0]
 80058f8:	6912      	ldr	r2, [r2, #16]
 80058fa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	68d2      	ldr	r2, [r2, #12]
 8005902:	430a      	orrs	r2, r1
 8005904:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	689a      	ldr	r2, [r3, #8]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	431a      	orrs	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	4313      	orrs	r3, r2
 8005916:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005926:	f023 030c 	bic.w	r3, r3, #12
 800592a:	68b9      	ldr	r1, [r7, #8]
 800592c:	430b      	orrs	r3, r1
 800592e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6812      	ldr	r2, [r2, #0]
 8005938:	6952      	ldr	r2, [r2, #20]
 800593a:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	6992      	ldr	r2, [r2, #24]
 8005942:	430a      	orrs	r2, r1
 8005944:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a2c      	ldr	r2, [pc, #176]	; (80059fc <UART_SetConfig+0x114>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d103      	bne.n	8005958 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005950:	f7ff faf8 	bl	8004f44 <HAL_RCC_GetPCLK2Freq>
 8005954:	60f8      	str	r0, [r7, #12]
 8005956:	e002      	b.n	800595e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005958:	f7ff fae0 	bl	8004f1c <HAL_RCC_GetPCLK1Freq>
 800595c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6819      	ldr	r1, [r3, #0]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	4613      	mov	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4413      	add	r3, r2
 800596a:	009a      	lsls	r2, r3, #2
 800596c:	441a      	add	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	fbb2 f3f3 	udiv	r3, r2, r3
 8005978:	4a21      	ldr	r2, [pc, #132]	; (8005a00 <UART_SetConfig+0x118>)
 800597a:	fba2 2303 	umull	r2, r3, r2, r3
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	0118      	lsls	r0, r3, #4
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	4613      	mov	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	009a      	lsls	r2, r3, #2
 800598c:	441a      	add	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	fbb2 f2f3 	udiv	r2, r2, r3
 8005998:	4b19      	ldr	r3, [pc, #100]	; (8005a00 <UART_SetConfig+0x118>)
 800599a:	fba3 4302 	umull	r4, r3, r3, r2
 800599e:	095b      	lsrs	r3, r3, #5
 80059a0:	2464      	movs	r4, #100	; 0x64
 80059a2:	fb04 f303 	mul.w	r3, r4, r3
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	011b      	lsls	r3, r3, #4
 80059aa:	3332      	adds	r3, #50	; 0x32
 80059ac:	4a14      	ldr	r2, [pc, #80]	; (8005a00 <UART_SetConfig+0x118>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	095b      	lsrs	r3, r3, #5
 80059b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80059b8:	4418      	add	r0, r3
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	4613      	mov	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	009a      	lsls	r2, r3, #2
 80059c4:	441a      	add	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80059d0:	4b0b      	ldr	r3, [pc, #44]	; (8005a00 <UART_SetConfig+0x118>)
 80059d2:	fba3 4302 	umull	r4, r3, r3, r2
 80059d6:	095b      	lsrs	r3, r3, #5
 80059d8:	2464      	movs	r4, #100	; 0x64
 80059da:	fb04 f303 	mul.w	r3, r4, r3
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	3332      	adds	r3, #50	; 0x32
 80059e4:	4a06      	ldr	r2, [pc, #24]	; (8005a00 <UART_SetConfig+0x118>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	f003 030f 	and.w	r3, r3, #15
 80059f0:	4403      	add	r3, r0
 80059f2:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 80059f4:	bf00      	nop
 80059f6:	3714      	adds	r7, #20
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd90      	pop	{r4, r7, pc}
 80059fc:	40013800 	.word	0x40013800
 8005a00:	51eb851f 	.word	0x51eb851f

08005a04 <ADC_ref>:
uint16_t INL_mas[1000]={0};
uint8_t INL_s[34]={0};


void ADC_ref(void)
{
 8005a04:	b590      	push	{r4, r7, lr}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
	///////////////////////////////////////////////00
		  HAL_ADC_Start(&hadc1);
 8005a0a:	4841      	ldr	r0, [pc, #260]	; (8005b10 <ADC_ref+0x10c>)
 8005a0c:	f7fb fe18 	bl	8001640 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1,100);
 8005a10:	2164      	movs	r1, #100	; 0x64
 8005a12:	483f      	ldr	r0, [pc, #252]	; (8005b10 <ADC_ref+0x10c>)
 8005a14:	f7fb fec2 	bl	800179c <HAL_ADC_PollForConversion>
		  dT=(uint32_t)HAL_ADC_GetValue(&hadc1); // 4029 - 4096 
 8005a18:	483d      	ldr	r0, [pc, #244]	; (8005b10 <ADC_ref+0x10c>)
 8005a1a:	f7fb ffb9 	bl	8001990 <HAL_ADC_GetValue>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	4b3c      	ldr	r3, [pc, #240]	; (8005b14 <ADC_ref+0x110>)
 8005a22:	601a      	str	r2, [r3, #0]
		  INL[0]=dT;
 8005a24:	4b3b      	ldr	r3, [pc, #236]	; (8005b14 <ADC_ref+0x110>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	b29a      	uxth	r2, r3
 8005a2a:	4b3b      	ldr	r3, [pc, #236]	; (8005b18 <ADC_ref+0x114>)
 8005a2c:	801a      	strh	r2, [r3, #0]
		  INL[1]=dT;
 8005a2e:	4b39      	ldr	r3, [pc, #228]	; (8005b14 <ADC_ref+0x110>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	4b38      	ldr	r3, [pc, #224]	; (8005b18 <ADC_ref+0x114>)
 8005a36:	805a      	strh	r2, [r3, #2]
	////////////////////////////////////////////////test int 255 paint
		  for(uint8_t i;i<255;i++)
 8005a38:	e027      	b.n	8005a8a <ADC_ref+0x86>
		  {
		  	  HAL_ADC_Start(&hadc1);
 8005a3a:	4835      	ldr	r0, [pc, #212]	; (8005b10 <ADC_ref+0x10c>)
 8005a3c:	f7fb fe00 	bl	8001640 <HAL_ADC_Start>
		  	  HAL_ADC_PollForConversion(&hadc1,100);
 8005a40:	2164      	movs	r1, #100	; 0x64
 8005a42:	4833      	ldr	r0, [pc, #204]	; (8005b10 <ADC_ref+0x10c>)
 8005a44:	f7fb feaa 	bl	800179c <HAL_ADC_PollForConversion>
		  	  dT=(uint32_t)HAL_ADC_GetValue(&hadc1); // 4029 - 4096 
 8005a48:	4831      	ldr	r0, [pc, #196]	; (8005b10 <ADC_ref+0x10c>)
 8005a4a:	f7fb ffa1 	bl	8001990 <HAL_ADC_GetValue>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	4b30      	ldr	r3, [pc, #192]	; (8005b14 <ADC_ref+0x110>)
 8005a52:	601a      	str	r2, [r3, #0]
		  	  if(dT<INL[0]){INL[0]=dT;}//min
 8005a54:	4b30      	ldr	r3, [pc, #192]	; (8005b18 <ADC_ref+0x114>)
 8005a56:	881b      	ldrh	r3, [r3, #0]
 8005a58:	461a      	mov	r2, r3
 8005a5a:	4b2e      	ldr	r3, [pc, #184]	; (8005b14 <ADC_ref+0x110>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d904      	bls.n	8005a6c <ADC_ref+0x68>
 8005a62:	4b2c      	ldr	r3, [pc, #176]	; (8005b14 <ADC_ref+0x110>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	b29a      	uxth	r2, r3
 8005a68:	4b2b      	ldr	r3, [pc, #172]	; (8005b18 <ADC_ref+0x114>)
 8005a6a:	801a      	strh	r2, [r3, #0]
		  	  if(dT>INL[1]){INL[1]=dT;}//max
 8005a6c:	4b2a      	ldr	r3, [pc, #168]	; (8005b18 <ADC_ref+0x114>)
 8005a6e:	885b      	ldrh	r3, [r3, #2]
 8005a70:	461a      	mov	r2, r3
 8005a72:	4b28      	ldr	r3, [pc, #160]	; (8005b14 <ADC_ref+0x110>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d204      	bcs.n	8005a84 <ADC_ref+0x80>
 8005a7a:	4b26      	ldr	r3, [pc, #152]	; (8005b14 <ADC_ref+0x110>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	b29a      	uxth	r2, r3
 8005a80:	4b25      	ldr	r3, [pc, #148]	; (8005b18 <ADC_ref+0x114>)
 8005a82:	805a      	strh	r2, [r3, #2]
		  for(uint8_t i;i<255;i++)
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	3301      	adds	r3, #1
 8005a88:	71fb      	strb	r3, [r7, #7]
 8005a8a:	79fb      	ldrb	r3, [r7, #7]
 8005a8c:	2bff      	cmp	r3, #255	; 0xff
 8005a8e:	d1d4      	bne.n	8005a3a <ADC_ref+0x36>
		    //	  printf("ADC:=%u \n",dT);
		  }

		    INL_sr=(INL[1]+INL[0])/2;
 8005a90:	4b21      	ldr	r3, [pc, #132]	; (8005b18 <ADC_ref+0x114>)
 8005a92:	885b      	ldrh	r3, [r3, #2]
 8005a94:	461a      	mov	r2, r3
 8005a96:	4b20      	ldr	r3, [pc, #128]	; (8005b18 <ADC_ref+0x114>)
 8005a98:	881b      	ldrh	r3, [r3, #0]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	0fda      	lsrs	r2, r3, #31
 8005a9e:	4413      	add	r3, r2
 8005aa0:	105b      	asrs	r3, r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	4b1d      	ldr	r3, [pc, #116]	; (8005b1c <ADC_ref+0x118>)
 8005aa6:	801a      	strh	r2, [r3, #0]
		    printf("ADC_min:=%u \n",INL[0]);
 8005aa8:	4b1b      	ldr	r3, [pc, #108]	; (8005b18 <ADC_ref+0x114>)
 8005aaa:	881b      	ldrh	r3, [r3, #0]
 8005aac:	4619      	mov	r1, r3
 8005aae:	481c      	ldr	r0, [pc, #112]	; (8005b20 <ADC_ref+0x11c>)
 8005ab0:	f001 fb3c 	bl	800712c <printf>
		    printf("ADC_max:=%u \n",INL[1]);
 8005ab4:	4b18      	ldr	r3, [pc, #96]	; (8005b18 <ADC_ref+0x114>)
 8005ab6:	885b      	ldrh	r3, [r3, #2]
 8005ab8:	4619      	mov	r1, r3
 8005aba:	481a      	ldr	r0, [pc, #104]	; (8005b24 <ADC_ref+0x120>)
 8005abc:	f001 fb36 	bl	800712c <printf>
		    printf("INL_ref:=%u \n",   4095-INL_sr);  //4095 max
 8005ac0:	4b16      	ldr	r3, [pc, #88]	; (8005b1c <ADC_ref+0x118>)
 8005ac2:	881b      	ldrh	r3, [r3, #0]
 8005ac4:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8005ac8:	330f      	adds	r3, #15
 8005aca:	4619      	mov	r1, r3
 8005acc:	4816      	ldr	r0, [pc, #88]	; (8005b28 <ADC_ref+0x124>)
 8005ace:	f001 fb2d 	bl	800712c <printf>
		    printf("INL_ref:=%f \n\n",(4095-INL_sr)*LSB);  //4095 max
 8005ad2:	4b12      	ldr	r3, [pc, #72]	; (8005b1c <ADC_ref+0x118>)
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8005ada:	330f      	adds	r3, #15
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fb f915 	bl	8000d0c <__aeabi_i2f>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	4b11      	ldr	r3, [pc, #68]	; (8005b2c <ADC_ref+0x128>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4619      	mov	r1, r3
 8005aea:	4610      	mov	r0, r2
 8005aec:	f7fb f962 	bl	8000db4 <__aeabi_fmul>
 8005af0:	4603      	mov	r3, r0
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fa fd04 	bl	8000500 <__aeabi_f2d>
 8005af8:	4603      	mov	r3, r0
 8005afa:	460c      	mov	r4, r1
 8005afc:	461a      	mov	r2, r3
 8005afe:	4623      	mov	r3, r4
 8005b00:	480b      	ldr	r0, [pc, #44]	; (8005b30 <ADC_ref+0x12c>)
 8005b02:	f001 fb13 	bl	800712c <printf>
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd90      	pop	{r4, r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	20000f48 	.word	0x20000f48
 8005b14:	20000008 	.word	0x20000008
 8005b18:	20000010 	.word	0x20000010
 8005b1c:	2000000c 	.word	0x2000000c
 8005b20:	0800b988 	.word	0x0800b988
 8005b24:	0800b998 	.word	0x0800b998
 8005b28:	0800b9a8 	.word	0x0800b9a8
 8005b2c:	20000014 	.word	0x20000014
 8005b30:	0800b9b8 	.word	0x0800b9b8

08005b34 <ADC_test_paint_255_INL>:

void ADC_test_paint_255_INL(uint16_t p,uint16_t h,LCD1602 scr)  //p-paint(255) h-delta = 0.1 -> (34)
{
 8005b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b36:	b087      	sub	sp, #28
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	4606      	mov	r6, r0
 8005b3c:	4608      	mov	r0, r1
 8005b3e:	1d39      	adds	r1, r7, #4
 8005b40:	e881 000c 	stmia.w	r1, {r2, r3}
 8005b44:	4633      	mov	r3, r6
 8005b46:	81fb      	strh	r3, [r7, #14]
 8005b48:	4603      	mov	r3, r0
 8005b4a:	81bb      	strh	r3, [r7, #12]
 for(uint8_t b=0;b<h;b++)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	75fb      	strb	r3, [r7, #23]
 8005b50:	e0ad      	b.n	8005cae <ADC_test_paint_255_INL+0x17a>
 {
 HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 8005b52:	2100      	movs	r1, #0
 8005b54:	4873      	ldr	r0, [pc, #460]	; (8005d24 <ADC_test_paint_255_INL+0x1f0>)
 8005b56:	f7fc f9d8 	bl	8001f0a <HAL_DAC_Start>
 HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,ideal_DAC[b]);
 8005b5a:	7dfb      	ldrb	r3, [r7, #23]
 8005b5c:	4a72      	ldr	r2, [pc, #456]	; (8005d28 <ADC_test_paint_255_INL+0x1f4>)
 8005b5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b62:	2200      	movs	r2, #0
 8005b64:	2100      	movs	r1, #0
 8005b66:	486f      	ldr	r0, [pc, #444]	; (8005d24 <ADC_test_paint_255_INL+0x1f0>)
 8005b68:	f7fc fa21 	bl	8001fae <HAL_DAC_SetValue>
//////////////////////////////////////////////////////////
	  HAL_ADC_Start(&hadc1);
 8005b6c:	486f      	ldr	r0, [pc, #444]	; (8005d2c <ADC_test_paint_255_INL+0x1f8>)
 8005b6e:	f7fb fd67 	bl	8001640 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,100);
 8005b72:	2164      	movs	r1, #100	; 0x64
 8005b74:	486d      	ldr	r0, [pc, #436]	; (8005d2c <ADC_test_paint_255_INL+0x1f8>)
 8005b76:	f7fb fe11 	bl	800179c <HAL_ADC_PollForConversion>
	  dT=(uint32_t)HAL_ADC_GetValue(&hadc1); // 4029 - 4096 
 8005b7a:	486c      	ldr	r0, [pc, #432]	; (8005d2c <ADC_test_paint_255_INL+0x1f8>)
 8005b7c:	f7fb ff08 	bl	8001990 <HAL_ADC_GetValue>
 8005b80:	4602      	mov	r2, r0
 8005b82:	4b6b      	ldr	r3, [pc, #428]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005b84:	601a      	str	r2, [r3, #0]
      INL[0]=dT;
 8005b86:	4b6a      	ldr	r3, [pc, #424]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	4b69      	ldr	r3, [pc, #420]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005b8e:	801a      	strh	r2, [r3, #0]
      INL[1]=dT;
 8005b90:	4b67      	ldr	r3, [pc, #412]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	4b67      	ldr	r3, [pc, #412]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005b98:	805a      	strh	r2, [r3, #2]
////////////////////////////////////////////////test int 255 paint
	  for(uint16_t i=0;i<p;i++)
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	82bb      	strh	r3, [r7, #20]
 8005b9e:	e02e      	b.n	8005bfe <ADC_test_paint_255_INL+0xca>
	  {
	  	  HAL_ADC_Start(&hadc1);
 8005ba0:	4862      	ldr	r0, [pc, #392]	; (8005d2c <ADC_test_paint_255_INL+0x1f8>)
 8005ba2:	f7fb fd4d 	bl	8001640 <HAL_ADC_Start>
	  	  HAL_ADC_PollForConversion(&hadc1,100);
 8005ba6:	2164      	movs	r1, #100	; 0x64
 8005ba8:	4860      	ldr	r0, [pc, #384]	; (8005d2c <ADC_test_paint_255_INL+0x1f8>)
 8005baa:	f7fb fdf7 	bl	800179c <HAL_ADC_PollForConversion>
	  	  dT=(uint32_t)HAL_ADC_GetValue(&hadc1); // 4029 - 4096 
 8005bae:	485f      	ldr	r0, [pc, #380]	; (8005d2c <ADC_test_paint_255_INL+0x1f8>)
 8005bb0:	f7fb feee 	bl	8001990 <HAL_ADC_GetValue>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	4b5e      	ldr	r3, [pc, #376]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005bb8:	601a      	str	r2, [r3, #0]
	  	  if(dT<INL[0]){INL[0]=dT;}//min
 8005bba:	4b5e      	ldr	r3, [pc, #376]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	4b5b      	ldr	r3, [pc, #364]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d904      	bls.n	8005bd2 <ADC_test_paint_255_INL+0x9e>
 8005bc8:	4b59      	ldr	r3, [pc, #356]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	4b59      	ldr	r3, [pc, #356]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005bd0:	801a      	strh	r2, [r3, #0]
	  	  if(dT>INL[1]){INL[1]=dT;}//max
 8005bd2:	4b58      	ldr	r3, [pc, #352]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005bd4:	885b      	ldrh	r3, [r3, #2]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	4b55      	ldr	r3, [pc, #340]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d204      	bcs.n	8005bea <ADC_test_paint_255_INL+0xb6>
 8005be0:	4b53      	ldr	r3, [pc, #332]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	b29a      	uxth	r2, r3
 8005be6:	4b53      	ldr	r3, [pc, #332]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005be8:	805a      	strh	r2, [r3, #2]

	  	  INL_mas[i]=dT;
 8005bea:	8abb      	ldrh	r3, [r7, #20]
 8005bec:	4a50      	ldr	r2, [pc, #320]	; (8005d30 <ADC_test_paint_255_INL+0x1fc>)
 8005bee:	6812      	ldr	r2, [r2, #0]
 8005bf0:	b291      	uxth	r1, r2
 8005bf2:	4a51      	ldr	r2, [pc, #324]	; (8005d38 <ADC_test_paint_255_INL+0x204>)
 8005bf4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for(uint16_t i=0;i<p;i++)
 8005bf8:	8abb      	ldrh	r3, [r7, #20]
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	82bb      	strh	r3, [r7, #20]
 8005bfe:	8aba      	ldrh	r2, [r7, #20]
 8005c00:	89fb      	ldrh	r3, [r7, #14]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d3cc      	bcc.n	8005ba0 <ADC_test_paint_255_INL+0x6c>
	    //	  printf("ADC:=%u \n",dT);
	  }
	  printf("ADC_mas:=%u\n",b);
 8005c06:	7dfb      	ldrb	r3, [r7, #23]
 8005c08:	4619      	mov	r1, r3
 8005c0a:	484c      	ldr	r0, [pc, #304]	; (8005d3c <ADC_test_paint_255_INL+0x208>)
 8005c0c:	f001 fa8e 	bl	800712c <printf>

    for(uint16_t i;i<p;i++)
 8005c10:	e00a      	b.n	8005c28 <ADC_test_paint_255_INL+0xf4>
    {
		printf("%u\n",INL_mas[i]);
 8005c12:	8a7b      	ldrh	r3, [r7, #18]
 8005c14:	4a48      	ldr	r2, [pc, #288]	; (8005d38 <ADC_test_paint_255_INL+0x204>)
 8005c16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	4848      	ldr	r0, [pc, #288]	; (8005d40 <ADC_test_paint_255_INL+0x20c>)
 8005c1e:	f001 fa85 	bl	800712c <printf>
    for(uint16_t i;i<p;i++)
 8005c22:	8a7b      	ldrh	r3, [r7, #18]
 8005c24:	3301      	adds	r3, #1
 8005c26:	827b      	strh	r3, [r7, #18]
 8005c28:	8a7a      	ldrh	r2, [r7, #18]
 8005c2a:	89fb      	ldrh	r3, [r7, #14]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d3f0      	bcc.n	8005c12 <ADC_test_paint_255_INL+0xde>
    }
	    INL_sr=(INL[1]+INL[0])/2;
 8005c30:	4b40      	ldr	r3, [pc, #256]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005c32:	885b      	ldrh	r3, [r3, #2]
 8005c34:	461a      	mov	r2, r3
 8005c36:	4b3f      	ldr	r3, [pc, #252]	; (8005d34 <ADC_test_paint_255_INL+0x200>)
 8005c38:	881b      	ldrh	r3, [r3, #0]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	0fda      	lsrs	r2, r3, #31
 8005c3e:	4413      	add	r3, r2
 8005c40:	105b      	asrs	r3, r3, #1
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	4b3f      	ldr	r3, [pc, #252]	; (8005d44 <ADC_test_paint_255_INL+0x210>)
 8005c46:	801a      	strh	r2, [r3, #0]
	    INL_s[b]=fabs(ideal_DAC[b]-INL_sr); //
 8005c48:	7dfe      	ldrb	r6, [r7, #23]
 8005c4a:	7dfb      	ldrb	r3, [r7, #23]
 8005c4c:	4a36      	ldr	r2, [pc, #216]	; (8005d28 <ADC_test_paint_255_INL+0x1f4>)
 8005c4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c52:	461a      	mov	r2, r3
 8005c54:	4b3b      	ldr	r3, [pc, #236]	; (8005d44 <ADC_test_paint_255_INL+0x210>)
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fa fc3e 	bl	80004dc <__aeabi_i2d>
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	4614      	mov	r4, r2
 8005c66:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005c6a:	4620      	mov	r0, r4
 8005c6c:	4629      	mov	r1, r5
 8005c6e:	f7fa ff73 	bl	8000b58 <__aeabi_d2uiz>
 8005c72:	4603      	mov	r3, r0
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	4b34      	ldr	r3, [pc, #208]	; (8005d48 <ADC_test_paint_255_INL+0x214>)
 8005c78:	559a      	strb	r2, [r3, r6]

	    printf("INL:=%u \n\n", INL_s[b]);  //4095 max
//	    	    printf("INL(V):=%f \n\n",  (ideal_DAC[b]-INL_sr)*LSB);  //4095 max
*/

	    ERrror_INL[b]=INL_s[b];
 8005c7a:	7dfb      	ldrb	r3, [r7, #23]
 8005c7c:	7dfa      	ldrb	r2, [r7, #23]
 8005c7e:	4932      	ldr	r1, [pc, #200]	; (8005d48 <ADC_test_paint_255_INL+0x214>)
 8005c80:	5c89      	ldrb	r1, [r1, r2]
 8005c82:	4a32      	ldr	r2, [pc, #200]	; (8005d4c <ADC_test_paint_255_INL+0x218>)
 8005c84:	54d1      	strb	r1, [r2, r3]

	 	if(ERrror_INL[b]>_INL){_INL=ERrror_INL[b];}//min
 8005c86:	7dfb      	ldrb	r3, [r7, #23]
 8005c88:	4a30      	ldr	r2, [pc, #192]	; (8005d4c <ADC_test_paint_255_INL+0x218>)
 8005c8a:	5cd3      	ldrb	r3, [r2, r3]
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	4b30      	ldr	r3, [pc, #192]	; (8005d50 <ADC_test_paint_255_INL+0x21c>)
 8005c90:	881b      	ldrh	r3, [r3, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d905      	bls.n	8005ca2 <ADC_test_paint_255_INL+0x16e>
 8005c96:	7dfb      	ldrb	r3, [r7, #23]
 8005c98:	4a2c      	ldr	r2, [pc, #176]	; (8005d4c <ADC_test_paint_255_INL+0x218>)
 8005c9a:	5cd3      	ldrb	r3, [r2, r3]
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	4b2c      	ldr	r3, [pc, #176]	; (8005d50 <ADC_test_paint_255_INL+0x21c>)
 8005ca0:	801a      	strh	r2, [r3, #0]
		    HAL_Delay(100);
 8005ca2:	2064      	movs	r0, #100	; 0x64
 8005ca4:	f7fb fbc0 	bl	8001428 <HAL_Delay>
 for(uint8_t b=0;b<h;b++)
 8005ca8:	7dfb      	ldrb	r3, [r7, #23]
 8005caa:	3301      	adds	r3, #1
 8005cac:	75fb      	strb	r3, [r7, #23]
 8005cae:	7dfb      	ldrb	r3, [r7, #23]
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	89ba      	ldrh	r2, [r7, #12]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	f63f af4c 	bhi.w	8005b52 <ADC_test_paint_255_INL+0x1e>
}
printf("ERrror_INL:\n");
 8005cba:	4826      	ldr	r0, [pc, #152]	; (8005d54 <ADC_test_paint_255_INL+0x220>)
 8005cbc:	f001 faae 	bl	800721c <puts>
for(uint8_t i=0;i<h;i++)
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	747b      	strb	r3, [r7, #17]
 8005cc4:	e009      	b.n	8005cda <ADC_test_paint_255_INL+0x1a6>
{
//		    printf("%u_%u\n",ideal_DAC[i],ERrror_INL[i]);
printf("%u\n",ERrror_INL[i]);
 8005cc6:	7c7b      	ldrb	r3, [r7, #17]
 8005cc8:	4a20      	ldr	r2, [pc, #128]	; (8005d4c <ADC_test_paint_255_INL+0x218>)
 8005cca:	5cd3      	ldrb	r3, [r2, r3]
 8005ccc:	4619      	mov	r1, r3
 8005cce:	481c      	ldr	r0, [pc, #112]	; (8005d40 <ADC_test_paint_255_INL+0x20c>)
 8005cd0:	f001 fa2c 	bl	800712c <printf>
for(uint8_t i=0;i<h;i++)
 8005cd4:	7c7b      	ldrb	r3, [r7, #17]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	747b      	strb	r3, [r7, #17]
 8005cda:	7c7b      	ldrb	r3, [r7, #17]
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	89ba      	ldrh	r2, [r7, #12]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d8f0      	bhi.n	8005cc6 <ADC_test_paint_255_INL+0x192>

}
printf("\nINL:=%u \n",_INL);
 8005ce4:	4b1a      	ldr	r3, [pc, #104]	; (8005d50 <ADC_test_paint_255_INL+0x21c>)
 8005ce6:	881b      	ldrh	r3, [r3, #0]
 8005ce8:	4619      	mov	r1, r3
 8005cea:	481b      	ldr	r0, [pc, #108]	; (8005d58 <ADC_test_paint_255_INL+0x224>)
 8005cec:	f001 fa1e 	bl	800712c <printf>
moveXY(&scr,0,0);
 8005cf0:	1d3b      	adds	r3, r7, #4
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	2100      	movs	r1, #0
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 f9a6 	bl	8006048 <moveXY>
lsd_print(&scr,"INL:");
 8005cfc:	1d3b      	adds	r3, r7, #4
 8005cfe:	4917      	ldr	r1, [pc, #92]	; (8005d5c <ADC_test_paint_255_INL+0x228>)
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 f983 	bl	800600c <lsd_print>

writeLCD_2D(&scr,_INL);
 8005d06:	4b12      	ldr	r3, [pc, #72]	; (8005d50 <ADC_test_paint_255_INL+0x21c>)
 8005d08:	881b      	ldrh	r3, [r3, #0]
 8005d0a:	461a      	mov	r2, r3
 8005d0c:	1d3b      	adds	r3, r7, #4
 8005d0e:	4611      	mov	r1, r2
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 f92f 	bl	8005f74 <writeLCD_2D>
Alarm(GPIOC);
 8005d16:	4812      	ldr	r0, [pc, #72]	; (8005d60 <ADC_test_paint_255_INL+0x22c>)
 8005d18:	f000 fa14 	bl	8006144 <Alarm>
}
 8005d1c:	bf00      	nop
 8005d1e:	371c      	adds	r7, #28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d24:	20000f80 	.word	0x20000f80
 8005d28:	20000018 	.word	0x20000018
 8005d2c:	20000f48 	.word	0x20000f48
 8005d30:	20000008 	.word	0x20000008
 8005d34:	20000010 	.word	0x20000010
 8005d38:	20000718 	.word	0x20000718
 8005d3c:	0800b9c8 	.word	0x0800b9c8
 8005d40:	0800b9d8 	.word	0x0800b9d8
 8005d44:	2000000c 	.word	0x2000000c
 8005d48:	20000ee8 	.word	0x20000ee8
 8005d4c:	200006f4 	.word	0x200006f4
 8005d50:	200006f0 	.word	0x200006f0
 8005d54:	0800b9dc 	.word	0x0800b9dc
 8005d58:	0800b9e8 	.word	0x0800b9e8
 8005d5c:	0800b9f4 	.word	0x0800b9f4
 8005d60:	40011000 	.word	0x40011000

08005d64 <ADC1_Read>:


void ADC1_Read() //PA0
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8005d68:	480c      	ldr	r0, [pc, #48]	; (8005d9c <ADC1_Read+0x38>)
 8005d6a:	f7fb fc69 	bl	8001640 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,100);
 8005d6e:	2164      	movs	r1, #100	; 0x64
 8005d70:	480a      	ldr	r0, [pc, #40]	; (8005d9c <ADC1_Read+0x38>)
 8005d72:	f7fb fd13 	bl	800179c <HAL_ADC_PollForConversion>
	dT=(uint32_t)HAL_ADC_GetValue(&hadc1); // 4029 - 4096 
 8005d76:	4809      	ldr	r0, [pc, #36]	; (8005d9c <ADC1_Read+0x38>)
 8005d78:	f7fb fe0a 	bl	8001990 <HAL_ADC_GetValue>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	4b08      	ldr	r3, [pc, #32]	; (8005da0 <ADC1_Read+0x3c>)
 8005d80:	601a      	str	r2, [r3, #0]
	printf("ADC:=%u \n",dT);
 8005d82:	4b07      	ldr	r3, [pc, #28]	; (8005da0 <ADC1_Read+0x3c>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4619      	mov	r1, r3
 8005d88:	4806      	ldr	r0, [pc, #24]	; (8005da4 <ADC1_Read+0x40>)
 8005d8a:	f001 f9cf 	bl	800712c <printf>

	fail_signal(GPIOC,6);
 8005d8e:	2106      	movs	r1, #6
 8005d90:	4805      	ldr	r0, [pc, #20]	; (8005da8 <ADC1_Read+0x44>)
 8005d92:	f000 f9fe 	bl	8006192 <fail_signal>
}
 8005d96:	bf00      	nop
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	20000f48 	.word	0x20000f48
 8005da0:	20000008 	.word	0x20000008
 8005da4:	0800b9fc 	.word	0x0800b9fc
 8005da8:	40011000 	.word	0x40011000

08005dac <sendData>:
#define LCD_CLEARDISPLAY 0x01

// sendData  i2c
// pData -
uint8_t sendData(LCD1602 *scr , uint8_t *pData)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af02      	add	r7, sp, #8
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint8_t Error=0;
 8005db6:	2300      	movs	r3, #0
 8005db8:	73fb      	strb	r3, [r7, #15]
  *pData |= (1<<2);//
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	f043 0304 	orr.w	r3, r3, #4
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	701a      	strb	r2, [r3, #0]
  while(HAL_I2C_Master_Transmit(scr->hi2c,scr->DevAddress,pData,1,1000)!=HAL_OK) //scr->DevAddress
 8005dc8:	e002      	b.n	8005dd0 <sendData+0x24>
  {Error=Error+1;}
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	73fb      	strb	r3, [r7, #15]
  while(HAL_I2C_Master_Transmit(scr->hi2c,scr->DevAddress,pData,1,1000)!=HAL_OK) //scr->DevAddress
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	8899      	ldrh	r1, [r3, #4]
 8005dd8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ddc:	9300      	str	r3, [sp, #0]
 8005dde:	2301      	movs	r3, #1
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	f7fc fd31 	bl	8002848 <HAL_I2C_Master_Transmit>
 8005de6:	4603      	mov	r3, r0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1ee      	bne.n	8005dca <sendData+0x1e>

  HAL_Delay(5); 
 8005dec:	2005      	movs	r0, #5
 8005dee:	f7fb fb1b 	bl	8001428 <HAL_Delay>
  *pData &=~(1<<2);//
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	f023 0304 	bic.w	r3, r3, #4
 8005dfa:	b2da      	uxtb	r2, r3
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	701a      	strb	r2, [r3, #0]
  while(HAL_I2C_Master_Transmit(scr->hi2c,scr->DevAddress,pData,1,1000)!=HAL_OK)
 8005e00:	e002      	b.n	8005e08 <sendData+0x5c>
  {Error=Error+1;}
 8005e02:	7bfb      	ldrb	r3, [r7, #15]
 8005e04:	3301      	adds	r3, #1
 8005e06:	73fb      	strb	r3, [r7, #15]
  while(HAL_I2C_Master_Transmit(scr->hi2c,scr->DevAddress,pData,1,1000)!=HAL_OK)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6818      	ldr	r0, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	8899      	ldrh	r1, [r3, #4]
 8005e10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e14:	9300      	str	r3, [sp, #0]
 8005e16:	2301      	movs	r3, #1
 8005e18:	683a      	ldr	r2, [r7, #0]
 8005e1a:	f7fc fd15 	bl	8002848 <HAL_I2C_Master_Transmit>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d1ee      	bne.n	8005e02 <sendData+0x56>
  HAL_Delay(5);
 8005e24:	2005      	movs	r0, #5
 8005e26:	f7fb faff 	bl	8001428 <HAL_Delay>

  return  Error;
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <initLCD>:
// initLCD
//void initLCD(LCD1602 *scr)


void initLCD(LCD1602 *scr)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint8_t buf;
  uint8_t error;

  buf = 0x30; // 0b00110000   !!0x30
 8005e3c:	2330      	movs	r3, #48	; 0x30
 8005e3e:	73fb      	strb	r3, [r7, #15]

  HAL_Delay(20);   // 15ms
 8005e40:	2014      	movs	r0, #20
 8005e42:	f7fb faf1 	bl	8001428 <HAL_Delay>
  
  sendData(scr,&buf); // buf
 8005e46:	f107 030f 	add.w	r3, r7, #15
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f7ff ffad 	bl	8005dac <sendData>
  sendData(scr,&buf); //
 8005e52:	f107 030f 	add.w	r3, r7, #15
 8005e56:	4619      	mov	r1, r3
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7ff ffa7 	bl	8005dac <sendData>
  sendData(scr,&buf); //
 8005e5e:	f107 030f 	add.w	r3, r7, #15
 8005e62:	4619      	mov	r1, r3
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f7ff ffa1 	bl	8005dac <sendData>
  
  buf = 0x20; // 0b00100000
 8005e6a:	2320      	movs	r3, #32
 8005e6c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005e6e:	f107 030f 	add.w	r3, r7, #15
 8005e72:	4619      	mov	r1, r3
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f7ff ff99 	bl	8005dac <sendData>
  

  buf = 0x20; //  0x20  rs,rw,e,led
 8005e7a:	2320      	movs	r3, #32
 8005e7c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005e7e:	f107 030f 	add.w	r3, r7, #15
 8005e82:	4619      	mov	r1, r3
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f7ff ff91 	bl	8005dac <sendData>
  buf = 0x3f;               //0xC0; //1100 0000 N=1 rs,rw,e,led
 8005e8a:	233f      	movs	r3, #63	; 0x3f
 8005e8c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005e8e:	f107 030f 	add.w	r3, r7, #15
 8005e92:	4619      	mov	r1, r3
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff ff89 	bl	8005dac <sendData>


  //display off
  buf =0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005e9e:	f107 030f 	add.w	r3, r7, #15
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7ff ff81 	bl	8005dac <sendData>
  buf = 0x80;
 8005eaa:	2380      	movs	r3, #128	; 0x80
 8005eac:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005eae:	f107 030f 	add.w	r3, r7, #15
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f7ff ff79 	bl	8005dac <sendData>
  //display clear
  buf =0;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005ebe:	f107 030f 	add.w	r3, r7, #15
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f7ff ff71 	bl	8005dac <sendData>
  buf = 0x10;
 8005eca:	2310      	movs	r3, #16
 8005ecc:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005ece:	f107 030f 	add.w	r3, r7, #15
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f7ff ff69 	bl	8005dac <sendData>
  
  //I/D -
  //S -
  buf = 0;
 8005eda:	2300      	movs	r3, #0
 8005edc:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005ede:	f107 030f 	add.w	r3, r7, #15
 8005ee2:	4619      	mov	r1, r3
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f7ff ff61 	bl	8005dac <sendData>
  buf = 0x30;
 8005eea:	2330      	movs	r3, #48	; 0x30
 8005eec:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005eee:	f107 030f 	add.w	r3, r7, #15
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7ff ff59 	bl	8005dac <sendData>
  
  //
  buf =0;
 8005efa:	2300      	movs	r3, #0
 8005efc:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005efe:	f107 030f 	add.w	r3, r7, #15
 8005f02:	4619      	mov	r1, r3
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f7ff ff51 	bl	8005dac <sendData>
  buf = 0xC8;
 8005f0a:	23c8      	movs	r3, #200	; 0xc8
 8005f0c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8005f0e:	f107 030f 	add.w	r3, r7, #15
 8005f12:	4619      	mov	r1, r3
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f7ff ff49 	bl	8005dac <sendData>
  


}
 8005f1a:	bf00      	nop
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <writeLCD>:
//writeLCD scr
void writeLCD(LCD1602 *scr, uint8_t s)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b084      	sub	sp, #16
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	70fb      	strb	r3, [r7, #3]
    uint8_t command;
    command = ((s&0xf0)|0x09);    //
 8005f2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f32:	f023 030f 	bic.w	r3, r3, #15
 8005f36:	b25b      	sxtb	r3, r3
 8005f38:	f043 0309 	orr.w	r3, r3, #9
 8005f3c:	b25b      	sxtb	r3, r3
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	73fb      	strb	r3, [r7, #15]
    sendData(scr,&command);
 8005f42:	f107 030f 	add.w	r3, r7, #15
 8005f46:	4619      	mov	r1, r3
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f7ff ff2f 	bl	8005dac <sendData>
    
    command = ((s&0x0f)<<4)|0x09; //
 8005f4e:	78fb      	ldrb	r3, [r7, #3]
 8005f50:	011b      	lsls	r3, r3, #4
 8005f52:	b25b      	sxtb	r3, r3
 8005f54:	f043 0309 	orr.w	r3, r3, #9
 8005f58:	b25b      	sxtb	r3, r3
 8005f5a:	b2db      	uxtb	r3, r3
 8005f5c:	73fb      	strb	r3, [r7, #15]
    sendData(scr,&command);
 8005f5e:	f107 030f 	add.w	r3, r7, #15
 8005f62:	4619      	mov	r1, r3
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7ff ff21 	bl	8005dac <sendData>

}
 8005f6a:	bf00      	nop
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <writeLCD_2D>:
	  	  writeLCD(scr,str[i]);
	  }
}

void writeLCD_2D(LCD1602 *scr, uint16_t d)  // t =  number of bytes uint8_t
{
 8005f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f78:	b086      	sub	sp, #24
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	460a      	mov	r2, r1
 8005f80:	807a      	strh	r2, [r7, #2]
 8005f82:	466a      	mov	r2, sp
 8005f84:	4690      	mov	r8, r2
	//char str3[5];

	const int buffer_length = 4+1;   // 4
 8005f86:	2205      	movs	r2, #5
 8005f88:	613a      	str	r2, [r7, #16]
	char str[buffer_length];
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	3a01      	subs	r2, #1
 8005f8e:	60fa      	str	r2, [r7, #12]
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4611      	mov	r1, r2
 8005f94:	f04f 0200 	mov.w	r2, #0
 8005f98:	00d6      	lsls	r6, r2, #3
 8005f9a:	ea46 7651 	orr.w	r6, r6, r1, lsr #29
 8005f9e:	00cd      	lsls	r5, r1, #3
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	4611      	mov	r1, r2
 8005fa4:	f04f 0200 	mov.w	r2, #0
 8005fa8:	00d4      	lsls	r4, r2, #3
 8005faa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005fae:	00cb      	lsls	r3, r1, #3
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	3307      	adds	r3, #7
 8005fb4:	08db      	lsrs	r3, r3, #3
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	ebad 0d03 	sub.w	sp, sp, r3
 8005fbc:	466b      	mov	r3, sp
 8005fbe:	3300      	adds	r3, #0
 8005fc0:	60bb      	str	r3, [r7, #8]

	snprintf(str, buffer_length, "%.2d",d); //2X  4
 8005fc2:	68b8      	ldr	r0, [r7, #8]
 8005fc4:	6939      	ldr	r1, [r7, #16]
 8005fc6:	887b      	ldrh	r3, [r7, #2]
 8005fc8:	4a0f      	ldr	r2, [pc, #60]	; (8006008 <writeLCD_2D+0x94>)
 8005fca:	f001 f93f 	bl	800724c <snprintf>

   for (unsigned int i=0;i<strlen(str);i++)
 8005fce:	2300      	movs	r3, #0
 8005fd0:	617b      	str	r3, [r7, #20]
 8005fd2:	e00a      	b.n	8005fea <writeLCD_2D+0x76>
	  {
	  	  writeLCD(scr,str[i]);
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	4413      	add	r3, r2
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	4619      	mov	r1, r3
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7ff ff9f 	bl	8005f22 <writeLCD>
   for (unsigned int i=0;i<strlen(str);i++)
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	617b      	str	r3, [r7, #20]
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7fa f91b 	bl	8000228 <strlen>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d8ec      	bhi.n	8005fd4 <writeLCD_2D+0x60>
 8005ffa:	46c5      	mov	sp, r8
	  }
}
 8005ffc:	bf00      	nop
 8005ffe:	3718      	adds	r7, #24
 8006000:	46bd      	mov	sp, r7
 8006002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006006:	bf00      	nop
 8006008:	0800ba08 	.word	0x0800ba08

0800600c <lsd_print>:
	  }
}


void lsd_print(LCD1602 *scr,char *str)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  for (unsigned int i=0;i<strlen(str);i++)
 8006016:	2300      	movs	r3, #0
 8006018:	60fb      	str	r3, [r7, #12]
 800601a:	e00a      	b.n	8006032 <lsd_print+0x26>
  {
    writeLCD(scr,str[i]);
 800601c:	683a      	ldr	r2, [r7, #0]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	4413      	add	r3, r2
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	4619      	mov	r1, r3
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7ff ff7b 	bl	8005f22 <writeLCD>
  for (unsigned int i=0;i<strlen(str);i++)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	3301      	adds	r3, #1
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	6838      	ldr	r0, [r7, #0]
 8006034:	f7fa f8f8 	bl	8000228 <strlen>
 8006038:	4602      	mov	r2, r0
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	429a      	cmp	r2, r3
 800603e:	d8ed      	bhi.n	800601c <lsd_print+0x10>
  }
}
 8006040:	bf00      	nop
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <moveXY>:



//  moveXY  X, Y
void moveXY(LCD1602 *scr,uint8_t x, uint8_t y)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	70fb      	strb	r3, [r7, #3]
 8006054:	4613      	mov	r3, r2
 8006056:	70bb      	strb	r3, [r7, #2]
	uint8_t command, adr;
	//
	//
	if (y>1) y=1;    //(y>1) y=1;
 8006058:	78bb      	ldrb	r3, [r7, #2]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d901      	bls.n	8006062 <moveXY+0x1a>
 800605e:	2301      	movs	r3, #1
 8006060:	70bb      	strb	r3, [r7, #2]
	if (x>39) x = 39; //(x>39) x = 39;
 8006062:	78fb      	ldrb	r3, [r7, #3]
 8006064:	2b27      	cmp	r3, #39	; 0x27
 8006066:	d901      	bls.n	800606c <moveXY+0x24>
 8006068:	2327      	movs	r3, #39	; 0x27
 800606a:	70fb      	strb	r3, [r7, #3]
	//
	if (y==0)
 800606c:	78bb      	ldrb	r3, [r7, #2]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <moveXY+0x2e>
		adr = x;
 8006072:	78fb      	ldrb	r3, [r7, #3]
 8006074:	73fb      	strb	r3, [r7, #15]
	if (y==1)
 8006076:	78bb      	ldrb	r3, [r7, #2]
 8006078:	2b01      	cmp	r3, #1
 800607a:	d102      	bne.n	8006082 <moveXY+0x3a>
		adr =     x+0x40;
 800607c:	78fb      	ldrb	r3, [r7, #3]
 800607e:	3340      	adds	r3, #64	; 0x40
 8006080:	73fb      	strb	r3, [r7, #15]
	if (y==2)
 8006082:	78bb      	ldrb	r3, [r7, #2]
 8006084:	2b02      	cmp	r3, #2
 8006086:	d102      	bne.n	800608e <moveXY+0x46>
			adr = x+0x40;  //adr = x+0x40;
 8006088:	78fb      	ldrb	r3, [r7, #3]
 800608a:	3340      	adds	r3, #64	; 0x40
 800608c:	73fb      	strb	r3, [r7, #15]
	if (y==3)
 800608e:	78bb      	ldrb	r3, [r7, #2]
 8006090:	2b03      	cmp	r3, #3
 8006092:	d102      	bne.n	800609a <moveXY+0x52>
			adr = x+0x40;  //adr = x+0x40;
 8006094:	78fb      	ldrb	r3, [r7, #3]
 8006096:	3340      	adds	r3, #64	; 0x40
 8006098:	73fb      	strb	r3, [r7, #15]




	//  DDRAM
	command = ((adr&0xf0)|0x80)|0x08; //adr&0xf0
 800609a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800609e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060a2:	b25b      	sxtb	r3, r3
 80060a4:	f063 0377 	orn	r3, r3, #119	; 0x77
 80060a8:	b25b      	sxtb	r3, r3
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	73bb      	strb	r3, [r7, #14]
	sendData(scr,&command);
 80060ae:	f107 030e 	add.w	r3, r7, #14
 80060b2:	4619      	mov	r1, r3
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f7ff fe79 	bl	8005dac <sendData>

	command = (adr<<4)|0x08;
 80060ba:	7bfb      	ldrb	r3, [r7, #15]
 80060bc:	011b      	lsls	r3, r3, #4
 80060be:	b25b      	sxtb	r3, r3
 80060c0:	f043 0308 	orr.w	r3, r3, #8
 80060c4:	b25b      	sxtb	r3, r3
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	73bb      	strb	r3, [r7, #14]
	sendData(scr,&command);
 80060ca:	f107 030e 	add.w	r3, r7, #14
 80060ce:	4619      	mov	r1, r3
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f7ff fe6b 	bl	8005dac <sendData>

}
 80060d6:	bf00      	nop
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
	...

080060e0 <TEST>:
	 HAL_Delay(1000);

}
////////////////////////////////////////////*
uint8_t TEST(LCD1602 *scr,char *text,uint8_t in_lcd)     /// Test All System
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	4613      	mov	r3, r2
 80060ec:	71fb      	strb	r3, [r7, #7]
	uint8_t Error_All = 2;
 80060ee:	2302      	movs	r3, #2
 80060f0:	75fb      	strb	r3, [r7, #23]
	 system_GPIO();
 80060f2:	f000 f899 	bl	8006228 <system_GPIO>
//    PIN_OUT(GPIOC,6);
//    PIN_OUT(GPIOC,7);
   ///////////////////////////////// TEST
 //   if ((Error_All=GPIO_TEST())!= 0x03) Alarm(GPIOA);   //GPIO C,D,E
    ///////////////////////////////// LSD INIT
     if(in_lcd==1)
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	d113      	bne.n	8006124 <TEST+0x44>
{
    initLCD(scr);
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f7ff fe99 	bl	8005e34 <initLCD>
    moveXY(scr,0,0);
 8006102:	2200      	movs	r2, #0
 8006104:	2100      	movs	r1, #0
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f7ff ff9e 	bl	8006048 <moveXY>
    lsd_print(scr,text);
 800610c:	68b9      	ldr	r1, [r7, #8]
 800610e:	68f8      	ldr	r0, [r7, #12]
 8006110:	f7ff ff7c 	bl	800600c <lsd_print>
    HAL_Delay(1550);
 8006114:	f240 600e 	movw	r0, #1550	; 0x60e
 8006118:	f7fb f986 	bl	8001428 <HAL_Delay>
//    display_clear(scr);
    printf("LSD initialization\n");
 800611c:	4807      	ldr	r0, [pc, #28]	; (800613c <TEST+0x5c>)
 800611e:	f001 f87d 	bl	800721c <puts>
 8006122:	e005      	b.n	8006130 <TEST+0x50>
}
     else if(in_lcd==0)
 8006124:	79fb      	ldrb	r3, [r7, #7]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d102      	bne.n	8006130 <TEST+0x50>
     {
    	 printf("NO_LSD\n");
 800612a:	4805      	ldr	r0, [pc, #20]	; (8006140 <TEST+0x60>)
 800612c:	f001 f876 	bl	800721c <puts>
     }
     return Error_All;
 8006130:	7dfb      	ldrb	r3, [r7, #23]
}
 8006132:	4618      	mov	r0, r3
 8006134:	3718      	adds	r7, #24
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	0800ba44 	.word	0x0800ba44
 8006140:	0800ba58 	.word	0x0800ba58

08006144 <Alarm>:
	  }
}


void Alarm(GPIO_TypeDef *GPIOx)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b082      	sub	sp, #8
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
      GPIO_PIN_Mode(GPIOx,6,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL);
 800614c:	2300      	movs	r3, #0
 800614e:	2201      	movs	r2, #1
 8006150:	2106      	movs	r1, #6
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f8ae 	bl	80062b4 <GPIO_PIN_Mode>
	  GPIO_PIN_Mode(GPIOx,7,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL);
 8006158:	2300      	movs	r3, #0
 800615a:	2201      	movs	r2, #1
 800615c:	2107      	movs	r1, #7
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f8a8 	bl	80062b4 <GPIO_PIN_Mode>

	  while (1)
	  {
		  PIN_LOW(GPIOx,6);
 8006164:	2106      	movs	r1, #6
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f84c 	bl	8006204 <PIN_LOW>
		  PIN_LOW(GPIOx,7);
 800616c:	2107      	movs	r1, #7
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f848 	bl	8006204 <PIN_LOW>
		  HAL_Delay(100);
 8006174:	2064      	movs	r0, #100	; 0x64
 8006176:	f7fb f957 	bl	8001428 <HAL_Delay>

		  PIN_HIGH(GPIOx,6);
 800617a:	2106      	movs	r1, #6
 800617c:	6878      	ldr	r0, [r7, #4]
 800617e:	f000 f82e 	bl	80061de <PIN_HIGH>
		  PIN_HIGH(GPIOx,7);
 8006182:	2107      	movs	r1, #7
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 f82a 	bl	80061de <PIN_HIGH>
		  HAL_Delay(100);
 800618a:	2064      	movs	r0, #100	; 0x64
 800618c:	f7fb f94c 	bl	8001428 <HAL_Delay>
		  PIN_LOW(GPIOx,6);
 8006190:	e7e8      	b.n	8006164 <Alarm+0x20>

08006192 <fail_signal>:
}

///////////////////////////////////////////////////////////////////////////////////
 // singl diode 6
void fail_signal(GPIO_TypeDef *GPIOx,uint16_t LED)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b082      	sub	sp, #8
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	460b      	mov	r3, r1
 800619c:	807b      	strh	r3, [r7, #2]
	       GPIO_PIN_Mode(GPIOx,LED,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL);
 800619e:	8879      	ldrh	r1, [r7, #2]
 80061a0:	2300      	movs	r3, #0
 80061a2:	2201      	movs	r2, #1
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f885 	bl	80062b4 <GPIO_PIN_Mode>

	       GPIOx->BSRR = (1 << LED);  //i2//   
 80061aa:	887b      	ldrh	r3, [r7, #2]
 80061ac:	2201      	movs	r2, #1
 80061ae:	fa02 f303 	lsl.w	r3, r2, r3
 80061b2:	461a      	mov	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	611a      	str	r2, [r3, #16]
	       HAL_Delay(400);
 80061b8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80061bc:	f7fb f934 	bl	8001428 <HAL_Delay>

           GPIOx->BRR = (1 << LED);  //i2//   
 80061c0:	887b      	ldrh	r3, [r7, #2]
 80061c2:	2201      	movs	r2, #1
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	461a      	mov	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	615a      	str	r2, [r3, #20]
           HAL_Delay(400);
 80061ce:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80061d2:	f7fb f929 	bl	8001428 <HAL_Delay>
}
 80061d6:	bf00      	nop
 80061d8:	3708      	adds	r7, #8
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}

080061de <PIN_HIGH>:


////////////////////////////////////////////////////////////////////////////////////////////////////PIN
////////////////////////////////////////////////////////GPIO PIN
void PIN_HIGH(GPIO_TypeDef *GPIOx,uint16_t Pin)   //  PIn-> 1 (GPIOD, GPIO_Pin_0)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
 80061e6:	460b      	mov	r3, r1
 80061e8:	807b      	strh	r3, [r7, #2]
	GPIOx->BSRR = (uint16_t)(1<<Pin);  //1
 80061ea:	887b      	ldrh	r3, [r7, #2]
 80061ec:	2201      	movs	r2, #1
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	461a      	mov	r2, r3
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	611a      	str	r2, [r3, #16]

//   GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
//	 GPIOx->BRR =

}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	bc80      	pop	{r7}
 8006202:	4770      	bx	lr

08006204 <PIN_LOW>:

void PIN_LOW(GPIO_TypeDef *GPIOx,uint16_t Pin)   //
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	460b      	mov	r3, r1
 800620e:	807b      	strh	r3, [r7, #2]
	GPIOx->BSRR = (uint32_t)(1<<Pin)<< 16U; //0
 8006210:	887b      	ldrh	r3, [r7, #2]
 8006212:	2201      	movs	r2, #1
 8006214:	fa02 f303 	lsl.w	r3, r2, r3
 8006218:	041a      	lsls	r2, r3, #16
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	611a      	str	r2, [r3, #16]
}
 800621e:	bf00      	nop
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	bc80      	pop	{r7}
 8006226:	4770      	bx	lr

08006228 <system_GPIO>:
}

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void system_GPIO()
{
 8006228:	b480      	push	{r7}
 800622a:	b087      	sub	sp, #28
 800622c:	af00      	add	r7, sp, #0
	   __HAL_RCC_GPIOA_CLK_ENABLE();
 800622e:	4a20      	ldr	r2, [pc, #128]	; (80062b0 <system_GPIO+0x88>)
 8006230:	4b1f      	ldr	r3, [pc, #124]	; (80062b0 <system_GPIO+0x88>)
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	f043 0304 	orr.w	r3, r3, #4
 8006238:	6193      	str	r3, [r2, #24]
 800623a:	4b1d      	ldr	r3, [pc, #116]	; (80062b0 <system_GPIO+0x88>)
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	f003 0304 	and.w	r3, r3, #4
 8006242:	617b      	str	r3, [r7, #20]
 8006244:	697b      	ldr	r3, [r7, #20]
	   __HAL_RCC_GPIOB_CLK_ENABLE();
 8006246:	4a1a      	ldr	r2, [pc, #104]	; (80062b0 <system_GPIO+0x88>)
 8006248:	4b19      	ldr	r3, [pc, #100]	; (80062b0 <system_GPIO+0x88>)
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	f043 0308 	orr.w	r3, r3, #8
 8006250:	6193      	str	r3, [r2, #24]
 8006252:	4b17      	ldr	r3, [pc, #92]	; (80062b0 <system_GPIO+0x88>)
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	f003 0308 	and.w	r3, r3, #8
 800625a:	613b      	str	r3, [r7, #16]
 800625c:	693b      	ldr	r3, [r7, #16]
	   __HAL_RCC_GPIOC_CLK_ENABLE();
 800625e:	4a14      	ldr	r2, [pc, #80]	; (80062b0 <system_GPIO+0x88>)
 8006260:	4b13      	ldr	r3, [pc, #76]	; (80062b0 <system_GPIO+0x88>)
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	f043 0310 	orr.w	r3, r3, #16
 8006268:	6193      	str	r3, [r2, #24]
 800626a:	4b11      	ldr	r3, [pc, #68]	; (80062b0 <system_GPIO+0x88>)
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	f003 0310 	and.w	r3, r3, #16
 8006272:	60fb      	str	r3, [r7, #12]
 8006274:	68fb      	ldr	r3, [r7, #12]
	   __HAL_RCC_GPIOD_CLK_ENABLE();
 8006276:	4a0e      	ldr	r2, [pc, #56]	; (80062b0 <system_GPIO+0x88>)
 8006278:	4b0d      	ldr	r3, [pc, #52]	; (80062b0 <system_GPIO+0x88>)
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	f043 0320 	orr.w	r3, r3, #32
 8006280:	6193      	str	r3, [r2, #24]
 8006282:	4b0b      	ldr	r3, [pc, #44]	; (80062b0 <system_GPIO+0x88>)
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	f003 0320 	and.w	r3, r3, #32
 800628a:	60bb      	str	r3, [r7, #8]
 800628c:	68bb      	ldr	r3, [r7, #8]
	   __HAL_RCC_GPIOE_CLK_ENABLE();
 800628e:	4a08      	ldr	r2, [pc, #32]	; (80062b0 <system_GPIO+0x88>)
 8006290:	4b07      	ldr	r3, [pc, #28]	; (80062b0 <system_GPIO+0x88>)
 8006292:	699b      	ldr	r3, [r3, #24]
 8006294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006298:	6193      	str	r3, [r2, #24]
 800629a:	4b05      	ldr	r3, [pc, #20]	; (80062b0 <system_GPIO+0x88>)
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a2:	607b      	str	r3, [r7, #4]
 80062a4:	687b      	ldr	r3, [r7, #4]

}
 80062a6:	bf00      	nop
 80062a8:	371c      	adds	r7, #28
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bc80      	pop	{r7}
 80062ae:	4770      	bx	lr
 80062b0:	40021000 	.word	0x40021000

080062b4 <GPIO_PIN_Mode>:
}



void GPIO_PIN_Mode(GPIO_TypeDef *GPIOx,uint16_t Pin,uint16_t mode1,uint16_t mode2)  //    PA10-PA15 
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b088      	sub	sp, #32
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	4608      	mov	r0, r1
 80062be:	4611      	mov	r1, r2
 80062c0:	461a      	mov	r2, r3
 80062c2:	4603      	mov	r3, r0
 80062c4:	817b      	strh	r3, [r7, #10]
 80062c6:	460b      	mov	r3, r1
 80062c8:	813b      	strh	r3, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
   GPIO_InitTypeDef gpioInitStruct; //= {0}

   PIN_LOW(GPIOx,Pin);
 80062ce:	897b      	ldrh	r3, [r7, #10]
 80062d0:	4619      	mov	r1, r3
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f7ff ff96 	bl	8006204 <PIN_LOW>
  // HAL_GPIO_WritePin(GPIOx,(((uint16_t)0x0001)*Pin), GPIO_PIN_RESET);
   gpioInitStruct.Pin =((uint16_t)0x0001)*(1<<Pin);
 80062d8:	897b      	ldrh	r3, [r7, #10]
 80062da:	2201      	movs	r2, #1
 80062dc:	fa02 f303 	lsl.w	r3, r2, r3
 80062e0:	613b      	str	r3, [r7, #16]

 //   gpioInitStruct.Pin =GPIO_PIN_6|GPIO_PIN_7;//PIN;    //
   gpioInitStruct.Mode = mode1; //GPIO_MODE_OUTPUT_PP
 80062e2:	893b      	ldrh	r3, [r7, #8]
 80062e4:	617b      	str	r3, [r7, #20]
   gpioInitStruct.Pull = mode1; //
 80062e6:	893b      	ldrh	r3, [r7, #8]
 80062e8:	61bb      	str	r3, [r7, #24]
   gpioInitStruct.Speed = GPIO_SPEED_FREQ_LOW;//
 80062ea:	2302      	movs	r3, #2
 80062ec:	61fb      	str	r3, [r7, #28]
   HAL_GPIO_Init(GPIOx, &gpioInitStruct);  //
 80062ee:	f107 0310 	add.w	r3, r7, #16
 80062f2:	4619      	mov	r1, r3
 80062f4:	68f8      	ldr	r0, [r7, #12]
 80062f6:	f7fc f805 	bl	8002304 <HAL_GPIO_Init>
}
 80062fa:	bf00      	nop
 80062fc:	3720      	adds	r7, #32
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
	...

08006304 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b0a8      	sub	sp, #160	; 0xa0
 8006308:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800630a:	f7fb f82b 	bl	8001364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800630e:	f000 f883 	bl	8006418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006312:	f000 f9cb 	bl	80066ac <MX_GPIO_Init>
  MX_I2C1_Init();
 8006316:	f000 f939 	bl	800658c <MX_I2C1_Init>
  MX_ADC1_Init();
 800631a:	f000 f8cf 	bl	80064bc <MX_ADC1_Init>
  MX_DAC_Init();
 800631e:	f000 f90b 	bl	8006538 <MX_DAC_Init>
  MX_SPI2_Init();
 8006322:	f000 f961 	bl	80065e8 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8006326:	f000 f997 	bl	8006658 <MX_USART2_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint8_t str0[]="Test_0";
 800632a:	4a34      	ldr	r2, [pc, #208]	; (80063fc <main+0xf8>)
 800632c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8006330:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006334:	6018      	str	r0, [r3, #0]
 8006336:	3304      	adds	r3, #4
 8006338:	8019      	strh	r1, [r3, #0]
 800633a:	3302      	adds	r3, #2
 800633c:	0c0a      	lsrs	r2, r1, #16
 800633e:	701a      	strb	r2, [r3, #0]
  uint8_t str1[]="Test\r\n";
 8006340:	4a2f      	ldr	r2, [pc, #188]	; (8006400 <main+0xfc>)
 8006342:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006346:	e892 0003 	ldmia.w	r2, {r0, r1}
 800634a:	6018      	str	r0, [r3, #0]
 800634c:	3304      	adds	r3, #4
 800634e:	8019      	strh	r1, [r3, #0]
 8006350:	3302      	adds	r3, #2
 8006352:	0c0a      	lsrs	r2, r1, #16
 8006354:	701a      	strb	r2, [r3, #0]
  char string[10]={0};
 8006356:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800635a:	2200      	movs	r2, #0
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	605a      	str	r2, [r3, #4]
 8006360:	811a      	strh	r2, [r3, #8]
  uint8_t addres=0;
 8006362:	2300      	movs	r3, #0
 8006364:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

    LCD1602 scr;
 	scr.hi2c = &hi2c1;
 8006368:	4b26      	ldr	r3, [pc, #152]	; (8006404 <main+0x100>)
 800636a:	67fb      	str	r3, [r7, #124]	; 0x7c
	scr.DevAddress = (0x27<< 1);   // 0x27  // //LED1
 800636c:	234e      	movs	r3, #78	; 0x4e
 800636e:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80

	TEST(&scr,str0,1);
 8006372:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8006376:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800637a:	2201      	movs	r2, #1
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff feaf 	bl	80060e0 <TEST>
    moveXY(&scr,0,1);
    lsd_print(&scr,"LSB:");
    writeLCD_2D_float(&scr,LSB);
*/
  ////////////////////////////////////
    	    ad7780_dev ad=
 8006382:	1d3b      	adds	r3, r7, #4
 8006384:	2278      	movs	r2, #120	; 0x78
 8006386:	2100      	movs	r1, #0
 8006388:	4618      	mov	r0, r3
 800638a:	f000 feba 	bl	8007102 <memset>
 800638e:	4b1e      	ldr	r3, [pc, #120]	; (8006408 <main+0x104>)
 8006390:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006392:	2303      	movs	r3, #3
 8006394:	663b      	str	r3, [r7, #96]	; 0x60
 8006396:	4b1c      	ldr	r3, [pc, #112]	; (8006408 <main+0x104>)
 8006398:	667b      	str	r3, [r7, #100]	; 0x64
 800639a:	2302      	movs	r3, #2
 800639c:	66bb      	str	r3, [r7, #104]	; 0x68
 800639e:	4b1a      	ldr	r3, [pc, #104]	; (8006408 <main+0x104>)
 80063a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80063a2:	4b19      	ldr	r3, [pc, #100]	; (8006408 <main+0x104>)
 80063a4:	677b      	str	r3, [r7, #116]	; 0x74
 80063a6:	2301      	movs	r3, #1
 80063a8:	67bb      	str	r3, [r7, #120]	; 0x78

//HAL_UART_Receive_DMA(&huart2,d,0);
//uint8_t t = HAL_UART_Transmit_DMA(&huart2,str1,(sizeof(str0))-1);


	 if((USART2->SR&USART_SR_RXNE)==0){}
 80063aa:	4b18      	ldr	r3, [pc, #96]	; (800640c <main+0x108>)
 80063ac:	681b      	ldr	r3, [r3, #0]
	d=USART2->DR;
 80063ae:	4b17      	ldr	r3, [pc, #92]	; (800640c <main+0x108>)
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	b2da      	uxtb	r2, r3
 80063b4:	4b16      	ldr	r3, [pc, #88]	; (8006410 <main+0x10c>)
 80063b6:	701a      	strb	r2, [r3, #0]

     if((USART2->SR & USART_SR_TXE)==0){}
 80063b8:	4b14      	ldr	r3, [pc, #80]	; (800640c <main+0x108>)
 80063ba:	681b      	ldr	r3, [r3, #0]
	USART2->DR=50;
 80063bc:	4b13      	ldr	r3, [pc, #76]	; (800640c <main+0x108>)
 80063be:	2232      	movs	r2, #50	; 0x32
 80063c0:	605a      	str	r2, [r3, #4]

/////////////////////////////////////////////////////////

    printf("Mode:=%u \n",d);
 80063c2:	4b13      	ldr	r3, [pc, #76]	; (8006410 <main+0x10c>)
 80063c4:	781b      	ldrb	r3, [r3, #0]
 80063c6:	4619      	mov	r1, r3
 80063c8:	4812      	ldr	r0, [pc, #72]	; (8006414 <main+0x110>)
 80063ca:	f000 feaf 	bl	800712c <printf>

   switch (d)
 80063ce:	4b10      	ldr	r3, [pc, #64]	; (8006410 <main+0x10c>)
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	2b32      	cmp	r3, #50	; 0x32
 80063d4:	d006      	beq.n	80063e4 <main+0xe0>
 80063d6:	2b33      	cmp	r3, #51	; 0x33
 80063d8:	d00c      	beq.n	80063f4 <main+0xf0>
 80063da:	2b31      	cmp	r3, #49	; 0x31
 80063dc:	d10d      	bne.n	80063fa <main+0xf6>
 {
   case 49:  ADC_ref();                          break;  // 1  TEST Vref
 80063de:	f7ff fb11 	bl	8005a04 <ADC_ref>
 80063e2:	e00a      	b.n	80063fa <main+0xf6>
   case 50:  ADC_test_paint_255_INL(255,34,scr); break;  //2 Test INL
 80063e4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80063e8:	cb0c      	ldmia	r3, {r2, r3}
 80063ea:	2122      	movs	r1, #34	; 0x22
 80063ec:	20ff      	movs	r0, #255	; 0xff
 80063ee:	f7ff fba1 	bl	8005b34 <ADC_test_paint_255_INL>
 80063f2:	e002      	b.n	80063fa <main+0xf6>
   case 51:  ADC1_Read();                        break;  //	 	break 0
 80063f4:	f7ff fcb6 	bl	8005d64 <ADC1_Read>
 80063f8:	bf00      	nop
	 if((USART2->SR&USART_SR_RXNE)==0){}
 80063fa:	e7d6      	b.n	80063aa <main+0xa6>
 80063fc:	0800ba6c 	.word	0x0800ba6c
 8006400:	0800ba74 	.word	0x0800ba74
 8006404:	20000fec 	.word	0x20000fec
 8006408:	40011400 	.word	0x40011400
 800640c:	40004400 	.word	0x40004400
 8006410:	2000005c 	.word	0x2000005c
 8006414:	0800ba60 	.word	0x0800ba60

08006418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b096      	sub	sp, #88	; 0x58
 800641c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800641e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006422:	2228      	movs	r2, #40	; 0x28
 8006424:	2100      	movs	r1, #0
 8006426:	4618      	mov	r0, r3
 8006428:	f000 fe6b 	bl	8007102 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800642c:	f107 031c 	add.w	r3, r7, #28
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	605a      	str	r2, [r3, #4]
 8006436:	609a      	str	r2, [r3, #8]
 8006438:	60da      	str	r2, [r3, #12]
 800643a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800643c:	1d3b      	adds	r3, r7, #4
 800643e:	2200      	movs	r2, #0
 8006440:	601a      	str	r2, [r3, #0]
 8006442:	605a      	str	r2, [r3, #4]
 8006444:	609a      	str	r2, [r3, #8]
 8006446:	60da      	str	r2, [r3, #12]
 8006448:	611a      	str	r2, [r3, #16]
 800644a:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800644c:	2302      	movs	r3, #2
 800644e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006450:	2301      	movs	r3, #1
 8006452:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006454:	2310      	movs	r3, #16
 8006456:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8006458:	2300      	movs	r3, #0
 800645a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800645c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006460:	4618      	mov	r0, r3
 8006462:	f7fe f985 	bl	8004770 <HAL_RCC_OscConfig>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d001      	beq.n	8006470 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800646c:	f000 f940 	bl	80066f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006470:	230f      	movs	r3, #15
 8006472:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006474:	2300      	movs	r3, #0
 8006476:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006478:	2300      	movs	r3, #0
 800647a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800647c:	2300      	movs	r3, #0
 800647e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006480:	2300      	movs	r3, #0
 8006482:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006484:	f107 031c 	add.w	r3, r7, #28
 8006488:	2100      	movs	r1, #0
 800648a:	4618      	mov	r0, r3
 800648c:	f7fe fbf0 	bl	8004c70 <HAL_RCC_ClockConfig>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8006496:	f000 f92b 	bl	80066f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800649a:	2302      	movs	r3, #2
 800649c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800649e:	2300      	movs	r3, #0
 80064a0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80064a2:	1d3b      	adds	r3, r7, #4
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fe fd7f 	bl	8004fa8 <HAL_RCCEx_PeriphCLKConfig>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80064b0:	f000 f91e 	bl	80066f0 <Error_Handler>
  }
}
 80064b4:	bf00      	nop
 80064b6:	3758      	adds	r7, #88	; 0x58
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}

080064bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b084      	sub	sp, #16
 80064c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80064c2:	1d3b      	adds	r3, r7, #4
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	605a      	str	r2, [r3, #4]
 80064ca:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80064cc:	4b18      	ldr	r3, [pc, #96]	; (8006530 <MX_ADC1_Init+0x74>)
 80064ce:	4a19      	ldr	r2, [pc, #100]	; (8006534 <MX_ADC1_Init+0x78>)
 80064d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80064d2:	4b17      	ldr	r3, [pc, #92]	; (8006530 <MX_ADC1_Init+0x74>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80064d8:	4b15      	ldr	r3, [pc, #84]	; (8006530 <MX_ADC1_Init+0x74>)
 80064da:	2200      	movs	r2, #0
 80064dc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80064de:	4b14      	ldr	r3, [pc, #80]	; (8006530 <MX_ADC1_Init+0x74>)
 80064e0:	2200      	movs	r2, #0
 80064e2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80064e4:	4b12      	ldr	r3, [pc, #72]	; (8006530 <MX_ADC1_Init+0x74>)
 80064e6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80064ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80064ec:	4b10      	ldr	r3, [pc, #64]	; (8006530 <MX_ADC1_Init+0x74>)
 80064ee:	2200      	movs	r2, #0
 80064f0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80064f2:	4b0f      	ldr	r3, [pc, #60]	; (8006530 <MX_ADC1_Init+0x74>)
 80064f4:	2201      	movs	r2, #1
 80064f6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80064f8:	480d      	ldr	r0, [pc, #52]	; (8006530 <MX_ADC1_Init+0x74>)
 80064fa:	f7fa ffb7 	bl	800146c <HAL_ADC_Init>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8006504:	f000 f8f4 	bl	80066f0 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8006508:	2300      	movs	r3, #0
 800650a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800650c:	2301      	movs	r3, #1
 800650e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8006510:	2300      	movs	r3, #0
 8006512:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006514:	1d3b      	adds	r3, r7, #4
 8006516:	4619      	mov	r1, r3
 8006518:	4805      	ldr	r0, [pc, #20]	; (8006530 <MX_ADC1_Init+0x74>)
 800651a:	f7fb fa45 	bl	80019a8 <HAL_ADC_ConfigChannel>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d001      	beq.n	8006528 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8006524:	f000 f8e4 	bl	80066f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	20000f48 	.word	0x20000f48
 8006534:	40012400 	.word	0x40012400

08006538 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b082      	sub	sp, #8
 800653c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800653e:	463b      	mov	r3, r7
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8006546:	4b0f      	ldr	r3, [pc, #60]	; (8006584 <MX_DAC_Init+0x4c>)
 8006548:	4a0f      	ldr	r2, [pc, #60]	; (8006588 <MX_DAC_Init+0x50>)
 800654a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800654c:	480d      	ldr	r0, [pc, #52]	; (8006584 <MX_DAC_Init+0x4c>)
 800654e:	f7fb fcba 	bl	8001ec6 <HAL_DAC_Init>
 8006552:	4603      	mov	r3, r0
 8006554:	2b00      	cmp	r3, #0
 8006556:	d001      	beq.n	800655c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8006558:	f000 f8ca 	bl	80066f0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800655c:	2300      	movs	r3, #0
 800655e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8006560:	2300      	movs	r3, #0
 8006562:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006564:	463b      	mov	r3, r7
 8006566:	2200      	movs	r2, #0
 8006568:	4619      	mov	r1, r3
 800656a:	4806      	ldr	r0, [pc, #24]	; (8006584 <MX_DAC_Init+0x4c>)
 800656c:	f7fb fd43 	bl	8001ff6 <HAL_DAC_ConfigChannel>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8006576:	f000 f8bb 	bl	80066f0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800657a:	bf00      	nop
 800657c:	3708      	adds	r7, #8
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	20000f80 	.word	0x20000f80
 8006588:	40007400 	.word	0x40007400

0800658c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006590:	4b12      	ldr	r3, [pc, #72]	; (80065dc <MX_I2C1_Init+0x50>)
 8006592:	4a13      	ldr	r2, [pc, #76]	; (80065e0 <MX_I2C1_Init+0x54>)
 8006594:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006596:	4b11      	ldr	r3, [pc, #68]	; (80065dc <MX_I2C1_Init+0x50>)
 8006598:	4a12      	ldr	r2, [pc, #72]	; (80065e4 <MX_I2C1_Init+0x58>)
 800659a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800659c:	4b0f      	ldr	r3, [pc, #60]	; (80065dc <MX_I2C1_Init+0x50>)
 800659e:	2200      	movs	r2, #0
 80065a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80065a2:	4b0e      	ldr	r3, [pc, #56]	; (80065dc <MX_I2C1_Init+0x50>)
 80065a4:	2200      	movs	r2, #0
 80065a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80065a8:	4b0c      	ldr	r3, [pc, #48]	; (80065dc <MX_I2C1_Init+0x50>)
 80065aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80065ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80065b0:	4b0a      	ldr	r3, [pc, #40]	; (80065dc <MX_I2C1_Init+0x50>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80065b6:	4b09      	ldr	r3, [pc, #36]	; (80065dc <MX_I2C1_Init+0x50>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80065bc:	4b07      	ldr	r3, [pc, #28]	; (80065dc <MX_I2C1_Init+0x50>)
 80065be:	2200      	movs	r2, #0
 80065c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80065c2:	4b06      	ldr	r3, [pc, #24]	; (80065dc <MX_I2C1_Init+0x50>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80065c8:	4804      	ldr	r0, [pc, #16]	; (80065dc <MX_I2C1_Init+0x50>)
 80065ca:	f7fc f805 	bl	80025d8 <HAL_I2C_Init>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d001      	beq.n	80065d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80065d4:	f000 f88c 	bl	80066f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80065d8:	bf00      	nop
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	20000fec 	.word	0x20000fec
 80065e0:	40005400 	.word	0x40005400
 80065e4:	000186a0 	.word	0x000186a0

080065e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80065ec:	4b18      	ldr	r3, [pc, #96]	; (8006650 <MX_SPI2_Init+0x68>)
 80065ee:	4a19      	ldr	r2, [pc, #100]	; (8006654 <MX_SPI2_Init+0x6c>)
 80065f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80065f2:	4b17      	ldr	r3, [pc, #92]	; (8006650 <MX_SPI2_Init+0x68>)
 80065f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80065f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80065fa:	4b15      	ldr	r3, [pc, #84]	; (8006650 <MX_SPI2_Init+0x68>)
 80065fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006600:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006602:	4b13      	ldr	r3, [pc, #76]	; (8006650 <MX_SPI2_Init+0x68>)
 8006604:	2200      	movs	r2, #0
 8006606:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006608:	4b11      	ldr	r3, [pc, #68]	; (8006650 <MX_SPI2_Init+0x68>)
 800660a:	2200      	movs	r2, #0
 800660c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800660e:	4b10      	ldr	r3, [pc, #64]	; (8006650 <MX_SPI2_Init+0x68>)
 8006610:	2200      	movs	r2, #0
 8006612:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006614:	4b0e      	ldr	r3, [pc, #56]	; (8006650 <MX_SPI2_Init+0x68>)
 8006616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800661a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800661c:	4b0c      	ldr	r3, [pc, #48]	; (8006650 <MX_SPI2_Init+0x68>)
 800661e:	2200      	movs	r2, #0
 8006620:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006622:	4b0b      	ldr	r3, [pc, #44]	; (8006650 <MX_SPI2_Init+0x68>)
 8006624:	2200      	movs	r2, #0
 8006626:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006628:	4b09      	ldr	r3, [pc, #36]	; (8006650 <MX_SPI2_Init+0x68>)
 800662a:	2200      	movs	r2, #0
 800662c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800662e:	4b08      	ldr	r3, [pc, #32]	; (8006650 <MX_SPI2_Init+0x68>)
 8006630:	2200      	movs	r2, #0
 8006632:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8006634:	4b06      	ldr	r3, [pc, #24]	; (8006650 <MX_SPI2_Init+0x68>)
 8006636:	220a      	movs	r2, #10
 8006638:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800663a:	4805      	ldr	r0, [pc, #20]	; (8006650 <MX_SPI2_Init+0x68>)
 800663c:	f7fe fe52 	bl	80052e4 <HAL_SPI_Init>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8006646:	f000 f853 	bl	80066f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800664a:	bf00      	nop
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	20000f94 	.word	0x20000f94
 8006654:	40003800 	.word	0x40003800

08006658 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800665c:	4b11      	ldr	r3, [pc, #68]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 800665e:	4a12      	ldr	r2, [pc, #72]	; (80066a8 <MX_USART2_UART_Init+0x50>)
 8006660:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006662:	4b10      	ldr	r3, [pc, #64]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 8006664:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006668:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800666a:	4b0e      	ldr	r3, [pc, #56]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 800666c:	2200      	movs	r2, #0
 800666e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006670:	4b0c      	ldr	r3, [pc, #48]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 8006672:	2200      	movs	r2, #0
 8006674:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006676:	4b0b      	ldr	r3, [pc, #44]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 8006678:	2200      	movs	r2, #0
 800667a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800667c:	4b09      	ldr	r3, [pc, #36]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 800667e:	220c      	movs	r2, #12
 8006680:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006682:	4b08      	ldr	r3, [pc, #32]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 8006684:	2200      	movs	r2, #0
 8006686:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006688:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 800668a:	2200      	movs	r2, #0
 800668c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800668e:	4805      	ldr	r0, [pc, #20]	; (80066a4 <MX_USART2_UART_Init+0x4c>)
 8006690:	f7fe feab 	bl	80053ea <HAL_UART_Init>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d001      	beq.n	800669e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800669a:	f000 f829 	bl	80066f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800669e:	bf00      	nop
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	20001040 	.word	0x20001040
 80066a8:	40004400 	.word	0x40004400

080066ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80066b2:	4a0e      	ldr	r2, [pc, #56]	; (80066ec <MX_GPIO_Init+0x40>)
 80066b4:	4b0d      	ldr	r3, [pc, #52]	; (80066ec <MX_GPIO_Init+0x40>)
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	f043 0304 	orr.w	r3, r3, #4
 80066bc:	6193      	str	r3, [r2, #24]
 80066be:	4b0b      	ldr	r3, [pc, #44]	; (80066ec <MX_GPIO_Init+0x40>)
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	f003 0304 	and.w	r3, r3, #4
 80066c6:	607b      	str	r3, [r7, #4]
 80066c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80066ca:	4a08      	ldr	r2, [pc, #32]	; (80066ec <MX_GPIO_Init+0x40>)
 80066cc:	4b07      	ldr	r3, [pc, #28]	; (80066ec <MX_GPIO_Init+0x40>)
 80066ce:	699b      	ldr	r3, [r3, #24]
 80066d0:	f043 0308 	orr.w	r3, r3, #8
 80066d4:	6193      	str	r3, [r2, #24]
 80066d6:	4b05      	ldr	r3, [pc, #20]	; (80066ec <MX_GPIO_Init+0x40>)
 80066d8:	699b      	ldr	r3, [r3, #24]
 80066da:	f003 0308 	and.w	r3, r3, #8
 80066de:	603b      	str	r3, [r7, #0]
 80066e0:	683b      	ldr	r3, [r7, #0]

}
 80066e2:	bf00      	nop
 80066e4:	370c      	adds	r7, #12
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bc80      	pop	{r7}
 80066ea:	4770      	bx	lr
 80066ec:	40021000 	.word	0x40021000

080066f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80066f0:	b480      	push	{r7}
 80066f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80066f4:	bf00      	nop
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bc80      	pop	{r7}
 80066fa:	4770      	bx	lr

080066fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006702:	4a15      	ldr	r2, [pc, #84]	; (8006758 <HAL_MspInit+0x5c>)
 8006704:	4b14      	ldr	r3, [pc, #80]	; (8006758 <HAL_MspInit+0x5c>)
 8006706:	699b      	ldr	r3, [r3, #24]
 8006708:	f043 0301 	orr.w	r3, r3, #1
 800670c:	6193      	str	r3, [r2, #24]
 800670e:	4b12      	ldr	r3, [pc, #72]	; (8006758 <HAL_MspInit+0x5c>)
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	60bb      	str	r3, [r7, #8]
 8006718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800671a:	4a0f      	ldr	r2, [pc, #60]	; (8006758 <HAL_MspInit+0x5c>)
 800671c:	4b0e      	ldr	r3, [pc, #56]	; (8006758 <HAL_MspInit+0x5c>)
 800671e:	69db      	ldr	r3, [r3, #28]
 8006720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006724:	61d3      	str	r3, [r2, #28]
 8006726:	4b0c      	ldr	r3, [pc, #48]	; (8006758 <HAL_MspInit+0x5c>)
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800672e:	607b      	str	r3, [r7, #4]
 8006730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006732:	4b0a      	ldr	r3, [pc, #40]	; (800675c <HAL_MspInit+0x60>)
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	60fb      	str	r3, [r7, #12]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800673e:	60fb      	str	r3, [r7, #12]
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006746:	60fb      	str	r3, [r7, #12]
 8006748:	4a04      	ldr	r2, [pc, #16]	; (800675c <HAL_MspInit+0x60>)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800674e:	bf00      	nop
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	bc80      	pop	{r7}
 8006756:	4770      	bx	lr
 8006758:	40021000 	.word	0x40021000
 800675c:	40010000 	.word	0x40010000

08006760 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b088      	sub	sp, #32
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006768:	f107 0310 	add.w	r3, r7, #16
 800676c:	2200      	movs	r2, #0
 800676e:	601a      	str	r2, [r3, #0]
 8006770:	605a      	str	r2, [r3, #4]
 8006772:	609a      	str	r2, [r3, #8]
 8006774:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a14      	ldr	r2, [pc, #80]	; (80067cc <HAL_ADC_MspInit+0x6c>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d121      	bne.n	80067c4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006780:	4a13      	ldr	r2, [pc, #76]	; (80067d0 <HAL_ADC_MspInit+0x70>)
 8006782:	4b13      	ldr	r3, [pc, #76]	; (80067d0 <HAL_ADC_MspInit+0x70>)
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800678a:	6193      	str	r3, [r2, #24]
 800678c:	4b10      	ldr	r3, [pc, #64]	; (80067d0 <HAL_ADC_MspInit+0x70>)
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006794:	60fb      	str	r3, [r7, #12]
 8006796:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006798:	4a0d      	ldr	r2, [pc, #52]	; (80067d0 <HAL_ADC_MspInit+0x70>)
 800679a:	4b0d      	ldr	r3, [pc, #52]	; (80067d0 <HAL_ADC_MspInit+0x70>)
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	f043 0304 	orr.w	r3, r3, #4
 80067a2:	6193      	str	r3, [r2, #24]
 80067a4:	4b0a      	ldr	r3, [pc, #40]	; (80067d0 <HAL_ADC_MspInit+0x70>)
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	f003 0304 	and.w	r3, r3, #4
 80067ac:	60bb      	str	r3, [r7, #8]
 80067ae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80067b0:	2301      	movs	r3, #1
 80067b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80067b4:	2303      	movs	r3, #3
 80067b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067b8:	f107 0310 	add.w	r3, r7, #16
 80067bc:	4619      	mov	r1, r3
 80067be:	4805      	ldr	r0, [pc, #20]	; (80067d4 <HAL_ADC_MspInit+0x74>)
 80067c0:	f7fb fda0 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80067c4:	bf00      	nop
 80067c6:	3720      	adds	r7, #32
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	40012400 	.word	0x40012400
 80067d0:	40021000 	.word	0x40021000
 80067d4:	40010800 	.word	0x40010800

080067d8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b088      	sub	sp, #32
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067e0:	f107 0310 	add.w	r3, r7, #16
 80067e4:	2200      	movs	r2, #0
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	605a      	str	r2, [r3, #4]
 80067ea:	609a      	str	r2, [r3, #8]
 80067ec:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a14      	ldr	r2, [pc, #80]	; (8006844 <HAL_DAC_MspInit+0x6c>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d121      	bne.n	800683c <HAL_DAC_MspInit+0x64>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80067f8:	4a13      	ldr	r2, [pc, #76]	; (8006848 <HAL_DAC_MspInit+0x70>)
 80067fa:	4b13      	ldr	r3, [pc, #76]	; (8006848 <HAL_DAC_MspInit+0x70>)
 80067fc:	69db      	ldr	r3, [r3, #28]
 80067fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006802:	61d3      	str	r3, [r2, #28]
 8006804:	4b10      	ldr	r3, [pc, #64]	; (8006848 <HAL_DAC_MspInit+0x70>)
 8006806:	69db      	ldr	r3, [r3, #28]
 8006808:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006810:	4a0d      	ldr	r2, [pc, #52]	; (8006848 <HAL_DAC_MspInit+0x70>)
 8006812:	4b0d      	ldr	r3, [pc, #52]	; (8006848 <HAL_DAC_MspInit+0x70>)
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	f043 0304 	orr.w	r3, r3, #4
 800681a:	6193      	str	r3, [r2, #24]
 800681c:	4b0a      	ldr	r3, [pc, #40]	; (8006848 <HAL_DAC_MspInit+0x70>)
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	f003 0304 	and.w	r3, r3, #4
 8006824:	60bb      	str	r3, [r7, #8]
 8006826:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006828:	2310      	movs	r3, #16
 800682a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800682c:	2303      	movs	r3, #3
 800682e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006830:	f107 0310 	add.w	r3, r7, #16
 8006834:	4619      	mov	r1, r3
 8006836:	4805      	ldr	r0, [pc, #20]	; (800684c <HAL_DAC_MspInit+0x74>)
 8006838:	f7fb fd64 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800683c:	bf00      	nop
 800683e:	3720      	adds	r7, #32
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	40007400 	.word	0x40007400
 8006848:	40021000 	.word	0x40021000
 800684c:	40010800 	.word	0x40010800

08006850 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b088      	sub	sp, #32
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006858:	f107 0310 	add.w	r3, r7, #16
 800685c:	2200      	movs	r2, #0
 800685e:	601a      	str	r2, [r3, #0]
 8006860:	605a      	str	r2, [r3, #4]
 8006862:	609a      	str	r2, [r3, #8]
 8006864:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a1d      	ldr	r2, [pc, #116]	; (80068e0 <HAL_I2C_MspInit+0x90>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d133      	bne.n	80068d8 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006870:	4a1c      	ldr	r2, [pc, #112]	; (80068e4 <HAL_I2C_MspInit+0x94>)
 8006872:	4b1c      	ldr	r3, [pc, #112]	; (80068e4 <HAL_I2C_MspInit+0x94>)
 8006874:	699b      	ldr	r3, [r3, #24]
 8006876:	f043 0308 	orr.w	r3, r3, #8
 800687a:	6193      	str	r3, [r2, #24]
 800687c:	4b19      	ldr	r3, [pc, #100]	; (80068e4 <HAL_I2C_MspInit+0x94>)
 800687e:	699b      	ldr	r3, [r3, #24]
 8006880:	f003 0308 	and.w	r3, r3, #8
 8006884:	60fb      	str	r3, [r7, #12]
 8006886:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006888:	23c0      	movs	r3, #192	; 0xc0
 800688a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800688c:	2312      	movs	r3, #18
 800688e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006890:	2303      	movs	r3, #3
 8006892:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006894:	f107 0310 	add.w	r3, r7, #16
 8006898:	4619      	mov	r1, r3
 800689a:	4813      	ldr	r0, [pc, #76]	; (80068e8 <HAL_I2C_MspInit+0x98>)
 800689c:	f7fb fd32 	bl	8002304 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80068a0:	4a10      	ldr	r2, [pc, #64]	; (80068e4 <HAL_I2C_MspInit+0x94>)
 80068a2:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <HAL_I2C_MspInit+0x94>)
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80068aa:	61d3      	str	r3, [r2, #28]
 80068ac:	4b0d      	ldr	r3, [pc, #52]	; (80068e4 <HAL_I2C_MspInit+0x94>)
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80068b4:	60bb      	str	r3, [r7, #8]
 80068b6:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80068b8:	2200      	movs	r2, #0
 80068ba:	2100      	movs	r1, #0
 80068bc:	201f      	movs	r0, #31
 80068be:	f7fb facc 	bl	8001e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80068c2:	201f      	movs	r0, #31
 80068c4:	f7fb fae5 	bl	8001e92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80068c8:	2200      	movs	r2, #0
 80068ca:	2100      	movs	r1, #0
 80068cc:	2020      	movs	r0, #32
 80068ce:	f7fb fac4 	bl	8001e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80068d2:	2020      	movs	r0, #32
 80068d4:	f7fb fadd 	bl	8001e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80068d8:	bf00      	nop
 80068da:	3720      	adds	r7, #32
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	40005400 	.word	0x40005400
 80068e4:	40021000 	.word	0x40021000
 80068e8:	40010c00 	.word	0x40010c00

080068ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068f4:	f107 0310 	add.w	r3, r7, #16
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]
 80068fc:	605a      	str	r2, [r3, #4]
 80068fe:	609a      	str	r2, [r3, #8]
 8006900:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a16      	ldr	r2, [pc, #88]	; (8006960 <HAL_SPI_MspInit+0x74>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d124      	bne.n	8006956 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800690c:	4a15      	ldr	r2, [pc, #84]	; (8006964 <HAL_SPI_MspInit+0x78>)
 800690e:	4b15      	ldr	r3, [pc, #84]	; (8006964 <HAL_SPI_MspInit+0x78>)
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006916:	61d3      	str	r3, [r2, #28]
 8006918:	4b12      	ldr	r3, [pc, #72]	; (8006964 <HAL_SPI_MspInit+0x78>)
 800691a:	69db      	ldr	r3, [r3, #28]
 800691c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006920:	60fb      	str	r3, [r7, #12]
 8006922:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006924:	4a0f      	ldr	r2, [pc, #60]	; (8006964 <HAL_SPI_MspInit+0x78>)
 8006926:	4b0f      	ldr	r3, [pc, #60]	; (8006964 <HAL_SPI_MspInit+0x78>)
 8006928:	699b      	ldr	r3, [r3, #24]
 800692a:	f043 0308 	orr.w	r3, r3, #8
 800692e:	6193      	str	r3, [r2, #24]
 8006930:	4b0c      	ldr	r3, [pc, #48]	; (8006964 <HAL_SPI_MspInit+0x78>)
 8006932:	699b      	ldr	r3, [r3, #24]
 8006934:	f003 0308 	and.w	r3, r3, #8
 8006938:	60bb      	str	r3, [r7, #8]
 800693a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800693c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8006940:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006942:	2302      	movs	r3, #2
 8006944:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006946:	2303      	movs	r3, #3
 8006948:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800694a:	f107 0310 	add.w	r3, r7, #16
 800694e:	4619      	mov	r1, r3
 8006950:	4805      	ldr	r0, [pc, #20]	; (8006968 <HAL_SPI_MspInit+0x7c>)
 8006952:	f7fb fcd7 	bl	8002304 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006956:	bf00      	nop
 8006958:	3720      	adds	r7, #32
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	40003800 	.word	0x40003800
 8006964:	40021000 	.word	0x40021000
 8006968:	40010c00 	.word	0x40010c00

0800696c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b088      	sub	sp, #32
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006974:	f107 0310 	add.w	r3, r7, #16
 8006978:	2200      	movs	r2, #0
 800697a:	601a      	str	r2, [r3, #0]
 800697c:	605a      	str	r2, [r3, #4]
 800697e:	609a      	str	r2, [r3, #8]
 8006980:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a1f      	ldr	r2, [pc, #124]	; (8006a04 <HAL_UART_MspInit+0x98>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d137      	bne.n	80069fc <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800698c:	4a1e      	ldr	r2, [pc, #120]	; (8006a08 <HAL_UART_MspInit+0x9c>)
 800698e:	4b1e      	ldr	r3, [pc, #120]	; (8006a08 <HAL_UART_MspInit+0x9c>)
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006996:	61d3      	str	r3, [r2, #28]
 8006998:	4b1b      	ldr	r3, [pc, #108]	; (8006a08 <HAL_UART_MspInit+0x9c>)
 800699a:	69db      	ldr	r3, [r3, #28]
 800699c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069a4:	4a18      	ldr	r2, [pc, #96]	; (8006a08 <HAL_UART_MspInit+0x9c>)
 80069a6:	4b18      	ldr	r3, [pc, #96]	; (8006a08 <HAL_UART_MspInit+0x9c>)
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	f043 0304 	orr.w	r3, r3, #4
 80069ae:	6193      	str	r3, [r2, #24]
 80069b0:	4b15      	ldr	r3, [pc, #84]	; (8006a08 <HAL_UART_MspInit+0x9c>)
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	f003 0304 	and.w	r3, r3, #4
 80069b8:	60bb      	str	r3, [r7, #8]
 80069ba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80069bc:	2304      	movs	r3, #4
 80069be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069c0:	2302      	movs	r3, #2
 80069c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80069c4:	2303      	movs	r3, #3
 80069c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069c8:	f107 0310 	add.w	r3, r7, #16
 80069cc:	4619      	mov	r1, r3
 80069ce:	480f      	ldr	r0, [pc, #60]	; (8006a0c <HAL_UART_MspInit+0xa0>)
 80069d0:	f7fb fc98 	bl	8002304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80069d4:	2308      	movs	r3, #8
 80069d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069d8:	2300      	movs	r3, #0
 80069da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069dc:	2300      	movs	r3, #0
 80069de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069e0:	f107 0310 	add.w	r3, r7, #16
 80069e4:	4619      	mov	r1, r3
 80069e6:	4809      	ldr	r0, [pc, #36]	; (8006a0c <HAL_UART_MspInit+0xa0>)
 80069e8:	f7fb fc8c 	bl	8002304 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80069ec:	2200      	movs	r2, #0
 80069ee:	2100      	movs	r1, #0
 80069f0:	2026      	movs	r0, #38	; 0x26
 80069f2:	f7fb fa32 	bl	8001e5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80069f6:	2026      	movs	r0, #38	; 0x26
 80069f8:	f7fb fa4b 	bl	8001e92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80069fc:	bf00      	nop
 80069fe:	3720      	adds	r7, #32
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}
 8006a04:	40004400 	.word	0x40004400
 8006a08:	40021000 	.word	0x40021000
 8006a0c:	40010800 	.word	0x40010800

08006a10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a10:	b480      	push	{r7}
 8006a12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006a14:	bf00      	nop
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bc80      	pop	{r7}
 8006a1a:	4770      	bx	lr

08006a1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a20:	e7fe      	b.n	8006a20 <HardFault_Handler+0x4>

08006a22 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a22:	b480      	push	{r7}
 8006a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006a26:	e7fe      	b.n	8006a26 <MemManage_Handler+0x4>

08006a28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006a2c:	e7fe      	b.n	8006a2c <BusFault_Handler+0x4>

08006a2e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006a32:	e7fe      	b.n	8006a32 <UsageFault_Handler+0x4>

08006a34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006a34:	b480      	push	{r7}
 8006a36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006a38:	bf00      	nop
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bc80      	pop	{r7}
 8006a3e:	4770      	bx	lr

08006a40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006a44:	bf00      	nop
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bc80      	pop	{r7}
 8006a4a:	4770      	bx	lr

08006a4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006a50:	bf00      	nop
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr

08006a58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006a5c:	f7fa fcc8 	bl	80013f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006a60:	bf00      	nop
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006a68:	4802      	ldr	r0, [pc, #8]	; (8006a74 <I2C1_EV_IRQHandler+0x10>)
 8006a6a:	f7fb ffeb 	bl	8002a44 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8006a6e:	bf00      	nop
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20000fec 	.word	0x20000fec

08006a78 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8006a7c:	4802      	ldr	r0, [pc, #8]	; (8006a88 <I2C1_ER_IRQHandler+0x10>)
 8006a7e:	f7fc f930 	bl	8002ce2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8006a82:	bf00      	nop
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	20000fec 	.word	0x20000fec

08006a8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006a90:	4802      	ldr	r0, [pc, #8]	; (8006a9c <USART2_IRQHandler+0x10>)
 8006a92:	f7fe fcf7 	bl	8005484 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8006a96:	bf00      	nop
 8006a98:	bd80      	pop	{r7, pc}
 8006a9a:	bf00      	nop
 8006a9c:	20001040 	.word	0x20001040

08006aa0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006aa8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006aac:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8006ab0:	f003 0301 	and.w	r3, r3, #1
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d013      	beq.n	8006ae0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006ab8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006abc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8006ac0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00b      	beq.n	8006ae0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8006ac8:	e000      	b.n	8006acc <ITM_SendChar+0x2c>
    {
      __NOP();
 8006aca:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8006acc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0f9      	beq.n	8006aca <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8006ad6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	b2d2      	uxtb	r2, r2
 8006ade:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8006ae0:	687b      	ldr	r3, [r7, #4]
}
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bc80      	pop	{r7}
 8006aea:	4770      	bx	lr

08006aec <_read>:
	status=status;      //+
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006aec:	b590      	push	{r4, r7, lr}
 8006aee:	b087      	sub	sp, #28
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006af8:	2300      	movs	r3, #0
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	e00a      	b.n	8006b14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006afe:	68bc      	ldr	r4, [r7, #8]
 8006b00:	1c63      	adds	r3, r4, #1
 8006b02:	60bb      	str	r3, [r7, #8]
 8006b04:	f3af 8000 	nop.w
 8006b08:	4603      	mov	r3, r0
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	3301      	adds	r3, #1
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	dbf0      	blt.n	8006afe <_read+0x12>
	}

return len;
 8006b1c:	687b      	ldr	r3, [r7, #4]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	371c      	adds	r7, #28
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd90      	pop	{r4, r7, pc}

08006b26 <_write>:

int _write(int file,char *ptr,int len)
{
 8006b26:	b580      	push	{r7, lr}
 8006b28:	b086      	sub	sp, #24
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	60f8      	str	r0, [r7, #12]
 8006b2e:	60b9      	str	r1, [r7, #8]
 8006b30:	607a      	str	r2, [r7, #4]
     /* Implement your write here,this is use by puts and printf for example */
      int i;
      for(i=0;i<len;i++)
 8006b32:	2300      	movs	r3, #0
 8006b34:	617b      	str	r3, [r7, #20]
 8006b36:	e009      	b.n	8006b4c <_write+0x26>
          ITM_SendChar(*ptr++);
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	60ba      	str	r2, [r7, #8]
 8006b3e:	781b      	ldrb	r3, [r3, #0]
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7ff ffad 	bl	8006aa0 <ITM_SendChar>
      for(i=0;i<len;i++)
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	3301      	adds	r3, #1
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	697a      	ldr	r2, [r7, #20]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	dbf1      	blt.n	8006b38 <_write+0x12>
      return len;
 8006b54:	687b      	ldr	r3, [r7, #4]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3718      	adds	r7, #24
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <_sbrk>:
//	}
//	return len;
//}

caddr_t _sbrk(int incr)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006b68:	4b11      	ldr	r3, [pc, #68]	; (8006bb0 <_sbrk+0x50>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d102      	bne.n	8006b76 <_sbrk+0x16>
		heap_end = &end;
 8006b70:	4b0f      	ldr	r3, [pc, #60]	; (8006bb0 <_sbrk+0x50>)
 8006b72:	4a10      	ldr	r2, [pc, #64]	; (8006bb4 <_sbrk+0x54>)
 8006b74:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006b76:	4b0e      	ldr	r3, [pc, #56]	; (8006bb0 <_sbrk+0x50>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006b7c:	4b0c      	ldr	r3, [pc, #48]	; (8006bb0 <_sbrk+0x50>)
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4413      	add	r3, r2
 8006b84:	466a      	mov	r2, sp
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d907      	bls.n	8006b9a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006b8a:	f000 f871 	bl	8006c70 <__errno>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	230c      	movs	r3, #12
 8006b92:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006b94:	f04f 33ff 	mov.w	r3, #4294967295
 8006b98:	e006      	b.n	8006ba8 <_sbrk+0x48>
	}

	heap_end += incr;
 8006b9a:	4b05      	ldr	r3, [pc, #20]	; (8006bb0 <_sbrk+0x50>)
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	4a03      	ldr	r2, [pc, #12]	; (8006bb0 <_sbrk+0x50>)
 8006ba4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3710      	adds	r7, #16
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	20000f0c 	.word	0x20000f0c
 8006bb4:	20001090 	.word	0x20001090

08006bb8 <_close>:

int _close(int file)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
	return -1;
 8006bc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bc80      	pop	{r7}
 8006bcc:	4770      	bx	lr

08006bce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006bce:	b480      	push	{r7}
 8006bd0:	b083      	sub	sp, #12
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
 8006bd6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006bde:	605a      	str	r2, [r3, #4]
	return 0;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	370c      	adds	r7, #12
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr

08006bec <_isatty>:

int _isatty(int file)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
	return 1;
 8006bf4:	2301      	movs	r3, #1
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	370c      	adds	r7, #12
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bc80      	pop	{r7}
 8006bfe:	4770      	bx	lr

08006c00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
	return 0;
 8006c0c:	2300      	movs	r3, #0
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	3714      	adds	r7, #20
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bc80      	pop	{r7}
 8006c16:	4770      	bx	lr

08006c18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006c1c:	bf00      	nop
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bc80      	pop	{r7}
 8006c22:	4770      	bx	lr

08006c24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006c24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006c26:	e003      	b.n	8006c30 <LoopCopyDataInit>

08006c28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006c28:	4b0b      	ldr	r3, [pc, #44]	; (8006c58 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006c2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006c2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006c2e:	3104      	adds	r1, #4

08006c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006c30:	480a      	ldr	r0, [pc, #40]	; (8006c5c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006c32:	4b0b      	ldr	r3, [pc, #44]	; (8006c60 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006c34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006c36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006c38:	d3f6      	bcc.n	8006c28 <CopyDataInit>
  ldr r2, =_sbss
 8006c3a:	4a0a      	ldr	r2, [pc, #40]	; (8006c64 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006c3c:	e002      	b.n	8006c44 <LoopFillZerobss>

08006c3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006c3e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006c40:	f842 3b04 	str.w	r3, [r2], #4

08006c44 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006c44:	4b08      	ldr	r3, [pc, #32]	; (8006c68 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8006c46:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006c48:	d3f9      	bcc.n	8006c3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006c4a:	f7ff ffe5 	bl	8006c18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006c4e:	f000 f815 	bl	8006c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006c52:	f7ff fb57 	bl	8006304 <main>
  bx lr
 8006c56:	4770      	bx	lr
  ldr r3, =_sidata
 8006c58:	0800bd98 	.word	0x0800bd98
  ldr r0, =_sdata
 8006c5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006c60:	200006d4 	.word	0x200006d4
  ldr r2, =_sbss
 8006c64:	200006d4 	.word	0x200006d4
  ldr r3, = _ebss
 8006c68:	20001090 	.word	0x20001090

08006c6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006c6c:	e7fe      	b.n	8006c6c <ADC1_2_IRQHandler>
	...

08006c70 <__errno>:
 8006c70:	4b01      	ldr	r3, [pc, #4]	; (8006c78 <__errno+0x8>)
 8006c72:	6818      	ldr	r0, [r3, #0]
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	20000064 	.word	0x20000064

08006c7c <__libc_init_array>:
 8006c7c:	b570      	push	{r4, r5, r6, lr}
 8006c7e:	2500      	movs	r5, #0
 8006c80:	4e0c      	ldr	r6, [pc, #48]	; (8006cb4 <__libc_init_array+0x38>)
 8006c82:	4c0d      	ldr	r4, [pc, #52]	; (8006cb8 <__libc_init_array+0x3c>)
 8006c84:	1ba4      	subs	r4, r4, r6
 8006c86:	10a4      	asrs	r4, r4, #2
 8006c88:	42a5      	cmp	r5, r4
 8006c8a:	d109      	bne.n	8006ca0 <__libc_init_array+0x24>
 8006c8c:	f004 fe5a 	bl	800b944 <_init>
 8006c90:	2500      	movs	r5, #0
 8006c92:	4e0a      	ldr	r6, [pc, #40]	; (8006cbc <__libc_init_array+0x40>)
 8006c94:	4c0a      	ldr	r4, [pc, #40]	; (8006cc0 <__libc_init_array+0x44>)
 8006c96:	1ba4      	subs	r4, r4, r6
 8006c98:	10a4      	asrs	r4, r4, #2
 8006c9a:	42a5      	cmp	r5, r4
 8006c9c:	d105      	bne.n	8006caa <__libc_init_array+0x2e>
 8006c9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ca0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006ca4:	4798      	blx	r3
 8006ca6:	3501      	adds	r5, #1
 8006ca8:	e7ee      	b.n	8006c88 <__libc_init_array+0xc>
 8006caa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006cae:	4798      	blx	r3
 8006cb0:	3501      	adds	r5, #1
 8006cb2:	e7f2      	b.n	8006c9a <__libc_init_array+0x1e>
 8006cb4:	0800bd90 	.word	0x0800bd90
 8006cb8:	0800bd90 	.word	0x0800bd90
 8006cbc:	0800bd90 	.word	0x0800bd90
 8006cc0:	0800bd94 	.word	0x0800bd94

08006cc4 <malloc>:
 8006cc4:	4b02      	ldr	r3, [pc, #8]	; (8006cd0 <malloc+0xc>)
 8006cc6:	4601      	mov	r1, r0
 8006cc8:	6818      	ldr	r0, [r3, #0]
 8006cca:	f000 b803 	b.w	8006cd4 <_malloc_r>
 8006cce:	bf00      	nop
 8006cd0:	20000064 	.word	0x20000064

08006cd4 <_malloc_r>:
 8006cd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd8:	f101 040b 	add.w	r4, r1, #11
 8006cdc:	2c16      	cmp	r4, #22
 8006cde:	4681      	mov	r9, r0
 8006ce0:	d907      	bls.n	8006cf2 <_malloc_r+0x1e>
 8006ce2:	f034 0407 	bics.w	r4, r4, #7
 8006ce6:	d505      	bpl.n	8006cf4 <_malloc_r+0x20>
 8006ce8:	230c      	movs	r3, #12
 8006cea:	f8c9 3000 	str.w	r3, [r9]
 8006cee:	2600      	movs	r6, #0
 8006cf0:	e131      	b.n	8006f56 <_malloc_r+0x282>
 8006cf2:	2410      	movs	r4, #16
 8006cf4:	428c      	cmp	r4, r1
 8006cf6:	d3f7      	bcc.n	8006ce8 <_malloc_r+0x14>
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	f000 fa0b 	bl	8007114 <__malloc_lock>
 8006cfe:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006d02:	4d9b      	ldr	r5, [pc, #620]	; (8006f70 <_malloc_r+0x29c>)
 8006d04:	d236      	bcs.n	8006d74 <_malloc_r+0xa0>
 8006d06:	f104 0208 	add.w	r2, r4, #8
 8006d0a:	442a      	add	r2, r5
 8006d0c:	6856      	ldr	r6, [r2, #4]
 8006d0e:	f1a2 0108 	sub.w	r1, r2, #8
 8006d12:	428e      	cmp	r6, r1
 8006d14:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8006d18:	d102      	bne.n	8006d20 <_malloc_r+0x4c>
 8006d1a:	68d6      	ldr	r6, [r2, #12]
 8006d1c:	42b2      	cmp	r2, r6
 8006d1e:	d010      	beq.n	8006d42 <_malloc_r+0x6e>
 8006d20:	6873      	ldr	r3, [r6, #4]
 8006d22:	68f2      	ldr	r2, [r6, #12]
 8006d24:	68b1      	ldr	r1, [r6, #8]
 8006d26:	f023 0303 	bic.w	r3, r3, #3
 8006d2a:	60ca      	str	r2, [r1, #12]
 8006d2c:	4433      	add	r3, r6
 8006d2e:	6091      	str	r1, [r2, #8]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	f042 0201 	orr.w	r2, r2, #1
 8006d36:	605a      	str	r2, [r3, #4]
 8006d38:	4648      	mov	r0, r9
 8006d3a:	f000 f9f1 	bl	8007120 <__malloc_unlock>
 8006d3e:	3608      	adds	r6, #8
 8006d40:	e109      	b.n	8006f56 <_malloc_r+0x282>
 8006d42:	3302      	adds	r3, #2
 8006d44:	4a8b      	ldr	r2, [pc, #556]	; (8006f74 <_malloc_r+0x2a0>)
 8006d46:	692e      	ldr	r6, [r5, #16]
 8006d48:	4611      	mov	r1, r2
 8006d4a:	4296      	cmp	r6, r2
 8006d4c:	d06d      	beq.n	8006e2a <_malloc_r+0x156>
 8006d4e:	6870      	ldr	r0, [r6, #4]
 8006d50:	f020 0003 	bic.w	r0, r0, #3
 8006d54:	1b07      	subs	r7, r0, r4
 8006d56:	2f0f      	cmp	r7, #15
 8006d58:	dd47      	ble.n	8006dea <_malloc_r+0x116>
 8006d5a:	1933      	adds	r3, r6, r4
 8006d5c:	f044 0401 	orr.w	r4, r4, #1
 8006d60:	6074      	str	r4, [r6, #4]
 8006d62:	616b      	str	r3, [r5, #20]
 8006d64:	612b      	str	r3, [r5, #16]
 8006d66:	60da      	str	r2, [r3, #12]
 8006d68:	609a      	str	r2, [r3, #8]
 8006d6a:	f047 0201 	orr.w	r2, r7, #1
 8006d6e:	605a      	str	r2, [r3, #4]
 8006d70:	5037      	str	r7, [r6, r0]
 8006d72:	e7e1      	b.n	8006d38 <_malloc_r+0x64>
 8006d74:	0a63      	lsrs	r3, r4, #9
 8006d76:	d02a      	beq.n	8006dce <_malloc_r+0xfa>
 8006d78:	2b04      	cmp	r3, #4
 8006d7a:	d812      	bhi.n	8006da2 <_malloc_r+0xce>
 8006d7c:	09a3      	lsrs	r3, r4, #6
 8006d7e:	3338      	adds	r3, #56	; 0x38
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8006d86:	6856      	ldr	r6, [r2, #4]
 8006d88:	f1a2 0008 	sub.w	r0, r2, #8
 8006d8c:	4286      	cmp	r6, r0
 8006d8e:	d006      	beq.n	8006d9e <_malloc_r+0xca>
 8006d90:	6872      	ldr	r2, [r6, #4]
 8006d92:	f022 0203 	bic.w	r2, r2, #3
 8006d96:	1b11      	subs	r1, r2, r4
 8006d98:	290f      	cmp	r1, #15
 8006d9a:	dd1c      	ble.n	8006dd6 <_malloc_r+0x102>
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	3301      	adds	r3, #1
 8006da0:	e7d0      	b.n	8006d44 <_malloc_r+0x70>
 8006da2:	2b14      	cmp	r3, #20
 8006da4:	d801      	bhi.n	8006daa <_malloc_r+0xd6>
 8006da6:	335b      	adds	r3, #91	; 0x5b
 8006da8:	e7ea      	b.n	8006d80 <_malloc_r+0xac>
 8006daa:	2b54      	cmp	r3, #84	; 0x54
 8006dac:	d802      	bhi.n	8006db4 <_malloc_r+0xe0>
 8006dae:	0b23      	lsrs	r3, r4, #12
 8006db0:	336e      	adds	r3, #110	; 0x6e
 8006db2:	e7e5      	b.n	8006d80 <_malloc_r+0xac>
 8006db4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006db8:	d802      	bhi.n	8006dc0 <_malloc_r+0xec>
 8006dba:	0be3      	lsrs	r3, r4, #15
 8006dbc:	3377      	adds	r3, #119	; 0x77
 8006dbe:	e7df      	b.n	8006d80 <_malloc_r+0xac>
 8006dc0:	f240 5254 	movw	r2, #1364	; 0x554
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d804      	bhi.n	8006dd2 <_malloc_r+0xfe>
 8006dc8:	0ca3      	lsrs	r3, r4, #18
 8006dca:	337c      	adds	r3, #124	; 0x7c
 8006dcc:	e7d8      	b.n	8006d80 <_malloc_r+0xac>
 8006dce:	233f      	movs	r3, #63	; 0x3f
 8006dd0:	e7d6      	b.n	8006d80 <_malloc_r+0xac>
 8006dd2:	237e      	movs	r3, #126	; 0x7e
 8006dd4:	e7d4      	b.n	8006d80 <_malloc_r+0xac>
 8006dd6:	2900      	cmp	r1, #0
 8006dd8:	68f1      	ldr	r1, [r6, #12]
 8006dda:	db04      	blt.n	8006de6 <_malloc_r+0x112>
 8006ddc:	68b3      	ldr	r3, [r6, #8]
 8006dde:	60d9      	str	r1, [r3, #12]
 8006de0:	608b      	str	r3, [r1, #8]
 8006de2:	18b3      	adds	r3, r6, r2
 8006de4:	e7a4      	b.n	8006d30 <_malloc_r+0x5c>
 8006de6:	460e      	mov	r6, r1
 8006de8:	e7d0      	b.n	8006d8c <_malloc_r+0xb8>
 8006dea:	2f00      	cmp	r7, #0
 8006dec:	616a      	str	r2, [r5, #20]
 8006dee:	612a      	str	r2, [r5, #16]
 8006df0:	db05      	blt.n	8006dfe <_malloc_r+0x12a>
 8006df2:	4430      	add	r0, r6
 8006df4:	6843      	ldr	r3, [r0, #4]
 8006df6:	f043 0301 	orr.w	r3, r3, #1
 8006dfa:	6043      	str	r3, [r0, #4]
 8006dfc:	e79c      	b.n	8006d38 <_malloc_r+0x64>
 8006dfe:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006e02:	d244      	bcs.n	8006e8e <_malloc_r+0x1ba>
 8006e04:	2201      	movs	r2, #1
 8006e06:	08c0      	lsrs	r0, r0, #3
 8006e08:	1087      	asrs	r7, r0, #2
 8006e0a:	fa02 f707 	lsl.w	r7, r2, r7
 8006e0e:	686a      	ldr	r2, [r5, #4]
 8006e10:	3001      	adds	r0, #1
 8006e12:	433a      	orrs	r2, r7
 8006e14:	606a      	str	r2, [r5, #4]
 8006e16:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8006e1a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8006e1e:	3a08      	subs	r2, #8
 8006e20:	60f2      	str	r2, [r6, #12]
 8006e22:	60b7      	str	r7, [r6, #8]
 8006e24:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8006e28:	60fe      	str	r6, [r7, #12]
 8006e2a:	2001      	movs	r0, #1
 8006e2c:	109a      	asrs	r2, r3, #2
 8006e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8006e32:	6868      	ldr	r0, [r5, #4]
 8006e34:	4282      	cmp	r2, r0
 8006e36:	f200 809f 	bhi.w	8006f78 <_malloc_r+0x2a4>
 8006e3a:	4202      	tst	r2, r0
 8006e3c:	d106      	bne.n	8006e4c <_malloc_r+0x178>
 8006e3e:	f023 0303 	bic.w	r3, r3, #3
 8006e42:	0052      	lsls	r2, r2, #1
 8006e44:	4202      	tst	r2, r0
 8006e46:	f103 0304 	add.w	r3, r3, #4
 8006e4a:	d0fa      	beq.n	8006e42 <_malloc_r+0x16e>
 8006e4c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8006e50:	46e0      	mov	r8, ip
 8006e52:	469e      	mov	lr, r3
 8006e54:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8006e58:	4546      	cmp	r6, r8
 8006e5a:	d153      	bne.n	8006f04 <_malloc_r+0x230>
 8006e5c:	f10e 0e01 	add.w	lr, lr, #1
 8006e60:	f01e 0f03 	tst.w	lr, #3
 8006e64:	f108 0808 	add.w	r8, r8, #8
 8006e68:	d1f4      	bne.n	8006e54 <_malloc_r+0x180>
 8006e6a:	0798      	lsls	r0, r3, #30
 8006e6c:	d179      	bne.n	8006f62 <_malloc_r+0x28e>
 8006e6e:	686b      	ldr	r3, [r5, #4]
 8006e70:	ea23 0302 	bic.w	r3, r3, r2
 8006e74:	606b      	str	r3, [r5, #4]
 8006e76:	6868      	ldr	r0, [r5, #4]
 8006e78:	0052      	lsls	r2, r2, #1
 8006e7a:	4282      	cmp	r2, r0
 8006e7c:	d87c      	bhi.n	8006f78 <_malloc_r+0x2a4>
 8006e7e:	2a00      	cmp	r2, #0
 8006e80:	d07a      	beq.n	8006f78 <_malloc_r+0x2a4>
 8006e82:	4673      	mov	r3, lr
 8006e84:	4202      	tst	r2, r0
 8006e86:	d1e1      	bne.n	8006e4c <_malloc_r+0x178>
 8006e88:	3304      	adds	r3, #4
 8006e8a:	0052      	lsls	r2, r2, #1
 8006e8c:	e7fa      	b.n	8006e84 <_malloc_r+0x1b0>
 8006e8e:	0a42      	lsrs	r2, r0, #9
 8006e90:	2a04      	cmp	r2, #4
 8006e92:	d815      	bhi.n	8006ec0 <_malloc_r+0x1ec>
 8006e94:	0982      	lsrs	r2, r0, #6
 8006e96:	3238      	adds	r2, #56	; 0x38
 8006e98:	1c57      	adds	r7, r2, #1
 8006e9a:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8006e9e:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8006ea2:	45be      	cmp	lr, r7
 8006ea4:	d126      	bne.n	8006ef4 <_malloc_r+0x220>
 8006ea6:	2001      	movs	r0, #1
 8006ea8:	1092      	asrs	r2, r2, #2
 8006eaa:	fa00 f202 	lsl.w	r2, r0, r2
 8006eae:	6868      	ldr	r0, [r5, #4]
 8006eb0:	4310      	orrs	r0, r2
 8006eb2:	6068      	str	r0, [r5, #4]
 8006eb4:	f8c6 e00c 	str.w	lr, [r6, #12]
 8006eb8:	60b7      	str	r7, [r6, #8]
 8006eba:	f8ce 6008 	str.w	r6, [lr, #8]
 8006ebe:	e7b3      	b.n	8006e28 <_malloc_r+0x154>
 8006ec0:	2a14      	cmp	r2, #20
 8006ec2:	d801      	bhi.n	8006ec8 <_malloc_r+0x1f4>
 8006ec4:	325b      	adds	r2, #91	; 0x5b
 8006ec6:	e7e7      	b.n	8006e98 <_malloc_r+0x1c4>
 8006ec8:	2a54      	cmp	r2, #84	; 0x54
 8006eca:	d802      	bhi.n	8006ed2 <_malloc_r+0x1fe>
 8006ecc:	0b02      	lsrs	r2, r0, #12
 8006ece:	326e      	adds	r2, #110	; 0x6e
 8006ed0:	e7e2      	b.n	8006e98 <_malloc_r+0x1c4>
 8006ed2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006ed6:	d802      	bhi.n	8006ede <_malloc_r+0x20a>
 8006ed8:	0bc2      	lsrs	r2, r0, #15
 8006eda:	3277      	adds	r2, #119	; 0x77
 8006edc:	e7dc      	b.n	8006e98 <_malloc_r+0x1c4>
 8006ede:	f240 5754 	movw	r7, #1364	; 0x554
 8006ee2:	42ba      	cmp	r2, r7
 8006ee4:	bf9a      	itte	ls
 8006ee6:	0c82      	lsrls	r2, r0, #18
 8006ee8:	327c      	addls	r2, #124	; 0x7c
 8006eea:	227e      	movhi	r2, #126	; 0x7e
 8006eec:	e7d4      	b.n	8006e98 <_malloc_r+0x1c4>
 8006eee:	68bf      	ldr	r7, [r7, #8]
 8006ef0:	45be      	cmp	lr, r7
 8006ef2:	d004      	beq.n	8006efe <_malloc_r+0x22a>
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	f022 0203 	bic.w	r2, r2, #3
 8006efa:	4290      	cmp	r0, r2
 8006efc:	d3f7      	bcc.n	8006eee <_malloc_r+0x21a>
 8006efe:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8006f02:	e7d7      	b.n	8006eb4 <_malloc_r+0x1e0>
 8006f04:	6870      	ldr	r0, [r6, #4]
 8006f06:	68f7      	ldr	r7, [r6, #12]
 8006f08:	f020 0003 	bic.w	r0, r0, #3
 8006f0c:	eba0 0a04 	sub.w	sl, r0, r4
 8006f10:	f1ba 0f0f 	cmp.w	sl, #15
 8006f14:	dd10      	ble.n	8006f38 <_malloc_r+0x264>
 8006f16:	68b2      	ldr	r2, [r6, #8]
 8006f18:	1933      	adds	r3, r6, r4
 8006f1a:	f044 0401 	orr.w	r4, r4, #1
 8006f1e:	6074      	str	r4, [r6, #4]
 8006f20:	60d7      	str	r7, [r2, #12]
 8006f22:	60ba      	str	r2, [r7, #8]
 8006f24:	f04a 0201 	orr.w	r2, sl, #1
 8006f28:	616b      	str	r3, [r5, #20]
 8006f2a:	612b      	str	r3, [r5, #16]
 8006f2c:	60d9      	str	r1, [r3, #12]
 8006f2e:	6099      	str	r1, [r3, #8]
 8006f30:	605a      	str	r2, [r3, #4]
 8006f32:	f846 a000 	str.w	sl, [r6, r0]
 8006f36:	e6ff      	b.n	8006d38 <_malloc_r+0x64>
 8006f38:	f1ba 0f00 	cmp.w	sl, #0
 8006f3c:	db0f      	blt.n	8006f5e <_malloc_r+0x28a>
 8006f3e:	4430      	add	r0, r6
 8006f40:	6843      	ldr	r3, [r0, #4]
 8006f42:	f043 0301 	orr.w	r3, r3, #1
 8006f46:	6043      	str	r3, [r0, #4]
 8006f48:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8006f4c:	4648      	mov	r0, r9
 8006f4e:	60df      	str	r7, [r3, #12]
 8006f50:	60bb      	str	r3, [r7, #8]
 8006f52:	f000 f8e5 	bl	8007120 <__malloc_unlock>
 8006f56:	4630      	mov	r0, r6
 8006f58:	b003      	add	sp, #12
 8006f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f5e:	463e      	mov	r6, r7
 8006f60:	e77a      	b.n	8006e58 <_malloc_r+0x184>
 8006f62:	f85c 0908 	ldr.w	r0, [ip], #-8
 8006f66:	3b01      	subs	r3, #1
 8006f68:	4584      	cmp	ip, r0
 8006f6a:	f43f af7e 	beq.w	8006e6a <_malloc_r+0x196>
 8006f6e:	e782      	b.n	8006e76 <_malloc_r+0x1a2>
 8006f70:	20000158 	.word	0x20000158
 8006f74:	20000160 	.word	0x20000160
 8006f78:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8006f7c:	f8db 6004 	ldr.w	r6, [fp, #4]
 8006f80:	f026 0603 	bic.w	r6, r6, #3
 8006f84:	42b4      	cmp	r4, r6
 8006f86:	d803      	bhi.n	8006f90 <_malloc_r+0x2bc>
 8006f88:	1b33      	subs	r3, r6, r4
 8006f8a:	2b0f      	cmp	r3, #15
 8006f8c:	f300 8095 	bgt.w	80070ba <_malloc_r+0x3e6>
 8006f90:	4a4f      	ldr	r2, [pc, #316]	; (80070d0 <_malloc_r+0x3fc>)
 8006f92:	eb0b 0306 	add.w	r3, fp, r6
 8006f96:	6817      	ldr	r7, [r2, #0]
 8006f98:	4a4e      	ldr	r2, [pc, #312]	; (80070d4 <_malloc_r+0x400>)
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	6811      	ldr	r1, [r2, #0]
 8006f9e:	4427      	add	r7, r4
 8006fa0:	3101      	adds	r1, #1
 8006fa2:	d005      	beq.n	8006fb0 <_malloc_r+0x2dc>
 8006fa4:	494c      	ldr	r1, [pc, #304]	; (80070d8 <_malloc_r+0x404>)
 8006fa6:	3901      	subs	r1, #1
 8006fa8:	440f      	add	r7, r1
 8006faa:	3101      	adds	r1, #1
 8006fac:	4249      	negs	r1, r1
 8006fae:	400f      	ands	r7, r1
 8006fb0:	4639      	mov	r1, r7
 8006fb2:	4648      	mov	r0, r9
 8006fb4:	9201      	str	r2, [sp, #4]
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	f000 f938 	bl	800722c <_sbrk_r>
 8006fbc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006fc0:	4680      	mov	r8, r0
 8006fc2:	d055      	beq.n	8007070 <_malloc_r+0x39c>
 8006fc4:	9b00      	ldr	r3, [sp, #0]
 8006fc6:	9a01      	ldr	r2, [sp, #4]
 8006fc8:	4283      	cmp	r3, r0
 8006fca:	d901      	bls.n	8006fd0 <_malloc_r+0x2fc>
 8006fcc:	45ab      	cmp	fp, r5
 8006fce:	d14f      	bne.n	8007070 <_malloc_r+0x39c>
 8006fd0:	4842      	ldr	r0, [pc, #264]	; (80070dc <_malloc_r+0x408>)
 8006fd2:	4543      	cmp	r3, r8
 8006fd4:	6801      	ldr	r1, [r0, #0]
 8006fd6:	4682      	mov	sl, r0
 8006fd8:	eb07 0e01 	add.w	lr, r7, r1
 8006fdc:	f8c0 e000 	str.w	lr, [r0]
 8006fe0:	493f      	ldr	r1, [pc, #252]	; (80070e0 <_malloc_r+0x40c>)
 8006fe2:	d113      	bne.n	800700c <_malloc_r+0x338>
 8006fe4:	420b      	tst	r3, r1
 8006fe6:	d111      	bne.n	800700c <_malloc_r+0x338>
 8006fe8:	68ab      	ldr	r3, [r5, #8]
 8006fea:	443e      	add	r6, r7
 8006fec:	f046 0601 	orr.w	r6, r6, #1
 8006ff0:	605e      	str	r6, [r3, #4]
 8006ff2:	4a3c      	ldr	r2, [pc, #240]	; (80070e4 <_malloc_r+0x410>)
 8006ff4:	f8da 3000 	ldr.w	r3, [sl]
 8006ff8:	6811      	ldr	r1, [r2, #0]
 8006ffa:	428b      	cmp	r3, r1
 8006ffc:	bf88      	it	hi
 8006ffe:	6013      	strhi	r3, [r2, #0]
 8007000:	4a39      	ldr	r2, [pc, #228]	; (80070e8 <_malloc_r+0x414>)
 8007002:	6811      	ldr	r1, [r2, #0]
 8007004:	428b      	cmp	r3, r1
 8007006:	bf88      	it	hi
 8007008:	6013      	strhi	r3, [r2, #0]
 800700a:	e031      	b.n	8007070 <_malloc_r+0x39c>
 800700c:	6810      	ldr	r0, [r2, #0]
 800700e:	3001      	adds	r0, #1
 8007010:	bf1b      	ittet	ne
 8007012:	eba8 0303 	subne.w	r3, r8, r3
 8007016:	4473      	addne	r3, lr
 8007018:	f8c2 8000 	streq.w	r8, [r2]
 800701c:	f8ca 3000 	strne.w	r3, [sl]
 8007020:	f018 0007 	ands.w	r0, r8, #7
 8007024:	bf1c      	itt	ne
 8007026:	f1c0 0008 	rsbne	r0, r0, #8
 800702a:	4480      	addne	r8, r0
 800702c:	4b2a      	ldr	r3, [pc, #168]	; (80070d8 <_malloc_r+0x404>)
 800702e:	4447      	add	r7, r8
 8007030:	4418      	add	r0, r3
 8007032:	400f      	ands	r7, r1
 8007034:	1bc7      	subs	r7, r0, r7
 8007036:	4639      	mov	r1, r7
 8007038:	4648      	mov	r0, r9
 800703a:	f000 f8f7 	bl	800722c <_sbrk_r>
 800703e:	1c43      	adds	r3, r0, #1
 8007040:	bf04      	itt	eq
 8007042:	4640      	moveq	r0, r8
 8007044:	2700      	moveq	r7, #0
 8007046:	f8da 3000 	ldr.w	r3, [sl]
 800704a:	eba0 0008 	sub.w	r0, r0, r8
 800704e:	443b      	add	r3, r7
 8007050:	4407      	add	r7, r0
 8007052:	f047 0701 	orr.w	r7, r7, #1
 8007056:	45ab      	cmp	fp, r5
 8007058:	f8c5 8008 	str.w	r8, [r5, #8]
 800705c:	f8ca 3000 	str.w	r3, [sl]
 8007060:	f8c8 7004 	str.w	r7, [r8, #4]
 8007064:	d0c5      	beq.n	8006ff2 <_malloc_r+0x31e>
 8007066:	2e0f      	cmp	r6, #15
 8007068:	d810      	bhi.n	800708c <_malloc_r+0x3b8>
 800706a:	2301      	movs	r3, #1
 800706c:	f8c8 3004 	str.w	r3, [r8, #4]
 8007070:	68ab      	ldr	r3, [r5, #8]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	f022 0203 	bic.w	r2, r2, #3
 8007078:	4294      	cmp	r4, r2
 800707a:	eba2 0304 	sub.w	r3, r2, r4
 800707e:	d801      	bhi.n	8007084 <_malloc_r+0x3b0>
 8007080:	2b0f      	cmp	r3, #15
 8007082:	dc1a      	bgt.n	80070ba <_malloc_r+0x3e6>
 8007084:	4648      	mov	r0, r9
 8007086:	f000 f84b 	bl	8007120 <__malloc_unlock>
 800708a:	e630      	b.n	8006cee <_malloc_r+0x1a>
 800708c:	2205      	movs	r2, #5
 800708e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007092:	3e0c      	subs	r6, #12
 8007094:	f026 0607 	bic.w	r6, r6, #7
 8007098:	f003 0301 	and.w	r3, r3, #1
 800709c:	4333      	orrs	r3, r6
 800709e:	f8cb 3004 	str.w	r3, [fp, #4]
 80070a2:	2e0f      	cmp	r6, #15
 80070a4:	eb0b 0306 	add.w	r3, fp, r6
 80070a8:	605a      	str	r2, [r3, #4]
 80070aa:	609a      	str	r2, [r3, #8]
 80070ac:	d9a1      	bls.n	8006ff2 <_malloc_r+0x31e>
 80070ae:	f10b 0108 	add.w	r1, fp, #8
 80070b2:	4648      	mov	r0, r9
 80070b4:	f003 fa12 	bl	800a4dc <_free_r>
 80070b8:	e79b      	b.n	8006ff2 <_malloc_r+0x31e>
 80070ba:	68ae      	ldr	r6, [r5, #8]
 80070bc:	f044 0201 	orr.w	r2, r4, #1
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	4434      	add	r4, r6
 80070c6:	6072      	str	r2, [r6, #4]
 80070c8:	60ac      	str	r4, [r5, #8]
 80070ca:	6063      	str	r3, [r4, #4]
 80070cc:	e634      	b.n	8006d38 <_malloc_r+0x64>
 80070ce:	bf00      	nop
 80070d0:	20000f40 	.word	0x20000f40
 80070d4:	20000560 	.word	0x20000560
 80070d8:	00000080 	.word	0x00000080
 80070dc:	20000f10 	.word	0x20000f10
 80070e0:	0000007f 	.word	0x0000007f
 80070e4:	20000f38 	.word	0x20000f38
 80070e8:	20000f3c 	.word	0x20000f3c

080070ec <memcpy>:
 80070ec:	b510      	push	{r4, lr}
 80070ee:	1e43      	subs	r3, r0, #1
 80070f0:	440a      	add	r2, r1
 80070f2:	4291      	cmp	r1, r2
 80070f4:	d100      	bne.n	80070f8 <memcpy+0xc>
 80070f6:	bd10      	pop	{r4, pc}
 80070f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007100:	e7f7      	b.n	80070f2 <memcpy+0x6>

08007102 <memset>:
 8007102:	4603      	mov	r3, r0
 8007104:	4402      	add	r2, r0
 8007106:	4293      	cmp	r3, r2
 8007108:	d100      	bne.n	800710c <memset+0xa>
 800710a:	4770      	bx	lr
 800710c:	f803 1b01 	strb.w	r1, [r3], #1
 8007110:	e7f9      	b.n	8007106 <memset+0x4>
	...

08007114 <__malloc_lock>:
 8007114:	4801      	ldr	r0, [pc, #4]	; (800711c <__malloc_lock+0x8>)
 8007116:	f003 bc19 	b.w	800a94c <__retarget_lock_acquire_recursive>
 800711a:	bf00      	nop
 800711c:	20001084 	.word	0x20001084

08007120 <__malloc_unlock>:
 8007120:	4801      	ldr	r0, [pc, #4]	; (8007128 <__malloc_unlock+0x8>)
 8007122:	f003 bc14 	b.w	800a94e <__retarget_lock_release_recursive>
 8007126:	bf00      	nop
 8007128:	20001084 	.word	0x20001084

0800712c <printf>:
 800712c:	b40f      	push	{r0, r1, r2, r3}
 800712e:	4b0a      	ldr	r3, [pc, #40]	; (8007158 <printf+0x2c>)
 8007130:	b513      	push	{r0, r1, r4, lr}
 8007132:	681c      	ldr	r4, [r3, #0]
 8007134:	b124      	cbz	r4, 8007140 <printf+0x14>
 8007136:	69a3      	ldr	r3, [r4, #24]
 8007138:	b913      	cbnz	r3, 8007140 <printf+0x14>
 800713a:	4620      	mov	r0, r4
 800713c:	f003 f8f6 	bl	800a32c <__sinit>
 8007140:	ab05      	add	r3, sp, #20
 8007142:	9a04      	ldr	r2, [sp, #16]
 8007144:	68a1      	ldr	r1, [r4, #8]
 8007146:	4620      	mov	r0, r4
 8007148:	9301      	str	r3, [sp, #4]
 800714a:	f001 f883 	bl	8008254 <_vfprintf_r>
 800714e:	b002      	add	sp, #8
 8007150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007154:	b004      	add	sp, #16
 8007156:	4770      	bx	lr
 8007158:	20000064 	.word	0x20000064

0800715c <_puts_r>:
 800715c:	b530      	push	{r4, r5, lr}
 800715e:	4605      	mov	r5, r0
 8007160:	b089      	sub	sp, #36	; 0x24
 8007162:	4608      	mov	r0, r1
 8007164:	460c      	mov	r4, r1
 8007166:	f7f9 f85f 	bl	8000228 <strlen>
 800716a:	4b28      	ldr	r3, [pc, #160]	; (800720c <_puts_r+0xb0>)
 800716c:	9005      	str	r0, [sp, #20]
 800716e:	9306      	str	r3, [sp, #24]
 8007170:	2301      	movs	r3, #1
 8007172:	4418      	add	r0, r3
 8007174:	9307      	str	r3, [sp, #28]
 8007176:	ab04      	add	r3, sp, #16
 8007178:	9301      	str	r3, [sp, #4]
 800717a:	2302      	movs	r3, #2
 800717c:	9404      	str	r4, [sp, #16]
 800717e:	9003      	str	r0, [sp, #12]
 8007180:	9302      	str	r3, [sp, #8]
 8007182:	b125      	cbz	r5, 800718e <_puts_r+0x32>
 8007184:	69ab      	ldr	r3, [r5, #24]
 8007186:	b913      	cbnz	r3, 800718e <_puts_r+0x32>
 8007188:	4628      	mov	r0, r5
 800718a:	f003 f8cf 	bl	800a32c <__sinit>
 800718e:	69ab      	ldr	r3, [r5, #24]
 8007190:	68ac      	ldr	r4, [r5, #8]
 8007192:	b913      	cbnz	r3, 800719a <_puts_r+0x3e>
 8007194:	4628      	mov	r0, r5
 8007196:	f003 f8c9 	bl	800a32c <__sinit>
 800719a:	4b1d      	ldr	r3, [pc, #116]	; (8007210 <_puts_r+0xb4>)
 800719c:	429c      	cmp	r4, r3
 800719e:	d12a      	bne.n	80071f6 <_puts_r+0x9a>
 80071a0:	686c      	ldr	r4, [r5, #4]
 80071a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071a4:	07db      	lsls	r3, r3, #31
 80071a6:	d405      	bmi.n	80071b4 <_puts_r+0x58>
 80071a8:	89a3      	ldrh	r3, [r4, #12]
 80071aa:	0598      	lsls	r0, r3, #22
 80071ac:	d402      	bmi.n	80071b4 <_puts_r+0x58>
 80071ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071b0:	f003 fbcc 	bl	800a94c <__retarget_lock_acquire_recursive>
 80071b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071b8:	0499      	lsls	r1, r3, #18
 80071ba:	d406      	bmi.n	80071ca <_puts_r+0x6e>
 80071bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80071c0:	81a3      	strh	r3, [r4, #12]
 80071c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071c8:	6663      	str	r3, [r4, #100]	; 0x64
 80071ca:	4628      	mov	r0, r5
 80071cc:	aa01      	add	r2, sp, #4
 80071ce:	4621      	mov	r1, r4
 80071d0:	f003 fa40 	bl	800a654 <__sfvwrite_r>
 80071d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071d6:	2800      	cmp	r0, #0
 80071d8:	bf14      	ite	ne
 80071da:	f04f 35ff 	movne.w	r5, #4294967295
 80071de:	250a      	moveq	r5, #10
 80071e0:	07da      	lsls	r2, r3, #31
 80071e2:	d405      	bmi.n	80071f0 <_puts_r+0x94>
 80071e4:	89a3      	ldrh	r3, [r4, #12]
 80071e6:	059b      	lsls	r3, r3, #22
 80071e8:	d402      	bmi.n	80071f0 <_puts_r+0x94>
 80071ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071ec:	f003 fbaf 	bl	800a94e <__retarget_lock_release_recursive>
 80071f0:	4628      	mov	r0, r5
 80071f2:	b009      	add	sp, #36	; 0x24
 80071f4:	bd30      	pop	{r4, r5, pc}
 80071f6:	4b07      	ldr	r3, [pc, #28]	; (8007214 <_puts_r+0xb8>)
 80071f8:	429c      	cmp	r4, r3
 80071fa:	d101      	bne.n	8007200 <_puts_r+0xa4>
 80071fc:	68ac      	ldr	r4, [r5, #8]
 80071fe:	e7d0      	b.n	80071a2 <_puts_r+0x46>
 8007200:	4b05      	ldr	r3, [pc, #20]	; (8007218 <_puts_r+0xbc>)
 8007202:	429c      	cmp	r4, r3
 8007204:	bf08      	it	eq
 8007206:	68ec      	ldreq	r4, [r5, #12]
 8007208:	e7cb      	b.n	80071a2 <_puts_r+0x46>
 800720a:	bf00      	nop
 800720c:	0800ba98 	.word	0x0800ba98
 8007210:	0800bb3c 	.word	0x0800bb3c
 8007214:	0800bb5c 	.word	0x0800bb5c
 8007218:	0800bb1c 	.word	0x0800bb1c

0800721c <puts>:
 800721c:	4b02      	ldr	r3, [pc, #8]	; (8007228 <puts+0xc>)
 800721e:	4601      	mov	r1, r0
 8007220:	6818      	ldr	r0, [r3, #0]
 8007222:	f7ff bf9b 	b.w	800715c <_puts_r>
 8007226:	bf00      	nop
 8007228:	20000064 	.word	0x20000064

0800722c <_sbrk_r>:
 800722c:	b538      	push	{r3, r4, r5, lr}
 800722e:	2300      	movs	r3, #0
 8007230:	4c05      	ldr	r4, [pc, #20]	; (8007248 <_sbrk_r+0x1c>)
 8007232:	4605      	mov	r5, r0
 8007234:	4608      	mov	r0, r1
 8007236:	6023      	str	r3, [r4, #0]
 8007238:	f7ff fc92 	bl	8006b60 <_sbrk>
 800723c:	1c43      	adds	r3, r0, #1
 800723e:	d102      	bne.n	8007246 <_sbrk_r+0x1a>
 8007240:	6823      	ldr	r3, [r4, #0]
 8007242:	b103      	cbz	r3, 8007246 <_sbrk_r+0x1a>
 8007244:	602b      	str	r3, [r5, #0]
 8007246:	bd38      	pop	{r3, r4, r5, pc}
 8007248:	2000108c 	.word	0x2000108c

0800724c <snprintf>:
 800724c:	b40c      	push	{r2, r3}
 800724e:	b530      	push	{r4, r5, lr}
 8007250:	4b17      	ldr	r3, [pc, #92]	; (80072b0 <snprintf+0x64>)
 8007252:	1e0c      	subs	r4, r1, #0
 8007254:	b09d      	sub	sp, #116	; 0x74
 8007256:	681d      	ldr	r5, [r3, #0]
 8007258:	da08      	bge.n	800726c <snprintf+0x20>
 800725a:	238b      	movs	r3, #139	; 0x8b
 800725c:	f04f 30ff 	mov.w	r0, #4294967295
 8007260:	602b      	str	r3, [r5, #0]
 8007262:	b01d      	add	sp, #116	; 0x74
 8007264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007268:	b002      	add	sp, #8
 800726a:	4770      	bx	lr
 800726c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007270:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007274:	bf0c      	ite	eq
 8007276:	4623      	moveq	r3, r4
 8007278:	f104 33ff 	addne.w	r3, r4, #4294967295
 800727c:	9304      	str	r3, [sp, #16]
 800727e:	9307      	str	r3, [sp, #28]
 8007280:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007284:	9002      	str	r0, [sp, #8]
 8007286:	9006      	str	r0, [sp, #24]
 8007288:	f8ad 3016 	strh.w	r3, [sp, #22]
 800728c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800728e:	ab21      	add	r3, sp, #132	; 0x84
 8007290:	a902      	add	r1, sp, #8
 8007292:	4628      	mov	r0, r5
 8007294:	9301      	str	r3, [sp, #4]
 8007296:	f000 f80d 	bl	80072b4 <_svfprintf_r>
 800729a:	1c43      	adds	r3, r0, #1
 800729c:	bfbc      	itt	lt
 800729e:	238b      	movlt	r3, #139	; 0x8b
 80072a0:	602b      	strlt	r3, [r5, #0]
 80072a2:	2c00      	cmp	r4, #0
 80072a4:	d0dd      	beq.n	8007262 <snprintf+0x16>
 80072a6:	2200      	movs	r2, #0
 80072a8:	9b02      	ldr	r3, [sp, #8]
 80072aa:	701a      	strb	r2, [r3, #0]
 80072ac:	e7d9      	b.n	8007262 <snprintf+0x16>
 80072ae:	bf00      	nop
 80072b0:	20000064 	.word	0x20000064

080072b4 <_svfprintf_r>:
 80072b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b8:	b0bf      	sub	sp, #252	; 0xfc
 80072ba:	4689      	mov	r9, r1
 80072bc:	4615      	mov	r5, r2
 80072be:	461f      	mov	r7, r3
 80072c0:	4682      	mov	sl, r0
 80072c2:	f003 fb33 	bl	800a92c <_localeconv_r>
 80072c6:	6803      	ldr	r3, [r0, #0]
 80072c8:	4618      	mov	r0, r3
 80072ca:	9311      	str	r3, [sp, #68]	; 0x44
 80072cc:	f7f8 ffac 	bl	8000228 <strlen>
 80072d0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80072d4:	900a      	str	r0, [sp, #40]	; 0x28
 80072d6:	061b      	lsls	r3, r3, #24
 80072d8:	d518      	bpl.n	800730c <_svfprintf_r+0x58>
 80072da:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80072de:	b9ab      	cbnz	r3, 800730c <_svfprintf_r+0x58>
 80072e0:	2140      	movs	r1, #64	; 0x40
 80072e2:	4650      	mov	r0, sl
 80072e4:	f7ff fcf6 	bl	8006cd4 <_malloc_r>
 80072e8:	f8c9 0000 	str.w	r0, [r9]
 80072ec:	f8c9 0010 	str.w	r0, [r9, #16]
 80072f0:	b948      	cbnz	r0, 8007306 <_svfprintf_r+0x52>
 80072f2:	230c      	movs	r3, #12
 80072f4:	f8ca 3000 	str.w	r3, [sl]
 80072f8:	f04f 33ff 	mov.w	r3, #4294967295
 80072fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80072fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007300:	b03f      	add	sp, #252	; 0xfc
 8007302:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007306:	2340      	movs	r3, #64	; 0x40
 8007308:	f8c9 3014 	str.w	r3, [r9, #20]
 800730c:	2300      	movs	r3, #0
 800730e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007310:	9421      	str	r4, [sp, #132]	; 0x84
 8007312:	9323      	str	r3, [sp, #140]	; 0x8c
 8007314:	9322      	str	r3, [sp, #136]	; 0x88
 8007316:	9509      	str	r5, [sp, #36]	; 0x24
 8007318:	9307      	str	r3, [sp, #28]
 800731a:	930d      	str	r3, [sp, #52]	; 0x34
 800731c:	930e      	str	r3, [sp, #56]	; 0x38
 800731e:	9315      	str	r3, [sp, #84]	; 0x54
 8007320:	9314      	str	r3, [sp, #80]	; 0x50
 8007322:	930b      	str	r3, [sp, #44]	; 0x2c
 8007324:	9312      	str	r3, [sp, #72]	; 0x48
 8007326:	9313      	str	r3, [sp, #76]	; 0x4c
 8007328:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800732a:	462b      	mov	r3, r5
 800732c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007330:	b112      	cbz	r2, 8007338 <_svfprintf_r+0x84>
 8007332:	2a25      	cmp	r2, #37	; 0x25
 8007334:	f040 8083 	bne.w	800743e <_svfprintf_r+0x18a>
 8007338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800733a:	1aee      	subs	r6, r5, r3
 800733c:	d00d      	beq.n	800735a <_svfprintf_r+0xa6>
 800733e:	e884 0048 	stmia.w	r4, {r3, r6}
 8007342:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007344:	4433      	add	r3, r6
 8007346:	9323      	str	r3, [sp, #140]	; 0x8c
 8007348:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800734a:	3301      	adds	r3, #1
 800734c:	2b07      	cmp	r3, #7
 800734e:	9322      	str	r3, [sp, #136]	; 0x88
 8007350:	dc77      	bgt.n	8007442 <_svfprintf_r+0x18e>
 8007352:	3408      	adds	r4, #8
 8007354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007356:	4433      	add	r3, r6
 8007358:	930b      	str	r3, [sp, #44]	; 0x2c
 800735a:	782b      	ldrb	r3, [r5, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	f000 8725 	beq.w	80081ac <_svfprintf_r+0xef8>
 8007362:	2300      	movs	r3, #0
 8007364:	1c69      	adds	r1, r5, #1
 8007366:	461a      	mov	r2, r3
 8007368:	f04f 3bff 	mov.w	fp, #4294967295
 800736c:	461d      	mov	r5, r3
 800736e:	200a      	movs	r0, #10
 8007370:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007374:	930c      	str	r3, [sp, #48]	; 0x30
 8007376:	1c4e      	adds	r6, r1, #1
 8007378:	7809      	ldrb	r1, [r1, #0]
 800737a:	9609      	str	r6, [sp, #36]	; 0x24
 800737c:	9106      	str	r1, [sp, #24]
 800737e:	9906      	ldr	r1, [sp, #24]
 8007380:	3920      	subs	r1, #32
 8007382:	2958      	cmp	r1, #88	; 0x58
 8007384:	f200 8414 	bhi.w	8007bb0 <_svfprintf_r+0x8fc>
 8007388:	e8df f011 	tbh	[pc, r1, lsl #1]
 800738c:	041200a5 	.word	0x041200a5
 8007390:	00aa0412 	.word	0x00aa0412
 8007394:	04120412 	.word	0x04120412
 8007398:	04120412 	.word	0x04120412
 800739c:	04120412 	.word	0x04120412
 80073a0:	006500ad 	.word	0x006500ad
 80073a4:	00b50412 	.word	0x00b50412
 80073a8:	041200b8 	.word	0x041200b8
 80073ac:	00d800d5 	.word	0x00d800d5
 80073b0:	00d800d8 	.word	0x00d800d8
 80073b4:	00d800d8 	.word	0x00d800d8
 80073b8:	00d800d8 	.word	0x00d800d8
 80073bc:	00d800d8 	.word	0x00d800d8
 80073c0:	04120412 	.word	0x04120412
 80073c4:	04120412 	.word	0x04120412
 80073c8:	04120412 	.word	0x04120412
 80073cc:	04120412 	.word	0x04120412
 80073d0:	04120412 	.word	0x04120412
 80073d4:	0122010c 	.word	0x0122010c
 80073d8:	01220412 	.word	0x01220412
 80073dc:	04120412 	.word	0x04120412
 80073e0:	04120412 	.word	0x04120412
 80073e4:	041200eb 	.word	0x041200eb
 80073e8:	033c0412 	.word	0x033c0412
 80073ec:	04120412 	.word	0x04120412
 80073f0:	04120412 	.word	0x04120412
 80073f4:	03a40412 	.word	0x03a40412
 80073f8:	04120412 	.word	0x04120412
 80073fc:	04120085 	.word	0x04120085
 8007400:	04120412 	.word	0x04120412
 8007404:	04120412 	.word	0x04120412
 8007408:	04120412 	.word	0x04120412
 800740c:	04120412 	.word	0x04120412
 8007410:	00fe0412 	.word	0x00fe0412
 8007414:	0122006b 	.word	0x0122006b
 8007418:	01220122 	.word	0x01220122
 800741c:	006b00ee 	.word	0x006b00ee
 8007420:	04120412 	.word	0x04120412
 8007424:	041200f1 	.word	0x041200f1
 8007428:	033e031e 	.word	0x033e031e
 800742c:	00f80372 	.word	0x00f80372
 8007430:	03830412 	.word	0x03830412
 8007434:	03a60412 	.word	0x03a60412
 8007438:	04120412 	.word	0x04120412
 800743c:	03be      	.short	0x03be
 800743e:	461d      	mov	r5, r3
 8007440:	e773      	b.n	800732a <_svfprintf_r+0x76>
 8007442:	aa21      	add	r2, sp, #132	; 0x84
 8007444:	4649      	mov	r1, r9
 8007446:	4650      	mov	r0, sl
 8007448:	f003 ffad 	bl	800b3a6 <__ssprint_r>
 800744c:	2800      	cmp	r0, #0
 800744e:	f040 868e 	bne.w	800816e <_svfprintf_r+0xeba>
 8007452:	ac2e      	add	r4, sp, #184	; 0xb8
 8007454:	e77e      	b.n	8007354 <_svfprintf_r+0xa0>
 8007456:	2301      	movs	r3, #1
 8007458:	222b      	movs	r2, #43	; 0x2b
 800745a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800745c:	e78b      	b.n	8007376 <_svfprintf_r+0xc2>
 800745e:	460f      	mov	r7, r1
 8007460:	e7fb      	b.n	800745a <_svfprintf_r+0x1a6>
 8007462:	b10b      	cbz	r3, 8007468 <_svfprintf_r+0x1b4>
 8007464:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007468:	06ae      	lsls	r6, r5, #26
 800746a:	f140 80a1 	bpl.w	80075b0 <_svfprintf_r+0x2fc>
 800746e:	3707      	adds	r7, #7
 8007470:	f027 0707 	bic.w	r7, r7, #7
 8007474:	f107 0308 	add.w	r3, r7, #8
 8007478:	9308      	str	r3, [sp, #32]
 800747a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800747e:	2e00      	cmp	r6, #0
 8007480:	f177 0300 	sbcs.w	r3, r7, #0
 8007484:	da05      	bge.n	8007492 <_svfprintf_r+0x1de>
 8007486:	232d      	movs	r3, #45	; 0x2d
 8007488:	4276      	negs	r6, r6
 800748a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800748e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8007492:	2301      	movs	r3, #1
 8007494:	e2c7      	b.n	8007a26 <_svfprintf_r+0x772>
 8007496:	b10b      	cbz	r3, 800749c <_svfprintf_r+0x1e8>
 8007498:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800749c:	4ba0      	ldr	r3, [pc, #640]	; (8007720 <_svfprintf_r+0x46c>)
 800749e:	9315      	str	r3, [sp, #84]	; 0x54
 80074a0:	06ab      	lsls	r3, r5, #26
 80074a2:	f140 8336 	bpl.w	8007b12 <_svfprintf_r+0x85e>
 80074a6:	3707      	adds	r7, #7
 80074a8:	f027 0707 	bic.w	r7, r7, #7
 80074ac:	f107 0308 	add.w	r3, r7, #8
 80074b0:	9308      	str	r3, [sp, #32]
 80074b2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80074b6:	07e8      	lsls	r0, r5, #31
 80074b8:	d50b      	bpl.n	80074d2 <_svfprintf_r+0x21e>
 80074ba:	ea56 0307 	orrs.w	r3, r6, r7
 80074be:	d008      	beq.n	80074d2 <_svfprintf_r+0x21e>
 80074c0:	2330      	movs	r3, #48	; 0x30
 80074c2:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80074c6:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80074ca:	f045 0502 	orr.w	r5, r5, #2
 80074ce:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 80074d2:	2302      	movs	r3, #2
 80074d4:	e2a4      	b.n	8007a20 <_svfprintf_r+0x76c>
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	d1bf      	bne.n	800745a <_svfprintf_r+0x1a6>
 80074da:	2301      	movs	r3, #1
 80074dc:	2220      	movs	r2, #32
 80074de:	e7bc      	b.n	800745a <_svfprintf_r+0x1a6>
 80074e0:	f045 0501 	orr.w	r5, r5, #1
 80074e4:	e7b9      	b.n	800745a <_svfprintf_r+0x1a6>
 80074e6:	683e      	ldr	r6, [r7, #0]
 80074e8:	1d39      	adds	r1, r7, #4
 80074ea:	2e00      	cmp	r6, #0
 80074ec:	960c      	str	r6, [sp, #48]	; 0x30
 80074ee:	dab6      	bge.n	800745e <_svfprintf_r+0x1aa>
 80074f0:	460f      	mov	r7, r1
 80074f2:	4276      	negs	r6, r6
 80074f4:	960c      	str	r6, [sp, #48]	; 0x30
 80074f6:	f045 0504 	orr.w	r5, r5, #4
 80074fa:	e7ae      	b.n	800745a <_svfprintf_r+0x1a6>
 80074fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074fe:	1c4e      	adds	r6, r1, #1
 8007500:	7809      	ldrb	r1, [r1, #0]
 8007502:	292a      	cmp	r1, #42	; 0x2a
 8007504:	9106      	str	r1, [sp, #24]
 8007506:	d010      	beq.n	800752a <_svfprintf_r+0x276>
 8007508:	f04f 0b00 	mov.w	fp, #0
 800750c:	9609      	str	r6, [sp, #36]	; 0x24
 800750e:	9906      	ldr	r1, [sp, #24]
 8007510:	3930      	subs	r1, #48	; 0x30
 8007512:	2909      	cmp	r1, #9
 8007514:	f63f af33 	bhi.w	800737e <_svfprintf_r+0xca>
 8007518:	fb00 1b0b 	mla	fp, r0, fp, r1
 800751c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800751e:	460e      	mov	r6, r1
 8007520:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007524:	9106      	str	r1, [sp, #24]
 8007526:	9609      	str	r6, [sp, #36]	; 0x24
 8007528:	e7f1      	b.n	800750e <_svfprintf_r+0x25a>
 800752a:	6839      	ldr	r1, [r7, #0]
 800752c:	9609      	str	r6, [sp, #36]	; 0x24
 800752e:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8007532:	3704      	adds	r7, #4
 8007534:	e791      	b.n	800745a <_svfprintf_r+0x1a6>
 8007536:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800753a:	e78e      	b.n	800745a <_svfprintf_r+0x1a6>
 800753c:	2100      	movs	r1, #0
 800753e:	910c      	str	r1, [sp, #48]	; 0x30
 8007540:	9906      	ldr	r1, [sp, #24]
 8007542:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007544:	3930      	subs	r1, #48	; 0x30
 8007546:	fb00 1106 	mla	r1, r0, r6, r1
 800754a:	910c      	str	r1, [sp, #48]	; 0x30
 800754c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800754e:	460e      	mov	r6, r1
 8007550:	f816 1b01 	ldrb.w	r1, [r6], #1
 8007554:	9106      	str	r1, [sp, #24]
 8007556:	9906      	ldr	r1, [sp, #24]
 8007558:	9609      	str	r6, [sp, #36]	; 0x24
 800755a:	3930      	subs	r1, #48	; 0x30
 800755c:	2909      	cmp	r1, #9
 800755e:	d9ef      	bls.n	8007540 <_svfprintf_r+0x28c>
 8007560:	e70d      	b.n	800737e <_svfprintf_r+0xca>
 8007562:	f045 0508 	orr.w	r5, r5, #8
 8007566:	e778      	b.n	800745a <_svfprintf_r+0x1a6>
 8007568:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800756c:	e775      	b.n	800745a <_svfprintf_r+0x1a6>
 800756e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007570:	7809      	ldrb	r1, [r1, #0]
 8007572:	296c      	cmp	r1, #108	; 0x6c
 8007574:	d105      	bne.n	8007582 <_svfprintf_r+0x2ce>
 8007576:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007578:	3101      	adds	r1, #1
 800757a:	9109      	str	r1, [sp, #36]	; 0x24
 800757c:	f045 0520 	orr.w	r5, r5, #32
 8007580:	e76b      	b.n	800745a <_svfprintf_r+0x1a6>
 8007582:	f045 0510 	orr.w	r5, r5, #16
 8007586:	e768      	b.n	800745a <_svfprintf_r+0x1a6>
 8007588:	2600      	movs	r6, #0
 800758a:	1d3b      	adds	r3, r7, #4
 800758c:	9308      	str	r3, [sp, #32]
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007594:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8007598:	f04f 0b01 	mov.w	fp, #1
 800759c:	4637      	mov	r7, r6
 800759e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80075a2:	e11c      	b.n	80077de <_svfprintf_r+0x52a>
 80075a4:	b10b      	cbz	r3, 80075aa <_svfprintf_r+0x2f6>
 80075a6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80075aa:	f045 0510 	orr.w	r5, r5, #16
 80075ae:	e75b      	b.n	8007468 <_svfprintf_r+0x1b4>
 80075b0:	f015 0f10 	tst.w	r5, #16
 80075b4:	f107 0304 	add.w	r3, r7, #4
 80075b8:	d003      	beq.n	80075c2 <_svfprintf_r+0x30e>
 80075ba:	683e      	ldr	r6, [r7, #0]
 80075bc:	9308      	str	r3, [sp, #32]
 80075be:	17f7      	asrs	r7, r6, #31
 80075c0:	e75d      	b.n	800747e <_svfprintf_r+0x1ca>
 80075c2:	683e      	ldr	r6, [r7, #0]
 80075c4:	f015 0f40 	tst.w	r5, #64	; 0x40
 80075c8:	9308      	str	r3, [sp, #32]
 80075ca:	bf18      	it	ne
 80075cc:	b236      	sxthne	r6, r6
 80075ce:	e7f6      	b.n	80075be <_svfprintf_r+0x30a>
 80075d0:	b10b      	cbz	r3, 80075d6 <_svfprintf_r+0x322>
 80075d2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80075d6:	3707      	adds	r7, #7
 80075d8:	f027 0707 	bic.w	r7, r7, #7
 80075dc:	f107 0308 	add.w	r3, r7, #8
 80075e0:	9308      	str	r3, [sp, #32]
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	f04f 32ff 	mov.w	r2, #4294967295
 80075e8:	930d      	str	r3, [sp, #52]	; 0x34
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80075ee:	930e      	str	r3, [sp, #56]	; 0x38
 80075f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075f2:	4638      	mov	r0, r7
 80075f4:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80075f8:	4631      	mov	r1, r6
 80075fa:	4b4a      	ldr	r3, [pc, #296]	; (8007724 <_svfprintf_r+0x470>)
 80075fc:	f7f9 fa6e 	bl	8000adc <__aeabi_dcmpun>
 8007600:	2800      	cmp	r0, #0
 8007602:	f040 85dc 	bne.w	80081be <_svfprintf_r+0xf0a>
 8007606:	f04f 32ff 	mov.w	r2, #4294967295
 800760a:	4b46      	ldr	r3, [pc, #280]	; (8007724 <_svfprintf_r+0x470>)
 800760c:	4638      	mov	r0, r7
 800760e:	4631      	mov	r1, r6
 8007610:	f7f9 fa46 	bl	8000aa0 <__aeabi_dcmple>
 8007614:	2800      	cmp	r0, #0
 8007616:	f040 85d2 	bne.w	80081be <_svfprintf_r+0xf0a>
 800761a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800761c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800761e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007620:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007622:	f7f9 fa33 	bl	8000a8c <__aeabi_dcmplt>
 8007626:	b110      	cbz	r0, 800762e <_svfprintf_r+0x37a>
 8007628:	232d      	movs	r3, #45	; 0x2d
 800762a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800762e:	4b3e      	ldr	r3, [pc, #248]	; (8007728 <_svfprintf_r+0x474>)
 8007630:	4a3e      	ldr	r2, [pc, #248]	; (800772c <_svfprintf_r+0x478>)
 8007632:	9906      	ldr	r1, [sp, #24]
 8007634:	f04f 0b03 	mov.w	fp, #3
 8007638:	2947      	cmp	r1, #71	; 0x47
 800763a:	bfcc      	ite	gt
 800763c:	4690      	movgt	r8, r2
 800763e:	4698      	movle	r8, r3
 8007640:	2600      	movs	r6, #0
 8007642:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8007646:	4637      	mov	r7, r6
 8007648:	e0c9      	b.n	80077de <_svfprintf_r+0x52a>
 800764a:	f1bb 3fff 	cmp.w	fp, #4294967295
 800764e:	d026      	beq.n	800769e <_svfprintf_r+0x3ea>
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	f023 0320 	bic.w	r3, r3, #32
 8007656:	2b47      	cmp	r3, #71	; 0x47
 8007658:	d104      	bne.n	8007664 <_svfprintf_r+0x3b0>
 800765a:	f1bb 0f00 	cmp.w	fp, #0
 800765e:	bf08      	it	eq
 8007660:	f04f 0b01 	moveq.w	fp, #1
 8007664:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8007668:	9317      	str	r3, [sp, #92]	; 0x5c
 800766a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800766c:	1e1f      	subs	r7, r3, #0
 800766e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007670:	bfa8      	it	ge
 8007672:	9710      	strge	r7, [sp, #64]	; 0x40
 8007674:	930f      	str	r3, [sp, #60]	; 0x3c
 8007676:	bfbd      	ittte	lt
 8007678:	463b      	movlt	r3, r7
 800767a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800767e:	9310      	strlt	r3, [sp, #64]	; 0x40
 8007680:	2300      	movge	r3, #0
 8007682:	bfb8      	it	lt
 8007684:	232d      	movlt	r3, #45	; 0x2d
 8007686:	9316      	str	r3, [sp, #88]	; 0x58
 8007688:	9b06      	ldr	r3, [sp, #24]
 800768a:	f023 0720 	bic.w	r7, r3, #32
 800768e:	2f46      	cmp	r7, #70	; 0x46
 8007690:	d008      	beq.n	80076a4 <_svfprintf_r+0x3f0>
 8007692:	2f45      	cmp	r7, #69	; 0x45
 8007694:	d142      	bne.n	800771c <_svfprintf_r+0x468>
 8007696:	f10b 0601 	add.w	r6, fp, #1
 800769a:	2302      	movs	r3, #2
 800769c:	e004      	b.n	80076a8 <_svfprintf_r+0x3f4>
 800769e:	f04f 0b06 	mov.w	fp, #6
 80076a2:	e7df      	b.n	8007664 <_svfprintf_r+0x3b0>
 80076a4:	465e      	mov	r6, fp
 80076a6:	2303      	movs	r3, #3
 80076a8:	aa1f      	add	r2, sp, #124	; 0x7c
 80076aa:	9204      	str	r2, [sp, #16]
 80076ac:	aa1c      	add	r2, sp, #112	; 0x70
 80076ae:	9203      	str	r2, [sp, #12]
 80076b0:	aa1b      	add	r2, sp, #108	; 0x6c
 80076b2:	9202      	str	r2, [sp, #8]
 80076b4:	e88d 0048 	stmia.w	sp, {r3, r6}
 80076b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076bc:	4650      	mov	r0, sl
 80076be:	f001 ff3b 	bl	8009538 <_dtoa_r>
 80076c2:	2f47      	cmp	r7, #71	; 0x47
 80076c4:	4680      	mov	r8, r0
 80076c6:	d102      	bne.n	80076ce <_svfprintf_r+0x41a>
 80076c8:	07e8      	lsls	r0, r5, #31
 80076ca:	f140 8585 	bpl.w	80081d8 <_svfprintf_r+0xf24>
 80076ce:	eb08 0306 	add.w	r3, r8, r6
 80076d2:	2f46      	cmp	r7, #70	; 0x46
 80076d4:	9307      	str	r3, [sp, #28]
 80076d6:	d111      	bne.n	80076fc <_svfprintf_r+0x448>
 80076d8:	f898 3000 	ldrb.w	r3, [r8]
 80076dc:	2b30      	cmp	r3, #48	; 0x30
 80076de:	d109      	bne.n	80076f4 <_svfprintf_r+0x440>
 80076e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80076e4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80076e6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80076e8:	f7f9 f9c6 	bl	8000a78 <__aeabi_dcmpeq>
 80076ec:	b910      	cbnz	r0, 80076f4 <_svfprintf_r+0x440>
 80076ee:	f1c6 0601 	rsb	r6, r6, #1
 80076f2:	961b      	str	r6, [sp, #108]	; 0x6c
 80076f4:	9a07      	ldr	r2, [sp, #28]
 80076f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80076f8:	441a      	add	r2, r3
 80076fa:	9207      	str	r2, [sp, #28]
 80076fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007700:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007702:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007704:	f7f9 f9b8 	bl	8000a78 <__aeabi_dcmpeq>
 8007708:	b990      	cbnz	r0, 8007730 <_svfprintf_r+0x47c>
 800770a:	2230      	movs	r2, #48	; 0x30
 800770c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800770e:	9907      	ldr	r1, [sp, #28]
 8007710:	4299      	cmp	r1, r3
 8007712:	d90f      	bls.n	8007734 <_svfprintf_r+0x480>
 8007714:	1c59      	adds	r1, r3, #1
 8007716:	911f      	str	r1, [sp, #124]	; 0x7c
 8007718:	701a      	strb	r2, [r3, #0]
 800771a:	e7f7      	b.n	800770c <_svfprintf_r+0x458>
 800771c:	465e      	mov	r6, fp
 800771e:	e7bc      	b.n	800769a <_svfprintf_r+0x3e6>
 8007720:	0800baaa 	.word	0x0800baaa
 8007724:	7fefffff 	.word	0x7fefffff
 8007728:	0800ba9a 	.word	0x0800ba9a
 800772c:	0800ba9e 	.word	0x0800ba9e
 8007730:	9b07      	ldr	r3, [sp, #28]
 8007732:	931f      	str	r3, [sp, #124]	; 0x7c
 8007734:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007736:	2f47      	cmp	r7, #71	; 0x47
 8007738:	eba3 0308 	sub.w	r3, r3, r8
 800773c:	9307      	str	r3, [sp, #28]
 800773e:	f040 8100 	bne.w	8007942 <_svfprintf_r+0x68e>
 8007742:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007744:	1cd9      	adds	r1, r3, #3
 8007746:	db02      	blt.n	800774e <_svfprintf_r+0x49a>
 8007748:	459b      	cmp	fp, r3
 800774a:	f280 8126 	bge.w	800799a <_svfprintf_r+0x6e6>
 800774e:	9b06      	ldr	r3, [sp, #24]
 8007750:	3b02      	subs	r3, #2
 8007752:	9306      	str	r3, [sp, #24]
 8007754:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007756:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800775a:	1e53      	subs	r3, r2, #1
 800775c:	2b00      	cmp	r3, #0
 800775e:	bfa8      	it	ge
 8007760:	222b      	movge	r2, #43	; 0x2b
 8007762:	931b      	str	r3, [sp, #108]	; 0x6c
 8007764:	bfbc      	itt	lt
 8007766:	f1c2 0301 	rsblt	r3, r2, #1
 800776a:	222d      	movlt	r2, #45	; 0x2d
 800776c:	2b09      	cmp	r3, #9
 800776e:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8007772:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8007776:	f340 8100 	ble.w	800797a <_svfprintf_r+0x6c6>
 800777a:	260a      	movs	r6, #10
 800777c:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8007780:	fb93 f0f6 	sdiv	r0, r3, r6
 8007784:	fb06 3310 	mls	r3, r6, r0, r3
 8007788:	2809      	cmp	r0, #9
 800778a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800778e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007792:	f102 31ff 	add.w	r1, r2, #4294967295
 8007796:	4603      	mov	r3, r0
 8007798:	f300 80e8 	bgt.w	800796c <_svfprintf_r+0x6b8>
 800779c:	3330      	adds	r3, #48	; 0x30
 800779e:	f801 3c01 	strb.w	r3, [r1, #-1]
 80077a2:	3a02      	subs	r2, #2
 80077a4:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80077a8:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80077ac:	4282      	cmp	r2, r0
 80077ae:	4619      	mov	r1, r3
 80077b0:	f0c0 80de 	bcc.w	8007970 <_svfprintf_r+0x6bc>
 80077b4:	9a07      	ldr	r2, [sp, #28]
 80077b6:	ab1d      	add	r3, sp, #116	; 0x74
 80077b8:	1acb      	subs	r3, r1, r3
 80077ba:	2a01      	cmp	r2, #1
 80077bc:	9314      	str	r3, [sp, #80]	; 0x50
 80077be:	eb03 0b02 	add.w	fp, r3, r2
 80077c2:	dc02      	bgt.n	80077ca <_svfprintf_r+0x516>
 80077c4:	f015 0701 	ands.w	r7, r5, #1
 80077c8:	d002      	beq.n	80077d0 <_svfprintf_r+0x51c>
 80077ca:	2700      	movs	r7, #0
 80077cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ce:	449b      	add	fp, r3
 80077d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077d2:	b113      	cbz	r3, 80077da <_svfprintf_r+0x526>
 80077d4:	232d      	movs	r3, #45	; 0x2d
 80077d6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80077da:	2600      	movs	r6, #0
 80077dc:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80077de:	455e      	cmp	r6, fp
 80077e0:	4633      	mov	r3, r6
 80077e2:	bfb8      	it	lt
 80077e4:	465b      	movlt	r3, fp
 80077e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80077e8:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80077ec:	b113      	cbz	r3, 80077f4 <_svfprintf_r+0x540>
 80077ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077f0:	3301      	adds	r3, #1
 80077f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80077f4:	f015 0302 	ands.w	r3, r5, #2
 80077f8:	9316      	str	r3, [sp, #88]	; 0x58
 80077fa:	bf1e      	ittt	ne
 80077fc:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 80077fe:	3302      	addne	r3, #2
 8007800:	930f      	strne	r3, [sp, #60]	; 0x3c
 8007802:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8007806:	9317      	str	r3, [sp, #92]	; 0x5c
 8007808:	d118      	bne.n	800783c <_svfprintf_r+0x588>
 800780a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800780c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800780e:	1a9b      	subs	r3, r3, r2
 8007810:	2b00      	cmp	r3, #0
 8007812:	9310      	str	r3, [sp, #64]	; 0x40
 8007814:	dd12      	ble.n	800783c <_svfprintf_r+0x588>
 8007816:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007818:	2b10      	cmp	r3, #16
 800781a:	4bab      	ldr	r3, [pc, #684]	; (8007ac8 <_svfprintf_r+0x814>)
 800781c:	6023      	str	r3, [r4, #0]
 800781e:	f300 81d9 	bgt.w	8007bd4 <_svfprintf_r+0x920>
 8007822:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007824:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007826:	6063      	str	r3, [r4, #4]
 8007828:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800782a:	4413      	add	r3, r2
 800782c:	9323      	str	r3, [sp, #140]	; 0x8c
 800782e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007830:	3301      	adds	r3, #1
 8007832:	2b07      	cmp	r3, #7
 8007834:	9322      	str	r3, [sp, #136]	; 0x88
 8007836:	f300 81e6 	bgt.w	8007c06 <_svfprintf_r+0x952>
 800783a:	3408      	adds	r4, #8
 800783c:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8007840:	b173      	cbz	r3, 8007860 <_svfprintf_r+0x5ac>
 8007842:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8007846:	6023      	str	r3, [r4, #0]
 8007848:	2301      	movs	r3, #1
 800784a:	6063      	str	r3, [r4, #4]
 800784c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800784e:	3301      	adds	r3, #1
 8007850:	9323      	str	r3, [sp, #140]	; 0x8c
 8007852:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007854:	3301      	adds	r3, #1
 8007856:	2b07      	cmp	r3, #7
 8007858:	9322      	str	r3, [sp, #136]	; 0x88
 800785a:	f300 81de 	bgt.w	8007c1a <_svfprintf_r+0x966>
 800785e:	3408      	adds	r4, #8
 8007860:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007862:	b16b      	cbz	r3, 8007880 <_svfprintf_r+0x5cc>
 8007864:	ab1a      	add	r3, sp, #104	; 0x68
 8007866:	6023      	str	r3, [r4, #0]
 8007868:	2302      	movs	r3, #2
 800786a:	6063      	str	r3, [r4, #4]
 800786c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800786e:	3302      	adds	r3, #2
 8007870:	9323      	str	r3, [sp, #140]	; 0x8c
 8007872:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007874:	3301      	adds	r3, #1
 8007876:	2b07      	cmp	r3, #7
 8007878:	9322      	str	r3, [sp, #136]	; 0x88
 800787a:	f300 81d8 	bgt.w	8007c2e <_svfprintf_r+0x97a>
 800787e:	3408      	adds	r4, #8
 8007880:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007882:	2b80      	cmp	r3, #128	; 0x80
 8007884:	d118      	bne.n	80078b8 <_svfprintf_r+0x604>
 8007886:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007888:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800788a:	1a9b      	subs	r3, r3, r2
 800788c:	2b00      	cmp	r3, #0
 800788e:	9310      	str	r3, [sp, #64]	; 0x40
 8007890:	dd12      	ble.n	80078b8 <_svfprintf_r+0x604>
 8007892:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007894:	2b10      	cmp	r3, #16
 8007896:	4b8d      	ldr	r3, [pc, #564]	; (8007acc <_svfprintf_r+0x818>)
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	f300 81d2 	bgt.w	8007c42 <_svfprintf_r+0x98e>
 800789e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078a2:	6063      	str	r3, [r4, #4]
 80078a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078a6:	4413      	add	r3, r2
 80078a8:	9323      	str	r3, [sp, #140]	; 0x8c
 80078aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078ac:	3301      	adds	r3, #1
 80078ae:	2b07      	cmp	r3, #7
 80078b0:	9322      	str	r3, [sp, #136]	; 0x88
 80078b2:	f300 81df 	bgt.w	8007c74 <_svfprintf_r+0x9c0>
 80078b6:	3408      	adds	r4, #8
 80078b8:	eba6 060b 	sub.w	r6, r6, fp
 80078bc:	2e00      	cmp	r6, #0
 80078be:	dd0f      	ble.n	80078e0 <_svfprintf_r+0x62c>
 80078c0:	4b82      	ldr	r3, [pc, #520]	; (8007acc <_svfprintf_r+0x818>)
 80078c2:	2e10      	cmp	r6, #16
 80078c4:	6023      	str	r3, [r4, #0]
 80078c6:	f300 81df 	bgt.w	8007c88 <_svfprintf_r+0x9d4>
 80078ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078cc:	9823      	ldr	r0, [sp, #140]	; 0x8c
 80078ce:	3301      	adds	r3, #1
 80078d0:	6066      	str	r6, [r4, #4]
 80078d2:	2b07      	cmp	r3, #7
 80078d4:	4406      	add	r6, r0
 80078d6:	9623      	str	r6, [sp, #140]	; 0x8c
 80078d8:	9322      	str	r3, [sp, #136]	; 0x88
 80078da:	f300 81ec 	bgt.w	8007cb6 <_svfprintf_r+0xa02>
 80078de:	3408      	adds	r4, #8
 80078e0:	05eb      	lsls	r3, r5, #23
 80078e2:	f100 81f2 	bmi.w	8007cca <_svfprintf_r+0xa16>
 80078e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078e8:	e884 0900 	stmia.w	r4, {r8, fp}
 80078ec:	445b      	add	r3, fp
 80078ee:	9323      	str	r3, [sp, #140]	; 0x8c
 80078f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078f2:	3301      	adds	r3, #1
 80078f4:	2b07      	cmp	r3, #7
 80078f6:	9322      	str	r3, [sp, #136]	; 0x88
 80078f8:	f340 8419 	ble.w	800812e <_svfprintf_r+0xe7a>
 80078fc:	aa21      	add	r2, sp, #132	; 0x84
 80078fe:	4649      	mov	r1, r9
 8007900:	4650      	mov	r0, sl
 8007902:	f003 fd50 	bl	800b3a6 <__ssprint_r>
 8007906:	2800      	cmp	r0, #0
 8007908:	f040 8431 	bne.w	800816e <_svfprintf_r+0xeba>
 800790c:	ac2e      	add	r4, sp, #184	; 0xb8
 800790e:	076b      	lsls	r3, r5, #29
 8007910:	f100 8410 	bmi.w	8008134 <_svfprintf_r+0xe80>
 8007914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007916:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007918:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800791a:	428a      	cmp	r2, r1
 800791c:	bfac      	ite	ge
 800791e:	189b      	addge	r3, r3, r2
 8007920:	185b      	addlt	r3, r3, r1
 8007922:	930b      	str	r3, [sp, #44]	; 0x2c
 8007924:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007926:	b13b      	cbz	r3, 8007938 <_svfprintf_r+0x684>
 8007928:	aa21      	add	r2, sp, #132	; 0x84
 800792a:	4649      	mov	r1, r9
 800792c:	4650      	mov	r0, sl
 800792e:	f003 fd3a 	bl	800b3a6 <__ssprint_r>
 8007932:	2800      	cmp	r0, #0
 8007934:	f040 841b 	bne.w	800816e <_svfprintf_r+0xeba>
 8007938:	2300      	movs	r3, #0
 800793a:	9f08      	ldr	r7, [sp, #32]
 800793c:	9322      	str	r3, [sp, #136]	; 0x88
 800793e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007940:	e4f2      	b.n	8007328 <_svfprintf_r+0x74>
 8007942:	9b06      	ldr	r3, [sp, #24]
 8007944:	2b65      	cmp	r3, #101	; 0x65
 8007946:	f77f af05 	ble.w	8007754 <_svfprintf_r+0x4a0>
 800794a:	9b06      	ldr	r3, [sp, #24]
 800794c:	2b66      	cmp	r3, #102	; 0x66
 800794e:	d124      	bne.n	800799a <_svfprintf_r+0x6e6>
 8007950:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007952:	2b00      	cmp	r3, #0
 8007954:	dd19      	ble.n	800798a <_svfprintf_r+0x6d6>
 8007956:	f1bb 0f00 	cmp.w	fp, #0
 800795a:	d101      	bne.n	8007960 <_svfprintf_r+0x6ac>
 800795c:	07ea      	lsls	r2, r5, #31
 800795e:	d502      	bpl.n	8007966 <_svfprintf_r+0x6b2>
 8007960:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007962:	4413      	add	r3, r2
 8007964:	445b      	add	r3, fp
 8007966:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8007968:	469b      	mov	fp, r3
 800796a:	e731      	b.n	80077d0 <_svfprintf_r+0x51c>
 800796c:	460a      	mov	r2, r1
 800796e:	e707      	b.n	8007780 <_svfprintf_r+0x4cc>
 8007970:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007974:	f803 1b01 	strb.w	r1, [r3], #1
 8007978:	e718      	b.n	80077ac <_svfprintf_r+0x4f8>
 800797a:	2230      	movs	r2, #48	; 0x30
 800797c:	4413      	add	r3, r2
 800797e:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8007982:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8007986:	a91e      	add	r1, sp, #120	; 0x78
 8007988:	e714      	b.n	80077b4 <_svfprintf_r+0x500>
 800798a:	f1bb 0f00 	cmp.w	fp, #0
 800798e:	d101      	bne.n	8007994 <_svfprintf_r+0x6e0>
 8007990:	07eb      	lsls	r3, r5, #31
 8007992:	d515      	bpl.n	80079c0 <_svfprintf_r+0x70c>
 8007994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007996:	3301      	adds	r3, #1
 8007998:	e7e4      	b.n	8007964 <_svfprintf_r+0x6b0>
 800799a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800799c:	9b07      	ldr	r3, [sp, #28]
 800799e:	429a      	cmp	r2, r3
 80079a0:	db06      	blt.n	80079b0 <_svfprintf_r+0x6fc>
 80079a2:	07ef      	lsls	r7, r5, #31
 80079a4:	d50e      	bpl.n	80079c4 <_svfprintf_r+0x710>
 80079a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079a8:	4413      	add	r3, r2
 80079aa:	2267      	movs	r2, #103	; 0x67
 80079ac:	9206      	str	r2, [sp, #24]
 80079ae:	e7da      	b.n	8007966 <_svfprintf_r+0x6b2>
 80079b0:	9b07      	ldr	r3, [sp, #28]
 80079b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079b4:	2a00      	cmp	r2, #0
 80079b6:	440b      	add	r3, r1
 80079b8:	dcf7      	bgt.n	80079aa <_svfprintf_r+0x6f6>
 80079ba:	f1c2 0201 	rsb	r2, r2, #1
 80079be:	e7f3      	b.n	80079a8 <_svfprintf_r+0x6f4>
 80079c0:	2301      	movs	r3, #1
 80079c2:	e7d0      	b.n	8007966 <_svfprintf_r+0x6b2>
 80079c4:	4613      	mov	r3, r2
 80079c6:	e7f0      	b.n	80079aa <_svfprintf_r+0x6f6>
 80079c8:	b10b      	cbz	r3, 80079ce <_svfprintf_r+0x71a>
 80079ca:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80079ce:	f015 0f20 	tst.w	r5, #32
 80079d2:	f107 0304 	add.w	r3, r7, #4
 80079d6:	d008      	beq.n	80079ea <_svfprintf_r+0x736>
 80079d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	17ce      	asrs	r6, r1, #31
 80079de:	4608      	mov	r0, r1
 80079e0:	4631      	mov	r1, r6
 80079e2:	e9c2 0100 	strd	r0, r1, [r2]
 80079e6:	461f      	mov	r7, r3
 80079e8:	e49e      	b.n	8007328 <_svfprintf_r+0x74>
 80079ea:	06ee      	lsls	r6, r5, #27
 80079ec:	d503      	bpl.n	80079f6 <_svfprintf_r+0x742>
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079f2:	6011      	str	r1, [r2, #0]
 80079f4:	e7f7      	b.n	80079e6 <_svfprintf_r+0x732>
 80079f6:	0668      	lsls	r0, r5, #25
 80079f8:	d5f9      	bpl.n	80079ee <_svfprintf_r+0x73a>
 80079fa:	683a      	ldr	r2, [r7, #0]
 80079fc:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8007a00:	8011      	strh	r1, [r2, #0]
 8007a02:	e7f0      	b.n	80079e6 <_svfprintf_r+0x732>
 8007a04:	f045 0510 	orr.w	r5, r5, #16
 8007a08:	f015 0320 	ands.w	r3, r5, #32
 8007a0c:	d022      	beq.n	8007a54 <_svfprintf_r+0x7a0>
 8007a0e:	3707      	adds	r7, #7
 8007a10:	f027 0707 	bic.w	r7, r7, #7
 8007a14:	f107 0308 	add.w	r3, r7, #8
 8007a18:	9308      	str	r3, [sp, #32]
 8007a1a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007a1e:	2300      	movs	r3, #0
 8007a20:	2200      	movs	r2, #0
 8007a22:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007a26:	f1bb 3fff 	cmp.w	fp, #4294967295
 8007a2a:	f000 83db 	beq.w	80081e4 <_svfprintf_r+0xf30>
 8007a2e:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8007a32:	920f      	str	r2, [sp, #60]	; 0x3c
 8007a34:	ea56 0207 	orrs.w	r2, r6, r7
 8007a38:	f040 83d9 	bne.w	80081ee <_svfprintf_r+0xf3a>
 8007a3c:	f1bb 0f00 	cmp.w	fp, #0
 8007a40:	f000 80aa 	beq.w	8007b98 <_svfprintf_r+0x8e4>
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d076      	beq.n	8007b36 <_svfprintf_r+0x882>
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	f000 8091 	beq.w	8007b70 <_svfprintf_r+0x8bc>
 8007a4e:	2600      	movs	r6, #0
 8007a50:	2700      	movs	r7, #0
 8007a52:	e3d2      	b.n	80081fa <_svfprintf_r+0xf46>
 8007a54:	1d3a      	adds	r2, r7, #4
 8007a56:	f015 0110 	ands.w	r1, r5, #16
 8007a5a:	9208      	str	r2, [sp, #32]
 8007a5c:	d002      	beq.n	8007a64 <_svfprintf_r+0x7b0>
 8007a5e:	683e      	ldr	r6, [r7, #0]
 8007a60:	2700      	movs	r7, #0
 8007a62:	e7dd      	b.n	8007a20 <_svfprintf_r+0x76c>
 8007a64:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8007a68:	d0f9      	beq.n	8007a5e <_svfprintf_r+0x7aa>
 8007a6a:	883e      	ldrh	r6, [r7, #0]
 8007a6c:	2700      	movs	r7, #0
 8007a6e:	e7d6      	b.n	8007a1e <_svfprintf_r+0x76a>
 8007a70:	1d3b      	adds	r3, r7, #4
 8007a72:	9308      	str	r3, [sp, #32]
 8007a74:	2330      	movs	r3, #48	; 0x30
 8007a76:	2278      	movs	r2, #120	; 0x78
 8007a78:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8007a7c:	4b14      	ldr	r3, [pc, #80]	; (8007ad0 <_svfprintf_r+0x81c>)
 8007a7e:	683e      	ldr	r6, [r7, #0]
 8007a80:	9315      	str	r3, [sp, #84]	; 0x54
 8007a82:	2700      	movs	r7, #0
 8007a84:	f045 0502 	orr.w	r5, r5, #2
 8007a88:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8007a8c:	2302      	movs	r3, #2
 8007a8e:	9206      	str	r2, [sp, #24]
 8007a90:	e7c6      	b.n	8007a20 <_svfprintf_r+0x76c>
 8007a92:	2600      	movs	r6, #0
 8007a94:	1d3b      	adds	r3, r7, #4
 8007a96:	f1bb 3fff 	cmp.w	fp, #4294967295
 8007a9a:	9308      	str	r3, [sp, #32]
 8007a9c:	f8d7 8000 	ldr.w	r8, [r7]
 8007aa0:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007aa4:	d00a      	beq.n	8007abc <_svfprintf_r+0x808>
 8007aa6:	465a      	mov	r2, fp
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4640      	mov	r0, r8
 8007aac:	f002 ffbc 	bl	800aa28 <memchr>
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	f000 808d 	beq.w	8007bd0 <_svfprintf_r+0x91c>
 8007ab6:	eba0 0b08 	sub.w	fp, r0, r8
 8007aba:	e5c4      	b.n	8007646 <_svfprintf_r+0x392>
 8007abc:	4640      	mov	r0, r8
 8007abe:	f7f8 fbb3 	bl	8000228 <strlen>
 8007ac2:	4683      	mov	fp, r0
 8007ac4:	e5bf      	b.n	8007646 <_svfprintf_r+0x392>
 8007ac6:	bf00      	nop
 8007ac8:	0800bace 	.word	0x0800bace
 8007acc:	0800bade 	.word	0x0800bade
 8007ad0:	0800babb 	.word	0x0800babb
 8007ad4:	f045 0510 	orr.w	r5, r5, #16
 8007ad8:	06a9      	lsls	r1, r5, #26
 8007ada:	d509      	bpl.n	8007af0 <_svfprintf_r+0x83c>
 8007adc:	3707      	adds	r7, #7
 8007ade:	f027 0707 	bic.w	r7, r7, #7
 8007ae2:	f107 0308 	add.w	r3, r7, #8
 8007ae6:	9308      	str	r3, [sp, #32]
 8007ae8:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007aec:	2301      	movs	r3, #1
 8007aee:	e797      	b.n	8007a20 <_svfprintf_r+0x76c>
 8007af0:	1d3b      	adds	r3, r7, #4
 8007af2:	f015 0f10 	tst.w	r5, #16
 8007af6:	9308      	str	r3, [sp, #32]
 8007af8:	d001      	beq.n	8007afe <_svfprintf_r+0x84a>
 8007afa:	683e      	ldr	r6, [r7, #0]
 8007afc:	e002      	b.n	8007b04 <_svfprintf_r+0x850>
 8007afe:	066a      	lsls	r2, r5, #25
 8007b00:	d5fb      	bpl.n	8007afa <_svfprintf_r+0x846>
 8007b02:	883e      	ldrh	r6, [r7, #0]
 8007b04:	2700      	movs	r7, #0
 8007b06:	e7f1      	b.n	8007aec <_svfprintf_r+0x838>
 8007b08:	b10b      	cbz	r3, 8007b0e <_svfprintf_r+0x85a>
 8007b0a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007b0e:	4ba3      	ldr	r3, [pc, #652]	; (8007d9c <_svfprintf_r+0xae8>)
 8007b10:	e4c5      	b.n	800749e <_svfprintf_r+0x1ea>
 8007b12:	1d3b      	adds	r3, r7, #4
 8007b14:	f015 0f10 	tst.w	r5, #16
 8007b18:	9308      	str	r3, [sp, #32]
 8007b1a:	d001      	beq.n	8007b20 <_svfprintf_r+0x86c>
 8007b1c:	683e      	ldr	r6, [r7, #0]
 8007b1e:	e002      	b.n	8007b26 <_svfprintf_r+0x872>
 8007b20:	066e      	lsls	r6, r5, #25
 8007b22:	d5fb      	bpl.n	8007b1c <_svfprintf_r+0x868>
 8007b24:	883e      	ldrh	r6, [r7, #0]
 8007b26:	2700      	movs	r7, #0
 8007b28:	e4c5      	b.n	80074b6 <_svfprintf_r+0x202>
 8007b2a:	4643      	mov	r3, r8
 8007b2c:	e366      	b.n	80081fc <_svfprintf_r+0xf48>
 8007b2e:	2f00      	cmp	r7, #0
 8007b30:	bf08      	it	eq
 8007b32:	2e0a      	cmpeq	r6, #10
 8007b34:	d205      	bcs.n	8007b42 <_svfprintf_r+0x88e>
 8007b36:	3630      	adds	r6, #48	; 0x30
 8007b38:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8007b3c:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8007b40:	e377      	b.n	8008232 <_svfprintf_r+0xf7e>
 8007b42:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8007b46:	4630      	mov	r0, r6
 8007b48:	4639      	mov	r1, r7
 8007b4a:	220a      	movs	r2, #10
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	f7f9 fa81 	bl	8001054 <__aeabi_uldivmod>
 8007b52:	3230      	adds	r2, #48	; 0x30
 8007b54:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8007b58:	2300      	movs	r3, #0
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	4639      	mov	r1, r7
 8007b5e:	220a      	movs	r2, #10
 8007b60:	f7f9 fa78 	bl	8001054 <__aeabi_uldivmod>
 8007b64:	4606      	mov	r6, r0
 8007b66:	460f      	mov	r7, r1
 8007b68:	ea56 0307 	orrs.w	r3, r6, r7
 8007b6c:	d1eb      	bne.n	8007b46 <_svfprintf_r+0x892>
 8007b6e:	e360      	b.n	8008232 <_svfprintf_r+0xf7e>
 8007b70:	2600      	movs	r6, #0
 8007b72:	2700      	movs	r7, #0
 8007b74:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8007b78:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007b7a:	f006 030f 	and.w	r3, r6, #15
 8007b7e:	5cd3      	ldrb	r3, [r2, r3]
 8007b80:	093a      	lsrs	r2, r7, #4
 8007b82:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8007b86:	0933      	lsrs	r3, r6, #4
 8007b88:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007b8c:	461e      	mov	r6, r3
 8007b8e:	4617      	mov	r7, r2
 8007b90:	ea56 0307 	orrs.w	r3, r6, r7
 8007b94:	d1f0      	bne.n	8007b78 <_svfprintf_r+0x8c4>
 8007b96:	e34c      	b.n	8008232 <_svfprintf_r+0xf7e>
 8007b98:	b93b      	cbnz	r3, 8007baa <_svfprintf_r+0x8f6>
 8007b9a:	07ea      	lsls	r2, r5, #31
 8007b9c:	d505      	bpl.n	8007baa <_svfprintf_r+0x8f6>
 8007b9e:	2330      	movs	r3, #48	; 0x30
 8007ba0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8007ba4:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8007ba8:	e343      	b.n	8008232 <_svfprintf_r+0xf7e>
 8007baa:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8007bae:	e340      	b.n	8008232 <_svfprintf_r+0xf7e>
 8007bb0:	b10b      	cbz	r3, 8007bb6 <_svfprintf_r+0x902>
 8007bb2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8007bb6:	9b06      	ldr	r3, [sp, #24]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 82f7 	beq.w	80081ac <_svfprintf_r+0xef8>
 8007bbe:	2600      	movs	r6, #0
 8007bc0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007bc4:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8007bc8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8007bcc:	9708      	str	r7, [sp, #32]
 8007bce:	e4e3      	b.n	8007598 <_svfprintf_r+0x2e4>
 8007bd0:	4606      	mov	r6, r0
 8007bd2:	e538      	b.n	8007646 <_svfprintf_r+0x392>
 8007bd4:	2310      	movs	r3, #16
 8007bd6:	6063      	str	r3, [r4, #4]
 8007bd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007bda:	3310      	adds	r3, #16
 8007bdc:	9323      	str	r3, [sp, #140]	; 0x8c
 8007bde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007be0:	3301      	adds	r3, #1
 8007be2:	2b07      	cmp	r3, #7
 8007be4:	9322      	str	r3, [sp, #136]	; 0x88
 8007be6:	dc04      	bgt.n	8007bf2 <_svfprintf_r+0x93e>
 8007be8:	3408      	adds	r4, #8
 8007bea:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007bec:	3b10      	subs	r3, #16
 8007bee:	9310      	str	r3, [sp, #64]	; 0x40
 8007bf0:	e611      	b.n	8007816 <_svfprintf_r+0x562>
 8007bf2:	aa21      	add	r2, sp, #132	; 0x84
 8007bf4:	4649      	mov	r1, r9
 8007bf6:	4650      	mov	r0, sl
 8007bf8:	f003 fbd5 	bl	800b3a6 <__ssprint_r>
 8007bfc:	2800      	cmp	r0, #0
 8007bfe:	f040 82b6 	bne.w	800816e <_svfprintf_r+0xeba>
 8007c02:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c04:	e7f1      	b.n	8007bea <_svfprintf_r+0x936>
 8007c06:	aa21      	add	r2, sp, #132	; 0x84
 8007c08:	4649      	mov	r1, r9
 8007c0a:	4650      	mov	r0, sl
 8007c0c:	f003 fbcb 	bl	800b3a6 <__ssprint_r>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	f040 82ac 	bne.w	800816e <_svfprintf_r+0xeba>
 8007c16:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c18:	e610      	b.n	800783c <_svfprintf_r+0x588>
 8007c1a:	aa21      	add	r2, sp, #132	; 0x84
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	4650      	mov	r0, sl
 8007c20:	f003 fbc1 	bl	800b3a6 <__ssprint_r>
 8007c24:	2800      	cmp	r0, #0
 8007c26:	f040 82a2 	bne.w	800816e <_svfprintf_r+0xeba>
 8007c2a:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c2c:	e618      	b.n	8007860 <_svfprintf_r+0x5ac>
 8007c2e:	aa21      	add	r2, sp, #132	; 0x84
 8007c30:	4649      	mov	r1, r9
 8007c32:	4650      	mov	r0, sl
 8007c34:	f003 fbb7 	bl	800b3a6 <__ssprint_r>
 8007c38:	2800      	cmp	r0, #0
 8007c3a:	f040 8298 	bne.w	800816e <_svfprintf_r+0xeba>
 8007c3e:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c40:	e61e      	b.n	8007880 <_svfprintf_r+0x5cc>
 8007c42:	2310      	movs	r3, #16
 8007c44:	6063      	str	r3, [r4, #4]
 8007c46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c48:	3310      	adds	r3, #16
 8007c4a:	9323      	str	r3, [sp, #140]	; 0x8c
 8007c4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c4e:	3301      	adds	r3, #1
 8007c50:	2b07      	cmp	r3, #7
 8007c52:	9322      	str	r3, [sp, #136]	; 0x88
 8007c54:	dc04      	bgt.n	8007c60 <_svfprintf_r+0x9ac>
 8007c56:	3408      	adds	r4, #8
 8007c58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c5a:	3b10      	subs	r3, #16
 8007c5c:	9310      	str	r3, [sp, #64]	; 0x40
 8007c5e:	e618      	b.n	8007892 <_svfprintf_r+0x5de>
 8007c60:	aa21      	add	r2, sp, #132	; 0x84
 8007c62:	4649      	mov	r1, r9
 8007c64:	4650      	mov	r0, sl
 8007c66:	f003 fb9e 	bl	800b3a6 <__ssprint_r>
 8007c6a:	2800      	cmp	r0, #0
 8007c6c:	f040 827f 	bne.w	800816e <_svfprintf_r+0xeba>
 8007c70:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c72:	e7f1      	b.n	8007c58 <_svfprintf_r+0x9a4>
 8007c74:	aa21      	add	r2, sp, #132	; 0x84
 8007c76:	4649      	mov	r1, r9
 8007c78:	4650      	mov	r0, sl
 8007c7a:	f003 fb94 	bl	800b3a6 <__ssprint_r>
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	f040 8275 	bne.w	800816e <_svfprintf_r+0xeba>
 8007c84:	ac2e      	add	r4, sp, #184	; 0xb8
 8007c86:	e617      	b.n	80078b8 <_svfprintf_r+0x604>
 8007c88:	2310      	movs	r3, #16
 8007c8a:	6063      	str	r3, [r4, #4]
 8007c8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c8e:	3310      	adds	r3, #16
 8007c90:	9323      	str	r3, [sp, #140]	; 0x8c
 8007c92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c94:	3301      	adds	r3, #1
 8007c96:	2b07      	cmp	r3, #7
 8007c98:	9322      	str	r3, [sp, #136]	; 0x88
 8007c9a:	dc02      	bgt.n	8007ca2 <_svfprintf_r+0x9ee>
 8007c9c:	3408      	adds	r4, #8
 8007c9e:	3e10      	subs	r6, #16
 8007ca0:	e60e      	b.n	80078c0 <_svfprintf_r+0x60c>
 8007ca2:	aa21      	add	r2, sp, #132	; 0x84
 8007ca4:	4649      	mov	r1, r9
 8007ca6:	4650      	mov	r0, sl
 8007ca8:	f003 fb7d 	bl	800b3a6 <__ssprint_r>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	f040 825e 	bne.w	800816e <_svfprintf_r+0xeba>
 8007cb2:	ac2e      	add	r4, sp, #184	; 0xb8
 8007cb4:	e7f3      	b.n	8007c9e <_svfprintf_r+0x9ea>
 8007cb6:	aa21      	add	r2, sp, #132	; 0x84
 8007cb8:	4649      	mov	r1, r9
 8007cba:	4650      	mov	r0, sl
 8007cbc:	f003 fb73 	bl	800b3a6 <__ssprint_r>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	f040 8254 	bne.w	800816e <_svfprintf_r+0xeba>
 8007cc6:	ac2e      	add	r4, sp, #184	; 0xb8
 8007cc8:	e60a      	b.n	80078e0 <_svfprintf_r+0x62c>
 8007cca:	9b06      	ldr	r3, [sp, #24]
 8007ccc:	2b65      	cmp	r3, #101	; 0x65
 8007cce:	f340 81a9 	ble.w	8008024 <_svfprintf_r+0xd70>
 8007cd2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007cd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007cd6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007cd8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007cda:	f7f8 fecd 	bl	8000a78 <__aeabi_dcmpeq>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	d062      	beq.n	8007da8 <_svfprintf_r+0xaf4>
 8007ce2:	4b2f      	ldr	r3, [pc, #188]	; (8007da0 <_svfprintf_r+0xaec>)
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	6063      	str	r3, [r4, #4]
 8007cea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007cec:	3301      	adds	r3, #1
 8007cee:	9323      	str	r3, [sp, #140]	; 0x8c
 8007cf0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	2b07      	cmp	r3, #7
 8007cf6:	9322      	str	r3, [sp, #136]	; 0x88
 8007cf8:	dc25      	bgt.n	8007d46 <_svfprintf_r+0xa92>
 8007cfa:	3408      	adds	r4, #8
 8007cfc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007cfe:	9a07      	ldr	r2, [sp, #28]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	db02      	blt.n	8007d0a <_svfprintf_r+0xa56>
 8007d04:	07ee      	lsls	r6, r5, #31
 8007d06:	f57f ae02 	bpl.w	800790e <_svfprintf_r+0x65a>
 8007d0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d0e:	6023      	str	r3, [r4, #0]
 8007d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d12:	6063      	str	r3, [r4, #4]
 8007d14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d16:	4413      	add	r3, r2
 8007d18:	9323      	str	r3, [sp, #140]	; 0x8c
 8007d1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	2b07      	cmp	r3, #7
 8007d20:	9322      	str	r3, [sp, #136]	; 0x88
 8007d22:	dc1a      	bgt.n	8007d5a <_svfprintf_r+0xaa6>
 8007d24:	3408      	adds	r4, #8
 8007d26:	9b07      	ldr	r3, [sp, #28]
 8007d28:	1e5e      	subs	r6, r3, #1
 8007d2a:	2e00      	cmp	r6, #0
 8007d2c:	f77f adef 	ble.w	800790e <_svfprintf_r+0x65a>
 8007d30:	f04f 0810 	mov.w	r8, #16
 8007d34:	4f1b      	ldr	r7, [pc, #108]	; (8007da4 <_svfprintf_r+0xaf0>)
 8007d36:	2e10      	cmp	r6, #16
 8007d38:	6027      	str	r7, [r4, #0]
 8007d3a:	dc18      	bgt.n	8007d6e <_svfprintf_r+0xaba>
 8007d3c:	6066      	str	r6, [r4, #4]
 8007d3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d40:	441e      	add	r6, r3
 8007d42:	9623      	str	r6, [sp, #140]	; 0x8c
 8007d44:	e5d4      	b.n	80078f0 <_svfprintf_r+0x63c>
 8007d46:	aa21      	add	r2, sp, #132	; 0x84
 8007d48:	4649      	mov	r1, r9
 8007d4a:	4650      	mov	r0, sl
 8007d4c:	f003 fb2b 	bl	800b3a6 <__ssprint_r>
 8007d50:	2800      	cmp	r0, #0
 8007d52:	f040 820c 	bne.w	800816e <_svfprintf_r+0xeba>
 8007d56:	ac2e      	add	r4, sp, #184	; 0xb8
 8007d58:	e7d0      	b.n	8007cfc <_svfprintf_r+0xa48>
 8007d5a:	aa21      	add	r2, sp, #132	; 0x84
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	4650      	mov	r0, sl
 8007d60:	f003 fb21 	bl	800b3a6 <__ssprint_r>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	f040 8202 	bne.w	800816e <_svfprintf_r+0xeba>
 8007d6a:	ac2e      	add	r4, sp, #184	; 0xb8
 8007d6c:	e7db      	b.n	8007d26 <_svfprintf_r+0xa72>
 8007d6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d70:	f8c4 8004 	str.w	r8, [r4, #4]
 8007d74:	3310      	adds	r3, #16
 8007d76:	9323      	str	r3, [sp, #140]	; 0x8c
 8007d78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	2b07      	cmp	r3, #7
 8007d7e:	9322      	str	r3, [sp, #136]	; 0x88
 8007d80:	dc02      	bgt.n	8007d88 <_svfprintf_r+0xad4>
 8007d82:	3408      	adds	r4, #8
 8007d84:	3e10      	subs	r6, #16
 8007d86:	e7d6      	b.n	8007d36 <_svfprintf_r+0xa82>
 8007d88:	aa21      	add	r2, sp, #132	; 0x84
 8007d8a:	4649      	mov	r1, r9
 8007d8c:	4650      	mov	r0, sl
 8007d8e:	f003 fb0a 	bl	800b3a6 <__ssprint_r>
 8007d92:	2800      	cmp	r0, #0
 8007d94:	f040 81eb 	bne.w	800816e <_svfprintf_r+0xeba>
 8007d98:	ac2e      	add	r4, sp, #184	; 0xb8
 8007d9a:	e7f3      	b.n	8007d84 <_svfprintf_r+0xad0>
 8007d9c:	0800babb 	.word	0x0800babb
 8007da0:	0800bacc 	.word	0x0800bacc
 8007da4:	0800bade 	.word	0x0800bade
 8007da8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	dc7a      	bgt.n	8007ea4 <_svfprintf_r+0xbf0>
 8007dae:	4b9b      	ldr	r3, [pc, #620]	; (800801c <_svfprintf_r+0xd68>)
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	2301      	movs	r3, #1
 8007db4:	6063      	str	r3, [r4, #4]
 8007db6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007db8:	3301      	adds	r3, #1
 8007dba:	9323      	str	r3, [sp, #140]	; 0x8c
 8007dbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	2b07      	cmp	r3, #7
 8007dc2:	9322      	str	r3, [sp, #136]	; 0x88
 8007dc4:	dc44      	bgt.n	8007e50 <_svfprintf_r+0xb9c>
 8007dc6:	3408      	adds	r4, #8
 8007dc8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007dca:	b923      	cbnz	r3, 8007dd6 <_svfprintf_r+0xb22>
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	b913      	cbnz	r3, 8007dd6 <_svfprintf_r+0xb22>
 8007dd0:	07e8      	lsls	r0, r5, #31
 8007dd2:	f57f ad9c 	bpl.w	800790e <_svfprintf_r+0x65a>
 8007dd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dde:	6063      	str	r3, [r4, #4]
 8007de0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007de2:	4413      	add	r3, r2
 8007de4:	9323      	str	r3, [sp, #140]	; 0x8c
 8007de6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007de8:	3301      	adds	r3, #1
 8007dea:	2b07      	cmp	r3, #7
 8007dec:	9322      	str	r3, [sp, #136]	; 0x88
 8007dee:	dc39      	bgt.n	8007e64 <_svfprintf_r+0xbb0>
 8007df0:	f104 0308 	add.w	r3, r4, #8
 8007df4:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007df6:	2e00      	cmp	r6, #0
 8007df8:	da19      	bge.n	8007e2e <_svfprintf_r+0xb7a>
 8007dfa:	2410      	movs	r4, #16
 8007dfc:	4f88      	ldr	r7, [pc, #544]	; (8008020 <_svfprintf_r+0xd6c>)
 8007dfe:	4276      	negs	r6, r6
 8007e00:	2e10      	cmp	r6, #16
 8007e02:	601f      	str	r7, [r3, #0]
 8007e04:	dc38      	bgt.n	8007e78 <_svfprintf_r+0xbc4>
 8007e06:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007e08:	605e      	str	r6, [r3, #4]
 8007e0a:	4416      	add	r6, r2
 8007e0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e0e:	9623      	str	r6, [sp, #140]	; 0x8c
 8007e10:	3201      	adds	r2, #1
 8007e12:	2a07      	cmp	r2, #7
 8007e14:	f103 0308 	add.w	r3, r3, #8
 8007e18:	9222      	str	r2, [sp, #136]	; 0x88
 8007e1a:	dd08      	ble.n	8007e2e <_svfprintf_r+0xb7a>
 8007e1c:	aa21      	add	r2, sp, #132	; 0x84
 8007e1e:	4649      	mov	r1, r9
 8007e20:	4650      	mov	r0, sl
 8007e22:	f003 fac0 	bl	800b3a6 <__ssprint_r>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f040 81a1 	bne.w	800816e <_svfprintf_r+0xeba>
 8007e2c:	ab2e      	add	r3, sp, #184	; 0xb8
 8007e2e:	9a07      	ldr	r2, [sp, #28]
 8007e30:	9907      	ldr	r1, [sp, #28]
 8007e32:	605a      	str	r2, [r3, #4]
 8007e34:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007e36:	f8c3 8000 	str.w	r8, [r3]
 8007e3a:	440a      	add	r2, r1
 8007e3c:	9223      	str	r2, [sp, #140]	; 0x8c
 8007e3e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e40:	3201      	adds	r2, #1
 8007e42:	2a07      	cmp	r2, #7
 8007e44:	9222      	str	r2, [sp, #136]	; 0x88
 8007e46:	f73f ad59 	bgt.w	80078fc <_svfprintf_r+0x648>
 8007e4a:	f103 0408 	add.w	r4, r3, #8
 8007e4e:	e55e      	b.n	800790e <_svfprintf_r+0x65a>
 8007e50:	aa21      	add	r2, sp, #132	; 0x84
 8007e52:	4649      	mov	r1, r9
 8007e54:	4650      	mov	r0, sl
 8007e56:	f003 faa6 	bl	800b3a6 <__ssprint_r>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	f040 8187 	bne.w	800816e <_svfprintf_r+0xeba>
 8007e60:	ac2e      	add	r4, sp, #184	; 0xb8
 8007e62:	e7b1      	b.n	8007dc8 <_svfprintf_r+0xb14>
 8007e64:	aa21      	add	r2, sp, #132	; 0x84
 8007e66:	4649      	mov	r1, r9
 8007e68:	4650      	mov	r0, sl
 8007e6a:	f003 fa9c 	bl	800b3a6 <__ssprint_r>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	f040 817d 	bne.w	800816e <_svfprintf_r+0xeba>
 8007e74:	ab2e      	add	r3, sp, #184	; 0xb8
 8007e76:	e7bd      	b.n	8007df4 <_svfprintf_r+0xb40>
 8007e78:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007e7a:	605c      	str	r4, [r3, #4]
 8007e7c:	3210      	adds	r2, #16
 8007e7e:	9223      	str	r2, [sp, #140]	; 0x8c
 8007e80:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e82:	3201      	adds	r2, #1
 8007e84:	2a07      	cmp	r2, #7
 8007e86:	9222      	str	r2, [sp, #136]	; 0x88
 8007e88:	dc02      	bgt.n	8007e90 <_svfprintf_r+0xbdc>
 8007e8a:	3308      	adds	r3, #8
 8007e8c:	3e10      	subs	r6, #16
 8007e8e:	e7b7      	b.n	8007e00 <_svfprintf_r+0xb4c>
 8007e90:	aa21      	add	r2, sp, #132	; 0x84
 8007e92:	4649      	mov	r1, r9
 8007e94:	4650      	mov	r0, sl
 8007e96:	f003 fa86 	bl	800b3a6 <__ssprint_r>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	f040 8167 	bne.w	800816e <_svfprintf_r+0xeba>
 8007ea0:	ab2e      	add	r3, sp, #184	; 0xb8
 8007ea2:	e7f3      	b.n	8007e8c <_svfprintf_r+0xbd8>
 8007ea4:	9b07      	ldr	r3, [sp, #28]
 8007ea6:	42bb      	cmp	r3, r7
 8007ea8:	bfa8      	it	ge
 8007eaa:	463b      	movge	r3, r7
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	461e      	mov	r6, r3
 8007eb0:	dd0b      	ble.n	8007eca <_svfprintf_r+0xc16>
 8007eb2:	6063      	str	r3, [r4, #4]
 8007eb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007eb6:	f8c4 8000 	str.w	r8, [r4]
 8007eba:	4433      	add	r3, r6
 8007ebc:	9323      	str	r3, [sp, #140]	; 0x8c
 8007ebe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ec0:	3301      	adds	r3, #1
 8007ec2:	2b07      	cmp	r3, #7
 8007ec4:	9322      	str	r3, [sp, #136]	; 0x88
 8007ec6:	dc5f      	bgt.n	8007f88 <_svfprintf_r+0xcd4>
 8007ec8:	3408      	adds	r4, #8
 8007eca:	2e00      	cmp	r6, #0
 8007ecc:	bfb4      	ite	lt
 8007ece:	463e      	movlt	r6, r7
 8007ed0:	1bbe      	subge	r6, r7, r6
 8007ed2:	2e00      	cmp	r6, #0
 8007ed4:	dd0f      	ble.n	8007ef6 <_svfprintf_r+0xc42>
 8007ed6:	f8df b148 	ldr.w	fp, [pc, #328]	; 8008020 <_svfprintf_r+0xd6c>
 8007eda:	2e10      	cmp	r6, #16
 8007edc:	f8c4 b000 	str.w	fp, [r4]
 8007ee0:	dc5c      	bgt.n	8007f9c <_svfprintf_r+0xce8>
 8007ee2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ee4:	6066      	str	r6, [r4, #4]
 8007ee6:	441e      	add	r6, r3
 8007ee8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007eea:	9623      	str	r6, [sp, #140]	; 0x8c
 8007eec:	3301      	adds	r3, #1
 8007eee:	2b07      	cmp	r3, #7
 8007ef0:	9322      	str	r3, [sp, #136]	; 0x88
 8007ef2:	dc6a      	bgt.n	8007fca <_svfprintf_r+0xd16>
 8007ef4:	3408      	adds	r4, #8
 8007ef6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007ef8:	9a07      	ldr	r2, [sp, #28]
 8007efa:	4293      	cmp	r3, r2
 8007efc:	db01      	blt.n	8007f02 <_svfprintf_r+0xc4e>
 8007efe:	07e9      	lsls	r1, r5, #31
 8007f00:	d50d      	bpl.n	8007f1e <_svfprintf_r+0xc6a>
 8007f02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f06:	6023      	str	r3, [r4, #0]
 8007f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f0a:	6063      	str	r3, [r4, #4]
 8007f0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f0e:	4413      	add	r3, r2
 8007f10:	9323      	str	r3, [sp, #140]	; 0x8c
 8007f12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f14:	3301      	adds	r3, #1
 8007f16:	2b07      	cmp	r3, #7
 8007f18:	9322      	str	r3, [sp, #136]	; 0x88
 8007f1a:	dc60      	bgt.n	8007fde <_svfprintf_r+0xd2a>
 8007f1c:	3408      	adds	r4, #8
 8007f1e:	9b07      	ldr	r3, [sp, #28]
 8007f20:	9a07      	ldr	r2, [sp, #28]
 8007f22:	1bde      	subs	r6, r3, r7
 8007f24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	429e      	cmp	r6, r3
 8007f2a:	bfa8      	it	ge
 8007f2c:	461e      	movge	r6, r3
 8007f2e:	2e00      	cmp	r6, #0
 8007f30:	dd0b      	ble.n	8007f4a <_svfprintf_r+0xc96>
 8007f32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f34:	4447      	add	r7, r8
 8007f36:	4433      	add	r3, r6
 8007f38:	9323      	str	r3, [sp, #140]	; 0x8c
 8007f3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f3c:	6027      	str	r7, [r4, #0]
 8007f3e:	3301      	adds	r3, #1
 8007f40:	2b07      	cmp	r3, #7
 8007f42:	6066      	str	r6, [r4, #4]
 8007f44:	9322      	str	r3, [sp, #136]	; 0x88
 8007f46:	dc54      	bgt.n	8007ff2 <_svfprintf_r+0xd3e>
 8007f48:	3408      	adds	r4, #8
 8007f4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f4c:	9a07      	ldr	r2, [sp, #28]
 8007f4e:	2e00      	cmp	r6, #0
 8007f50:	eba2 0303 	sub.w	r3, r2, r3
 8007f54:	bfb4      	ite	lt
 8007f56:	461e      	movlt	r6, r3
 8007f58:	1b9e      	subge	r6, r3, r6
 8007f5a:	2e00      	cmp	r6, #0
 8007f5c:	f77f acd7 	ble.w	800790e <_svfprintf_r+0x65a>
 8007f60:	f04f 0810 	mov.w	r8, #16
 8007f64:	4f2e      	ldr	r7, [pc, #184]	; (8008020 <_svfprintf_r+0xd6c>)
 8007f66:	2e10      	cmp	r6, #16
 8007f68:	6027      	str	r7, [r4, #0]
 8007f6a:	f77f aee7 	ble.w	8007d3c <_svfprintf_r+0xa88>
 8007f6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f70:	f8c4 8004 	str.w	r8, [r4, #4]
 8007f74:	3310      	adds	r3, #16
 8007f76:	9323      	str	r3, [sp, #140]	; 0x8c
 8007f78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	2b07      	cmp	r3, #7
 8007f7e:	9322      	str	r3, [sp, #136]	; 0x88
 8007f80:	dc41      	bgt.n	8008006 <_svfprintf_r+0xd52>
 8007f82:	3408      	adds	r4, #8
 8007f84:	3e10      	subs	r6, #16
 8007f86:	e7ee      	b.n	8007f66 <_svfprintf_r+0xcb2>
 8007f88:	aa21      	add	r2, sp, #132	; 0x84
 8007f8a:	4649      	mov	r1, r9
 8007f8c:	4650      	mov	r0, sl
 8007f8e:	f003 fa0a 	bl	800b3a6 <__ssprint_r>
 8007f92:	2800      	cmp	r0, #0
 8007f94:	f040 80eb 	bne.w	800816e <_svfprintf_r+0xeba>
 8007f98:	ac2e      	add	r4, sp, #184	; 0xb8
 8007f9a:	e796      	b.n	8007eca <_svfprintf_r+0xc16>
 8007f9c:	2310      	movs	r3, #16
 8007f9e:	6063      	str	r3, [r4, #4]
 8007fa0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007fa2:	3310      	adds	r3, #16
 8007fa4:	9323      	str	r3, [sp, #140]	; 0x8c
 8007fa6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fa8:	3301      	adds	r3, #1
 8007faa:	2b07      	cmp	r3, #7
 8007fac:	9322      	str	r3, [sp, #136]	; 0x88
 8007fae:	dc02      	bgt.n	8007fb6 <_svfprintf_r+0xd02>
 8007fb0:	3408      	adds	r4, #8
 8007fb2:	3e10      	subs	r6, #16
 8007fb4:	e791      	b.n	8007eda <_svfprintf_r+0xc26>
 8007fb6:	aa21      	add	r2, sp, #132	; 0x84
 8007fb8:	4649      	mov	r1, r9
 8007fba:	4650      	mov	r0, sl
 8007fbc:	f003 f9f3 	bl	800b3a6 <__ssprint_r>
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	f040 80d4 	bne.w	800816e <_svfprintf_r+0xeba>
 8007fc6:	ac2e      	add	r4, sp, #184	; 0xb8
 8007fc8:	e7f3      	b.n	8007fb2 <_svfprintf_r+0xcfe>
 8007fca:	aa21      	add	r2, sp, #132	; 0x84
 8007fcc:	4649      	mov	r1, r9
 8007fce:	4650      	mov	r0, sl
 8007fd0:	f003 f9e9 	bl	800b3a6 <__ssprint_r>
 8007fd4:	2800      	cmp	r0, #0
 8007fd6:	f040 80ca 	bne.w	800816e <_svfprintf_r+0xeba>
 8007fda:	ac2e      	add	r4, sp, #184	; 0xb8
 8007fdc:	e78b      	b.n	8007ef6 <_svfprintf_r+0xc42>
 8007fde:	aa21      	add	r2, sp, #132	; 0x84
 8007fe0:	4649      	mov	r1, r9
 8007fe2:	4650      	mov	r0, sl
 8007fe4:	f003 f9df 	bl	800b3a6 <__ssprint_r>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	f040 80c0 	bne.w	800816e <_svfprintf_r+0xeba>
 8007fee:	ac2e      	add	r4, sp, #184	; 0xb8
 8007ff0:	e795      	b.n	8007f1e <_svfprintf_r+0xc6a>
 8007ff2:	aa21      	add	r2, sp, #132	; 0x84
 8007ff4:	4649      	mov	r1, r9
 8007ff6:	4650      	mov	r0, sl
 8007ff8:	f003 f9d5 	bl	800b3a6 <__ssprint_r>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	f040 80b6 	bne.w	800816e <_svfprintf_r+0xeba>
 8008002:	ac2e      	add	r4, sp, #184	; 0xb8
 8008004:	e7a1      	b.n	8007f4a <_svfprintf_r+0xc96>
 8008006:	aa21      	add	r2, sp, #132	; 0x84
 8008008:	4649      	mov	r1, r9
 800800a:	4650      	mov	r0, sl
 800800c:	f003 f9cb 	bl	800b3a6 <__ssprint_r>
 8008010:	2800      	cmp	r0, #0
 8008012:	f040 80ac 	bne.w	800816e <_svfprintf_r+0xeba>
 8008016:	ac2e      	add	r4, sp, #184	; 0xb8
 8008018:	e7b4      	b.n	8007f84 <_svfprintf_r+0xcd0>
 800801a:	bf00      	nop
 800801c:	0800bacc 	.word	0x0800bacc
 8008020:	0800bade 	.word	0x0800bade
 8008024:	9b07      	ldr	r3, [sp, #28]
 8008026:	2b01      	cmp	r3, #1
 8008028:	dc01      	bgt.n	800802e <_svfprintf_r+0xd7a>
 800802a:	07ea      	lsls	r2, r5, #31
 800802c:	d576      	bpl.n	800811c <_svfprintf_r+0xe68>
 800802e:	2301      	movs	r3, #1
 8008030:	6063      	str	r3, [r4, #4]
 8008032:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008034:	f8c4 8000 	str.w	r8, [r4]
 8008038:	3301      	adds	r3, #1
 800803a:	9323      	str	r3, [sp, #140]	; 0x8c
 800803c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800803e:	3301      	adds	r3, #1
 8008040:	2b07      	cmp	r3, #7
 8008042:	9322      	str	r3, [sp, #136]	; 0x88
 8008044:	dc36      	bgt.n	80080b4 <_svfprintf_r+0xe00>
 8008046:	3408      	adds	r4, #8
 8008048:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800804a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800804c:	6023      	str	r3, [r4, #0]
 800804e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008050:	6063      	str	r3, [r4, #4]
 8008052:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008054:	4413      	add	r3, r2
 8008056:	9323      	str	r3, [sp, #140]	; 0x8c
 8008058:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800805a:	3301      	adds	r3, #1
 800805c:	2b07      	cmp	r3, #7
 800805e:	9322      	str	r3, [sp, #136]	; 0x88
 8008060:	dc31      	bgt.n	80080c6 <_svfprintf_r+0xe12>
 8008062:	3408      	adds	r4, #8
 8008064:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008066:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008068:	980d      	ldr	r0, [sp, #52]	; 0x34
 800806a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800806c:	f7f8 fd04 	bl	8000a78 <__aeabi_dcmpeq>
 8008070:	9b07      	ldr	r3, [sp, #28]
 8008072:	1e5e      	subs	r6, r3, #1
 8008074:	2800      	cmp	r0, #0
 8008076:	d12f      	bne.n	80080d8 <_svfprintf_r+0xe24>
 8008078:	f108 0301 	add.w	r3, r8, #1
 800807c:	e884 0048 	stmia.w	r4, {r3, r6}
 8008080:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008082:	9a07      	ldr	r2, [sp, #28]
 8008084:	3b01      	subs	r3, #1
 8008086:	4413      	add	r3, r2
 8008088:	9323      	str	r3, [sp, #140]	; 0x8c
 800808a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800808c:	3301      	adds	r3, #1
 800808e:	2b07      	cmp	r3, #7
 8008090:	9322      	str	r3, [sp, #136]	; 0x88
 8008092:	dd4a      	ble.n	800812a <_svfprintf_r+0xe76>
 8008094:	aa21      	add	r2, sp, #132	; 0x84
 8008096:	4649      	mov	r1, r9
 8008098:	4650      	mov	r0, sl
 800809a:	f003 f984 	bl	800b3a6 <__ssprint_r>
 800809e:	2800      	cmp	r0, #0
 80080a0:	d165      	bne.n	800816e <_svfprintf_r+0xeba>
 80080a2:	ac2e      	add	r4, sp, #184	; 0xb8
 80080a4:	ab1d      	add	r3, sp, #116	; 0x74
 80080a6:	6023      	str	r3, [r4, #0]
 80080a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80080ac:	6063      	str	r3, [r4, #4]
 80080ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080b0:	4413      	add	r3, r2
 80080b2:	e41c      	b.n	80078ee <_svfprintf_r+0x63a>
 80080b4:	aa21      	add	r2, sp, #132	; 0x84
 80080b6:	4649      	mov	r1, r9
 80080b8:	4650      	mov	r0, sl
 80080ba:	f003 f974 	bl	800b3a6 <__ssprint_r>
 80080be:	2800      	cmp	r0, #0
 80080c0:	d155      	bne.n	800816e <_svfprintf_r+0xeba>
 80080c2:	ac2e      	add	r4, sp, #184	; 0xb8
 80080c4:	e7c0      	b.n	8008048 <_svfprintf_r+0xd94>
 80080c6:	aa21      	add	r2, sp, #132	; 0x84
 80080c8:	4649      	mov	r1, r9
 80080ca:	4650      	mov	r0, sl
 80080cc:	f003 f96b 	bl	800b3a6 <__ssprint_r>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d14c      	bne.n	800816e <_svfprintf_r+0xeba>
 80080d4:	ac2e      	add	r4, sp, #184	; 0xb8
 80080d6:	e7c5      	b.n	8008064 <_svfprintf_r+0xdb0>
 80080d8:	2e00      	cmp	r6, #0
 80080da:	dde3      	ble.n	80080a4 <_svfprintf_r+0xdf0>
 80080dc:	f04f 0810 	mov.w	r8, #16
 80080e0:	4f58      	ldr	r7, [pc, #352]	; (8008244 <_svfprintf_r+0xf90>)
 80080e2:	2e10      	cmp	r6, #16
 80080e4:	6027      	str	r7, [r4, #0]
 80080e6:	dc04      	bgt.n	80080f2 <_svfprintf_r+0xe3e>
 80080e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080ea:	6066      	str	r6, [r4, #4]
 80080ec:	441e      	add	r6, r3
 80080ee:	9623      	str	r6, [sp, #140]	; 0x8c
 80080f0:	e7cb      	b.n	800808a <_svfprintf_r+0xdd6>
 80080f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080f4:	f8c4 8004 	str.w	r8, [r4, #4]
 80080f8:	3310      	adds	r3, #16
 80080fa:	9323      	str	r3, [sp, #140]	; 0x8c
 80080fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080fe:	3301      	adds	r3, #1
 8008100:	2b07      	cmp	r3, #7
 8008102:	9322      	str	r3, [sp, #136]	; 0x88
 8008104:	dc02      	bgt.n	800810c <_svfprintf_r+0xe58>
 8008106:	3408      	adds	r4, #8
 8008108:	3e10      	subs	r6, #16
 800810a:	e7ea      	b.n	80080e2 <_svfprintf_r+0xe2e>
 800810c:	aa21      	add	r2, sp, #132	; 0x84
 800810e:	4649      	mov	r1, r9
 8008110:	4650      	mov	r0, sl
 8008112:	f003 f948 	bl	800b3a6 <__ssprint_r>
 8008116:	bb50      	cbnz	r0, 800816e <_svfprintf_r+0xeba>
 8008118:	ac2e      	add	r4, sp, #184	; 0xb8
 800811a:	e7f5      	b.n	8008108 <_svfprintf_r+0xe54>
 800811c:	2301      	movs	r3, #1
 800811e:	6063      	str	r3, [r4, #4]
 8008120:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008122:	f8c4 8000 	str.w	r8, [r4]
 8008126:	3301      	adds	r3, #1
 8008128:	e7ae      	b.n	8008088 <_svfprintf_r+0xdd4>
 800812a:	3408      	adds	r4, #8
 800812c:	e7ba      	b.n	80080a4 <_svfprintf_r+0xdf0>
 800812e:	3408      	adds	r4, #8
 8008130:	f7ff bbed 	b.w	800790e <_svfprintf_r+0x65a>
 8008134:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008136:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008138:	1a9d      	subs	r5, r3, r2
 800813a:	2d00      	cmp	r5, #0
 800813c:	f77f abea 	ble.w	8007914 <_svfprintf_r+0x660>
 8008140:	2610      	movs	r6, #16
 8008142:	4b41      	ldr	r3, [pc, #260]	; (8008248 <_svfprintf_r+0xf94>)
 8008144:	2d10      	cmp	r5, #16
 8008146:	6023      	str	r3, [r4, #0]
 8008148:	dc1b      	bgt.n	8008182 <_svfprintf_r+0xece>
 800814a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800814c:	6065      	str	r5, [r4, #4]
 800814e:	441d      	add	r5, r3
 8008150:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008152:	9523      	str	r5, [sp, #140]	; 0x8c
 8008154:	3301      	adds	r3, #1
 8008156:	2b07      	cmp	r3, #7
 8008158:	9322      	str	r3, [sp, #136]	; 0x88
 800815a:	f77f abdb 	ble.w	8007914 <_svfprintf_r+0x660>
 800815e:	aa21      	add	r2, sp, #132	; 0x84
 8008160:	4649      	mov	r1, r9
 8008162:	4650      	mov	r0, sl
 8008164:	f003 f91f 	bl	800b3a6 <__ssprint_r>
 8008168:	2800      	cmp	r0, #0
 800816a:	f43f abd3 	beq.w	8007914 <_svfprintf_r+0x660>
 800816e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8008172:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008178:	bf18      	it	ne
 800817a:	f04f 33ff 	movne.w	r3, #4294967295
 800817e:	f7ff b8bd 	b.w	80072fc <_svfprintf_r+0x48>
 8008182:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008184:	6066      	str	r6, [r4, #4]
 8008186:	3310      	adds	r3, #16
 8008188:	9323      	str	r3, [sp, #140]	; 0x8c
 800818a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800818c:	3301      	adds	r3, #1
 800818e:	2b07      	cmp	r3, #7
 8008190:	9322      	str	r3, [sp, #136]	; 0x88
 8008192:	dc02      	bgt.n	800819a <_svfprintf_r+0xee6>
 8008194:	3408      	adds	r4, #8
 8008196:	3d10      	subs	r5, #16
 8008198:	e7d3      	b.n	8008142 <_svfprintf_r+0xe8e>
 800819a:	aa21      	add	r2, sp, #132	; 0x84
 800819c:	4649      	mov	r1, r9
 800819e:	4650      	mov	r0, sl
 80081a0:	f003 f901 	bl	800b3a6 <__ssprint_r>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d1e2      	bne.n	800816e <_svfprintf_r+0xeba>
 80081a8:	ac2e      	add	r4, sp, #184	; 0xb8
 80081aa:	e7f4      	b.n	8008196 <_svfprintf_r+0xee2>
 80081ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0dd      	beq.n	800816e <_svfprintf_r+0xeba>
 80081b2:	aa21      	add	r2, sp, #132	; 0x84
 80081b4:	4649      	mov	r1, r9
 80081b6:	4650      	mov	r0, sl
 80081b8:	f003 f8f5 	bl	800b3a6 <__ssprint_r>
 80081bc:	e7d7      	b.n	800816e <_svfprintf_r+0xeba>
 80081be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80081c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081c2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80081c4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80081c6:	f7f8 fc89 	bl	8000adc <__aeabi_dcmpun>
 80081ca:	2800      	cmp	r0, #0
 80081cc:	f43f aa3d 	beq.w	800764a <_svfprintf_r+0x396>
 80081d0:	4b1e      	ldr	r3, [pc, #120]	; (800824c <_svfprintf_r+0xf98>)
 80081d2:	4a1f      	ldr	r2, [pc, #124]	; (8008250 <_svfprintf_r+0xf9c>)
 80081d4:	f7ff ba2d 	b.w	8007632 <_svfprintf_r+0x37e>
 80081d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80081da:	eba3 0308 	sub.w	r3, r3, r8
 80081de:	9307      	str	r3, [sp, #28]
 80081e0:	f7ff baaf 	b.w	8007742 <_svfprintf_r+0x48e>
 80081e4:	ea56 0207 	orrs.w	r2, r6, r7
 80081e8:	950f      	str	r5, [sp, #60]	; 0x3c
 80081ea:	f43f ac2b 	beq.w	8007a44 <_svfprintf_r+0x790>
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	f43f ac9d 	beq.w	8007b2e <_svfprintf_r+0x87a>
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	f43f acbd 	beq.w	8007b74 <_svfprintf_r+0x8c0>
 80081fa:	ab2e      	add	r3, sp, #184	; 0xb8
 80081fc:	08f1      	lsrs	r1, r6, #3
 80081fe:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8008202:	08f8      	lsrs	r0, r7, #3
 8008204:	f006 0207 	and.w	r2, r6, #7
 8008208:	4607      	mov	r7, r0
 800820a:	460e      	mov	r6, r1
 800820c:	3230      	adds	r2, #48	; 0x30
 800820e:	ea56 0107 	orrs.w	r1, r6, r7
 8008212:	f103 38ff 	add.w	r8, r3, #4294967295
 8008216:	f803 2c01 	strb.w	r2, [r3, #-1]
 800821a:	f47f ac86 	bne.w	8007b2a <_svfprintf_r+0x876>
 800821e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008220:	07c9      	lsls	r1, r1, #31
 8008222:	d506      	bpl.n	8008232 <_svfprintf_r+0xf7e>
 8008224:	2a30      	cmp	r2, #48	; 0x30
 8008226:	d004      	beq.n	8008232 <_svfprintf_r+0xf7e>
 8008228:	2230      	movs	r2, #48	; 0x30
 800822a:	f808 2c01 	strb.w	r2, [r8, #-1]
 800822e:	f1a3 0802 	sub.w	r8, r3, #2
 8008232:	ab2e      	add	r3, sp, #184	; 0xb8
 8008234:	465e      	mov	r6, fp
 8008236:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008238:	eba3 0b08 	sub.w	fp, r3, r8
 800823c:	2700      	movs	r7, #0
 800823e:	f7ff bace 	b.w	80077de <_svfprintf_r+0x52a>
 8008242:	bf00      	nop
 8008244:	0800bade 	.word	0x0800bade
 8008248:	0800bace 	.word	0x0800bace
 800824c:	0800baa2 	.word	0x0800baa2
 8008250:	0800baa6 	.word	0x0800baa6

08008254 <_vfprintf_r>:
 8008254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008258:	b0bf      	sub	sp, #252	; 0xfc
 800825a:	460d      	mov	r5, r1
 800825c:	4616      	mov	r6, r2
 800825e:	461c      	mov	r4, r3
 8008260:	461f      	mov	r7, r3
 8008262:	4681      	mov	r9, r0
 8008264:	f002 fb62 	bl	800a92c <_localeconv_r>
 8008268:	6803      	ldr	r3, [r0, #0]
 800826a:	4618      	mov	r0, r3
 800826c:	9311      	str	r3, [sp, #68]	; 0x44
 800826e:	f7f7 ffdb 	bl	8000228 <strlen>
 8008272:	900b      	str	r0, [sp, #44]	; 0x2c
 8008274:	f1b9 0f00 	cmp.w	r9, #0
 8008278:	d005      	beq.n	8008286 <_vfprintf_r+0x32>
 800827a:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800827e:	b913      	cbnz	r3, 8008286 <_vfprintf_r+0x32>
 8008280:	4648      	mov	r0, r9
 8008282:	f002 f853 	bl	800a32c <__sinit>
 8008286:	4b8f      	ldr	r3, [pc, #572]	; (80084c4 <_vfprintf_r+0x270>)
 8008288:	429d      	cmp	r5, r3
 800828a:	d12c      	bne.n	80082e6 <_vfprintf_r+0x92>
 800828c:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8008290:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008292:	07d8      	lsls	r0, r3, #31
 8008294:	d405      	bmi.n	80082a2 <_vfprintf_r+0x4e>
 8008296:	89ab      	ldrh	r3, [r5, #12]
 8008298:	0599      	lsls	r1, r3, #22
 800829a:	d402      	bmi.n	80082a2 <_vfprintf_r+0x4e>
 800829c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800829e:	f002 fb55 	bl	800a94c <__retarget_lock_acquire_recursive>
 80082a2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 80082a6:	049a      	lsls	r2, r3, #18
 80082a8:	d406      	bmi.n	80082b8 <_vfprintf_r+0x64>
 80082aa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80082ae:	81ab      	strh	r3, [r5, #12]
 80082b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80082b6:	666b      	str	r3, [r5, #100]	; 0x64
 80082b8:	89ab      	ldrh	r3, [r5, #12]
 80082ba:	071b      	lsls	r3, r3, #28
 80082bc:	d501      	bpl.n	80082c2 <_vfprintf_r+0x6e>
 80082be:	692b      	ldr	r3, [r5, #16]
 80082c0:	b9eb      	cbnz	r3, 80082fe <_vfprintf_r+0xaa>
 80082c2:	4629      	mov	r1, r5
 80082c4:	4648      	mov	r0, r9
 80082c6:	f001 f83b 	bl	8009340 <__swsetup_r>
 80082ca:	b1c0      	cbz	r0, 80082fe <_vfprintf_r+0xaa>
 80082cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082ce:	07d8      	lsls	r0, r3, #31
 80082d0:	d405      	bmi.n	80082de <_vfprintf_r+0x8a>
 80082d2:	89ab      	ldrh	r3, [r5, #12]
 80082d4:	0599      	lsls	r1, r3, #22
 80082d6:	d402      	bmi.n	80082de <_vfprintf_r+0x8a>
 80082d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082da:	f002 fb38 	bl	800a94e <__retarget_lock_release_recursive>
 80082de:	f04f 33ff 	mov.w	r3, #4294967295
 80082e2:	930c      	str	r3, [sp, #48]	; 0x30
 80082e4:	e023      	b.n	800832e <_vfprintf_r+0xda>
 80082e6:	4b78      	ldr	r3, [pc, #480]	; (80084c8 <_vfprintf_r+0x274>)
 80082e8:	429d      	cmp	r5, r3
 80082ea:	d102      	bne.n	80082f2 <_vfprintf_r+0x9e>
 80082ec:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80082f0:	e7ce      	b.n	8008290 <_vfprintf_r+0x3c>
 80082f2:	4b76      	ldr	r3, [pc, #472]	; (80084cc <_vfprintf_r+0x278>)
 80082f4:	429d      	cmp	r5, r3
 80082f6:	bf08      	it	eq
 80082f8:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 80082fc:	e7c8      	b.n	8008290 <_vfprintf_r+0x3c>
 80082fe:	89ab      	ldrh	r3, [r5, #12]
 8008300:	f003 021a 	and.w	r2, r3, #26
 8008304:	2a0a      	cmp	r2, #10
 8008306:	d116      	bne.n	8008336 <_vfprintf_r+0xe2>
 8008308:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 800830c:	2a00      	cmp	r2, #0
 800830e:	db12      	blt.n	8008336 <_vfprintf_r+0xe2>
 8008310:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8008312:	07d2      	lsls	r2, r2, #31
 8008314:	d404      	bmi.n	8008320 <_vfprintf_r+0xcc>
 8008316:	059f      	lsls	r7, r3, #22
 8008318:	d402      	bmi.n	8008320 <_vfprintf_r+0xcc>
 800831a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800831c:	f002 fb17 	bl	800a94e <__retarget_lock_release_recursive>
 8008320:	4623      	mov	r3, r4
 8008322:	4632      	mov	r2, r6
 8008324:	4629      	mov	r1, r5
 8008326:	4648      	mov	r0, r9
 8008328:	f000 ffca 	bl	80092c0 <__sbprintf>
 800832c:	900c      	str	r0, [sp, #48]	; 0x30
 800832e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008330:	b03f      	add	sp, #252	; 0xfc
 8008332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008336:	2300      	movs	r3, #0
 8008338:	ac2e      	add	r4, sp, #184	; 0xb8
 800833a:	9421      	str	r4, [sp, #132]	; 0x84
 800833c:	9323      	str	r3, [sp, #140]	; 0x8c
 800833e:	9322      	str	r3, [sp, #136]	; 0x88
 8008340:	9609      	str	r6, [sp, #36]	; 0x24
 8008342:	9307      	str	r3, [sp, #28]
 8008344:	930e      	str	r3, [sp, #56]	; 0x38
 8008346:	930f      	str	r3, [sp, #60]	; 0x3c
 8008348:	9315      	str	r3, [sp, #84]	; 0x54
 800834a:	9314      	str	r3, [sp, #80]	; 0x50
 800834c:	930c      	str	r3, [sp, #48]	; 0x30
 800834e:	9312      	str	r3, [sp, #72]	; 0x48
 8008350:	9313      	str	r3, [sp, #76]	; 0x4c
 8008352:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008354:	4633      	mov	r3, r6
 8008356:	f813 2b01 	ldrb.w	r2, [r3], #1
 800835a:	b112      	cbz	r2, 8008362 <_vfprintf_r+0x10e>
 800835c:	2a25      	cmp	r2, #37	; 0x25
 800835e:	f040 8084 	bne.w	800846a <_vfprintf_r+0x216>
 8008362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008364:	ebb6 0803 	subs.w	r8, r6, r3
 8008368:	d00d      	beq.n	8008386 <_vfprintf_r+0x132>
 800836a:	e884 0108 	stmia.w	r4, {r3, r8}
 800836e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008370:	4443      	add	r3, r8
 8008372:	9323      	str	r3, [sp, #140]	; 0x8c
 8008374:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008376:	3301      	adds	r3, #1
 8008378:	2b07      	cmp	r3, #7
 800837a:	9322      	str	r3, [sp, #136]	; 0x88
 800837c:	dc77      	bgt.n	800846e <_vfprintf_r+0x21a>
 800837e:	3408      	adds	r4, #8
 8008380:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008382:	4443      	add	r3, r8
 8008384:	930c      	str	r3, [sp, #48]	; 0x30
 8008386:	7833      	ldrb	r3, [r6, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 873f 	beq.w	800920c <_vfprintf_r+0xfb8>
 800838e:	2300      	movs	r3, #0
 8008390:	f04f 3bff 	mov.w	fp, #4294967295
 8008394:	461a      	mov	r2, r3
 8008396:	469a      	mov	sl, r3
 8008398:	200a      	movs	r0, #10
 800839a:	3601      	adds	r6, #1
 800839c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80083a0:	930d      	str	r3, [sp, #52]	; 0x34
 80083a2:	1c71      	adds	r1, r6, #1
 80083a4:	9109      	str	r1, [sp, #36]	; 0x24
 80083a6:	7831      	ldrb	r1, [r6, #0]
 80083a8:	9106      	str	r1, [sp, #24]
 80083aa:	9906      	ldr	r1, [sp, #24]
 80083ac:	3920      	subs	r1, #32
 80083ae:	2958      	cmp	r1, #88	; 0x58
 80083b0:	f200 8424 	bhi.w	8008bfc <_vfprintf_r+0x9a8>
 80083b4:	e8df f011 	tbh	[pc, r1, lsl #1]
 80083b8:	042200ae 	.word	0x042200ae
 80083bc:	00b30422 	.word	0x00b30422
 80083c0:	04220422 	.word	0x04220422
 80083c4:	04220422 	.word	0x04220422
 80083c8:	04220422 	.word	0x04220422
 80083cc:	006500b6 	.word	0x006500b6
 80083d0:	00be0422 	.word	0x00be0422
 80083d4:	042200c1 	.word	0x042200c1
 80083d8:	00e100de 	.word	0x00e100de
 80083dc:	00e100e1 	.word	0x00e100e1
 80083e0:	00e100e1 	.word	0x00e100e1
 80083e4:	00e100e1 	.word	0x00e100e1
 80083e8:	00e100e1 	.word	0x00e100e1
 80083ec:	04220422 	.word	0x04220422
 80083f0:	04220422 	.word	0x04220422
 80083f4:	04220422 	.word	0x04220422
 80083f8:	04220422 	.word	0x04220422
 80083fc:	04220422 	.word	0x04220422
 8008400:	012b0115 	.word	0x012b0115
 8008404:	012b0422 	.word	0x012b0422
 8008408:	04220422 	.word	0x04220422
 800840c:	04220422 	.word	0x04220422
 8008410:	042200f4 	.word	0x042200f4
 8008414:	03490422 	.word	0x03490422
 8008418:	04220422 	.word	0x04220422
 800841c:	04220422 	.word	0x04220422
 8008420:	03b00422 	.word	0x03b00422
 8008424:	04220422 	.word	0x04220422
 8008428:	0422008c 	.word	0x0422008c
 800842c:	04220422 	.word	0x04220422
 8008430:	04220422 	.word	0x04220422
 8008434:	04220422 	.word	0x04220422
 8008438:	04220422 	.word	0x04220422
 800843c:	01070422 	.word	0x01070422
 8008440:	012b006b 	.word	0x012b006b
 8008444:	012b012b 	.word	0x012b012b
 8008448:	006b00f7 	.word	0x006b00f7
 800844c:	04220422 	.word	0x04220422
 8008450:	042200fa 	.word	0x042200fa
 8008454:	034b0329 	.word	0x034b0329
 8008458:	0101037f 	.word	0x0101037f
 800845c:	03900422 	.word	0x03900422
 8008460:	03b20422 	.word	0x03b20422
 8008464:	04220422 	.word	0x04220422
 8008468:	03cc      	.short	0x03cc
 800846a:	461e      	mov	r6, r3
 800846c:	e772      	b.n	8008354 <_vfprintf_r+0x100>
 800846e:	aa21      	add	r2, sp, #132	; 0x84
 8008470:	4629      	mov	r1, r5
 8008472:	4648      	mov	r0, r9
 8008474:	f003 f811 	bl	800b49a <__sprint_r>
 8008478:	2800      	cmp	r0, #0
 800847a:	f040 86a3 	bne.w	80091c4 <_vfprintf_r+0xf70>
 800847e:	ac2e      	add	r4, sp, #184	; 0xb8
 8008480:	e77e      	b.n	8008380 <_vfprintf_r+0x12c>
 8008482:	2301      	movs	r3, #1
 8008484:	222b      	movs	r2, #43	; 0x2b
 8008486:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008488:	e78b      	b.n	80083a2 <_vfprintf_r+0x14e>
 800848a:	460f      	mov	r7, r1
 800848c:	e7fb      	b.n	8008486 <_vfprintf_r+0x232>
 800848e:	b10b      	cbz	r3, 8008494 <_vfprintf_r+0x240>
 8008490:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008494:	f01a 0f20 	tst.w	sl, #32
 8008498:	f000 80a9 	beq.w	80085ee <_vfprintf_r+0x39a>
 800849c:	3707      	adds	r7, #7
 800849e:	f027 0707 	bic.w	r7, r7, #7
 80084a2:	f107 0308 	add.w	r3, r7, #8
 80084a6:	9308      	str	r3, [sp, #32]
 80084a8:	e9d7 6700 	ldrd	r6, r7, [r7]
 80084ac:	2e00      	cmp	r6, #0
 80084ae:	f177 0300 	sbcs.w	r3, r7, #0
 80084b2:	da05      	bge.n	80084c0 <_vfprintf_r+0x26c>
 80084b4:	232d      	movs	r3, #45	; 0x2d
 80084b6:	4276      	negs	r6, r6
 80084b8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80084bc:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80084c0:	2301      	movs	r3, #1
 80084c2:	e2d3      	b.n	8008a6c <_vfprintf_r+0x818>
 80084c4:	0800bb3c 	.word	0x0800bb3c
 80084c8:	0800bb5c 	.word	0x0800bb5c
 80084cc:	0800bb1c 	.word	0x0800bb1c
 80084d0:	b10b      	cbz	r3, 80084d6 <_vfprintf_r+0x282>
 80084d2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80084d6:	4ba2      	ldr	r3, [pc, #648]	; (8008760 <_vfprintf_r+0x50c>)
 80084d8:	f01a 0f20 	tst.w	sl, #32
 80084dc:	9315      	str	r3, [sp, #84]	; 0x54
 80084de:	f000 833c 	beq.w	8008b5a <_vfprintf_r+0x906>
 80084e2:	3707      	adds	r7, #7
 80084e4:	f027 0707 	bic.w	r7, r7, #7
 80084e8:	f107 0308 	add.w	r3, r7, #8
 80084ec:	9308      	str	r3, [sp, #32]
 80084ee:	e9d7 6700 	ldrd	r6, r7, [r7]
 80084f2:	f01a 0f01 	tst.w	sl, #1
 80084f6:	d00b      	beq.n	8008510 <_vfprintf_r+0x2bc>
 80084f8:	ea56 0307 	orrs.w	r3, r6, r7
 80084fc:	d008      	beq.n	8008510 <_vfprintf_r+0x2bc>
 80084fe:	2330      	movs	r3, #48	; 0x30
 8008500:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8008504:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008508:	f04a 0a02 	orr.w	sl, sl, #2
 800850c:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8008510:	2302      	movs	r3, #2
 8008512:	e2a8      	b.n	8008a66 <_vfprintf_r+0x812>
 8008514:	2a00      	cmp	r2, #0
 8008516:	d1b6      	bne.n	8008486 <_vfprintf_r+0x232>
 8008518:	2301      	movs	r3, #1
 800851a:	2220      	movs	r2, #32
 800851c:	e7b3      	b.n	8008486 <_vfprintf_r+0x232>
 800851e:	f04a 0a01 	orr.w	sl, sl, #1
 8008522:	e7b0      	b.n	8008486 <_vfprintf_r+0x232>
 8008524:	683e      	ldr	r6, [r7, #0]
 8008526:	1d39      	adds	r1, r7, #4
 8008528:	2e00      	cmp	r6, #0
 800852a:	960d      	str	r6, [sp, #52]	; 0x34
 800852c:	daad      	bge.n	800848a <_vfprintf_r+0x236>
 800852e:	460f      	mov	r7, r1
 8008530:	4276      	negs	r6, r6
 8008532:	960d      	str	r6, [sp, #52]	; 0x34
 8008534:	f04a 0a04 	orr.w	sl, sl, #4
 8008538:	e7a5      	b.n	8008486 <_vfprintf_r+0x232>
 800853a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800853c:	1c4e      	adds	r6, r1, #1
 800853e:	7809      	ldrb	r1, [r1, #0]
 8008540:	292a      	cmp	r1, #42	; 0x2a
 8008542:	9106      	str	r1, [sp, #24]
 8008544:	d010      	beq.n	8008568 <_vfprintf_r+0x314>
 8008546:	f04f 0b00 	mov.w	fp, #0
 800854a:	9609      	str	r6, [sp, #36]	; 0x24
 800854c:	9906      	ldr	r1, [sp, #24]
 800854e:	3930      	subs	r1, #48	; 0x30
 8008550:	2909      	cmp	r1, #9
 8008552:	f63f af2a 	bhi.w	80083aa <_vfprintf_r+0x156>
 8008556:	fb00 1b0b 	mla	fp, r0, fp, r1
 800855a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800855c:	460e      	mov	r6, r1
 800855e:	f816 1b01 	ldrb.w	r1, [r6], #1
 8008562:	9106      	str	r1, [sp, #24]
 8008564:	9609      	str	r6, [sp, #36]	; 0x24
 8008566:	e7f1      	b.n	800854c <_vfprintf_r+0x2f8>
 8008568:	6839      	ldr	r1, [r7, #0]
 800856a:	9609      	str	r6, [sp, #36]	; 0x24
 800856c:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8008570:	3704      	adds	r7, #4
 8008572:	e788      	b.n	8008486 <_vfprintf_r+0x232>
 8008574:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008578:	e785      	b.n	8008486 <_vfprintf_r+0x232>
 800857a:	2100      	movs	r1, #0
 800857c:	910d      	str	r1, [sp, #52]	; 0x34
 800857e:	9906      	ldr	r1, [sp, #24]
 8008580:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8008582:	3930      	subs	r1, #48	; 0x30
 8008584:	fb00 1106 	mla	r1, r0, r6, r1
 8008588:	910d      	str	r1, [sp, #52]	; 0x34
 800858a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800858c:	460e      	mov	r6, r1
 800858e:	f816 1b01 	ldrb.w	r1, [r6], #1
 8008592:	9106      	str	r1, [sp, #24]
 8008594:	9906      	ldr	r1, [sp, #24]
 8008596:	9609      	str	r6, [sp, #36]	; 0x24
 8008598:	3930      	subs	r1, #48	; 0x30
 800859a:	2909      	cmp	r1, #9
 800859c:	d9ef      	bls.n	800857e <_vfprintf_r+0x32a>
 800859e:	e704      	b.n	80083aa <_vfprintf_r+0x156>
 80085a0:	f04a 0a08 	orr.w	sl, sl, #8
 80085a4:	e76f      	b.n	8008486 <_vfprintf_r+0x232>
 80085a6:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80085aa:	e76c      	b.n	8008486 <_vfprintf_r+0x232>
 80085ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085ae:	7809      	ldrb	r1, [r1, #0]
 80085b0:	296c      	cmp	r1, #108	; 0x6c
 80085b2:	d105      	bne.n	80085c0 <_vfprintf_r+0x36c>
 80085b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085b6:	3101      	adds	r1, #1
 80085b8:	9109      	str	r1, [sp, #36]	; 0x24
 80085ba:	f04a 0a20 	orr.w	sl, sl, #32
 80085be:	e762      	b.n	8008486 <_vfprintf_r+0x232>
 80085c0:	f04a 0a10 	orr.w	sl, sl, #16
 80085c4:	e75f      	b.n	8008486 <_vfprintf_r+0x232>
 80085c6:	2600      	movs	r6, #0
 80085c8:	1d3b      	adds	r3, r7, #4
 80085ca:	9308      	str	r3, [sp, #32]
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80085d2:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80085d6:	f04f 0b01 	mov.w	fp, #1
 80085da:	960a      	str	r6, [sp, #40]	; 0x28
 80085dc:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80085e0:	e120      	b.n	8008824 <_vfprintf_r+0x5d0>
 80085e2:	b10b      	cbz	r3, 80085e8 <_vfprintf_r+0x394>
 80085e4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80085e8:	f04a 0a10 	orr.w	sl, sl, #16
 80085ec:	e752      	b.n	8008494 <_vfprintf_r+0x240>
 80085ee:	f01a 0f10 	tst.w	sl, #16
 80085f2:	f107 0304 	add.w	r3, r7, #4
 80085f6:	d003      	beq.n	8008600 <_vfprintf_r+0x3ac>
 80085f8:	683e      	ldr	r6, [r7, #0]
 80085fa:	9308      	str	r3, [sp, #32]
 80085fc:	17f7      	asrs	r7, r6, #31
 80085fe:	e755      	b.n	80084ac <_vfprintf_r+0x258>
 8008600:	683e      	ldr	r6, [r7, #0]
 8008602:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008606:	9308      	str	r3, [sp, #32]
 8008608:	bf18      	it	ne
 800860a:	b236      	sxthne	r6, r6
 800860c:	e7f6      	b.n	80085fc <_vfprintf_r+0x3a8>
 800860e:	b10b      	cbz	r3, 8008614 <_vfprintf_r+0x3c0>
 8008610:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008614:	3707      	adds	r7, #7
 8008616:	f027 0707 	bic.w	r7, r7, #7
 800861a:	f107 0308 	add.w	r3, r7, #8
 800861e:	9308      	str	r3, [sp, #32]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	f04f 32ff 	mov.w	r2, #4294967295
 8008626:	930e      	str	r3, [sp, #56]	; 0x38
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800862c:	930f      	str	r3, [sp, #60]	; 0x3c
 800862e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008630:	4638      	mov	r0, r7
 8008632:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8008636:	4631      	mov	r1, r6
 8008638:	4b4a      	ldr	r3, [pc, #296]	; (8008764 <_vfprintf_r+0x510>)
 800863a:	f7f8 fa4f 	bl	8000adc <__aeabi_dcmpun>
 800863e:	2800      	cmp	r0, #0
 8008640:	f040 85f1 	bne.w	8009226 <_vfprintf_r+0xfd2>
 8008644:	f04f 32ff 	mov.w	r2, #4294967295
 8008648:	4b46      	ldr	r3, [pc, #280]	; (8008764 <_vfprintf_r+0x510>)
 800864a:	4638      	mov	r0, r7
 800864c:	4631      	mov	r1, r6
 800864e:	f7f8 fa27 	bl	8000aa0 <__aeabi_dcmple>
 8008652:	2800      	cmp	r0, #0
 8008654:	f040 85e7 	bne.w	8009226 <_vfprintf_r+0xfd2>
 8008658:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800865a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800865c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800865e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008660:	f7f8 fa14 	bl	8000a8c <__aeabi_dcmplt>
 8008664:	b110      	cbz	r0, 800866c <_vfprintf_r+0x418>
 8008666:	232d      	movs	r3, #45	; 0x2d
 8008668:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800866c:	4b3e      	ldr	r3, [pc, #248]	; (8008768 <_vfprintf_r+0x514>)
 800866e:	4a3f      	ldr	r2, [pc, #252]	; (800876c <_vfprintf_r+0x518>)
 8008670:	9906      	ldr	r1, [sp, #24]
 8008672:	f04f 0b03 	mov.w	fp, #3
 8008676:	2947      	cmp	r1, #71	; 0x47
 8008678:	bfcc      	ite	gt
 800867a:	4690      	movgt	r8, r2
 800867c:	4698      	movle	r8, r3
 800867e:	2600      	movs	r6, #0
 8008680:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8008684:	960a      	str	r6, [sp, #40]	; 0x28
 8008686:	e0cd      	b.n	8008824 <_vfprintf_r+0x5d0>
 8008688:	f1bb 3fff 	cmp.w	fp, #4294967295
 800868c:	d026      	beq.n	80086dc <_vfprintf_r+0x488>
 800868e:	9b06      	ldr	r3, [sp, #24]
 8008690:	f023 0320 	bic.w	r3, r3, #32
 8008694:	2b47      	cmp	r3, #71	; 0x47
 8008696:	d104      	bne.n	80086a2 <_vfprintf_r+0x44e>
 8008698:	f1bb 0f00 	cmp.w	fp, #0
 800869c:	bf08      	it	eq
 800869e:	f04f 0b01 	moveq.w	fp, #1
 80086a2:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80086a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80086a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80086aa:	1e1f      	subs	r7, r3, #0
 80086ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086ae:	bfa8      	it	ge
 80086b0:	9710      	strge	r7, [sp, #64]	; 0x40
 80086b2:	930a      	str	r3, [sp, #40]	; 0x28
 80086b4:	bfbd      	ittte	lt
 80086b6:	463b      	movlt	r3, r7
 80086b8:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80086bc:	9310      	strlt	r3, [sp, #64]	; 0x40
 80086be:	2300      	movge	r3, #0
 80086c0:	bfb8      	it	lt
 80086c2:	232d      	movlt	r3, #45	; 0x2d
 80086c4:	9316      	str	r3, [sp, #88]	; 0x58
 80086c6:	9b06      	ldr	r3, [sp, #24]
 80086c8:	f023 0720 	bic.w	r7, r3, #32
 80086cc:	2f46      	cmp	r7, #70	; 0x46
 80086ce:	d008      	beq.n	80086e2 <_vfprintf_r+0x48e>
 80086d0:	2f45      	cmp	r7, #69	; 0x45
 80086d2:	d143      	bne.n	800875c <_vfprintf_r+0x508>
 80086d4:	f10b 0601 	add.w	r6, fp, #1
 80086d8:	2302      	movs	r3, #2
 80086da:	e004      	b.n	80086e6 <_vfprintf_r+0x492>
 80086dc:	f04f 0b06 	mov.w	fp, #6
 80086e0:	e7df      	b.n	80086a2 <_vfprintf_r+0x44e>
 80086e2:	465e      	mov	r6, fp
 80086e4:	2303      	movs	r3, #3
 80086e6:	aa1f      	add	r2, sp, #124	; 0x7c
 80086e8:	9204      	str	r2, [sp, #16]
 80086ea:	aa1c      	add	r2, sp, #112	; 0x70
 80086ec:	9203      	str	r2, [sp, #12]
 80086ee:	aa1b      	add	r2, sp, #108	; 0x6c
 80086f0:	9202      	str	r2, [sp, #8]
 80086f2:	e88d 0048 	stmia.w	sp, {r3, r6}
 80086f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80086fa:	4648      	mov	r0, r9
 80086fc:	f000 ff1c 	bl	8009538 <_dtoa_r>
 8008700:	2f47      	cmp	r7, #71	; 0x47
 8008702:	4680      	mov	r8, r0
 8008704:	d103      	bne.n	800870e <_vfprintf_r+0x4ba>
 8008706:	f01a 0f01 	tst.w	sl, #1
 800870a:	f000 8599 	beq.w	8009240 <_vfprintf_r+0xfec>
 800870e:	eb08 0306 	add.w	r3, r8, r6
 8008712:	2f46      	cmp	r7, #70	; 0x46
 8008714:	9307      	str	r3, [sp, #28]
 8008716:	d111      	bne.n	800873c <_vfprintf_r+0x4e8>
 8008718:	f898 3000 	ldrb.w	r3, [r8]
 800871c:	2b30      	cmp	r3, #48	; 0x30
 800871e:	d109      	bne.n	8008734 <_vfprintf_r+0x4e0>
 8008720:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008722:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008724:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008726:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008728:	f7f8 f9a6 	bl	8000a78 <__aeabi_dcmpeq>
 800872c:	b910      	cbnz	r0, 8008734 <_vfprintf_r+0x4e0>
 800872e:	f1c6 0601 	rsb	r6, r6, #1
 8008732:	961b      	str	r6, [sp, #108]	; 0x6c
 8008734:	9a07      	ldr	r2, [sp, #28]
 8008736:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008738:	441a      	add	r2, r3
 800873a:	9207      	str	r2, [sp, #28]
 800873c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800873e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008740:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008742:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008744:	f7f8 f998 	bl	8000a78 <__aeabi_dcmpeq>
 8008748:	b990      	cbnz	r0, 8008770 <_vfprintf_r+0x51c>
 800874a:	2230      	movs	r2, #48	; 0x30
 800874c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800874e:	9907      	ldr	r1, [sp, #28]
 8008750:	4299      	cmp	r1, r3
 8008752:	d90f      	bls.n	8008774 <_vfprintf_r+0x520>
 8008754:	1c59      	adds	r1, r3, #1
 8008756:	911f      	str	r1, [sp, #124]	; 0x7c
 8008758:	701a      	strb	r2, [r3, #0]
 800875a:	e7f7      	b.n	800874c <_vfprintf_r+0x4f8>
 800875c:	465e      	mov	r6, fp
 800875e:	e7bb      	b.n	80086d8 <_vfprintf_r+0x484>
 8008760:	0800baaa 	.word	0x0800baaa
 8008764:	7fefffff 	.word	0x7fefffff
 8008768:	0800ba9a 	.word	0x0800ba9a
 800876c:	0800ba9e 	.word	0x0800ba9e
 8008770:	9b07      	ldr	r3, [sp, #28]
 8008772:	931f      	str	r3, [sp, #124]	; 0x7c
 8008774:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008776:	2f47      	cmp	r7, #71	; 0x47
 8008778:	eba3 0308 	sub.w	r3, r3, r8
 800877c:	9307      	str	r3, [sp, #28]
 800877e:	f040 80fd 	bne.w	800897c <_vfprintf_r+0x728>
 8008782:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008784:	1cde      	adds	r6, r3, #3
 8008786:	db02      	blt.n	800878e <_vfprintf_r+0x53a>
 8008788:	459b      	cmp	fp, r3
 800878a:	f280 8126 	bge.w	80089da <_vfprintf_r+0x786>
 800878e:	9b06      	ldr	r3, [sp, #24]
 8008790:	3b02      	subs	r3, #2
 8008792:	9306      	str	r3, [sp, #24]
 8008794:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008796:	f89d 1018 	ldrb.w	r1, [sp, #24]
 800879a:	1e53      	subs	r3, r2, #1
 800879c:	2b00      	cmp	r3, #0
 800879e:	bfa8      	it	ge
 80087a0:	222b      	movge	r2, #43	; 0x2b
 80087a2:	931b      	str	r3, [sp, #108]	; 0x6c
 80087a4:	bfbc      	itt	lt
 80087a6:	f1c2 0301 	rsblt	r3, r2, #1
 80087aa:	222d      	movlt	r2, #45	; 0x2d
 80087ac:	2b09      	cmp	r3, #9
 80087ae:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 80087b2:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80087b6:	f340 80ff 	ble.w	80089b8 <_vfprintf_r+0x764>
 80087ba:	260a      	movs	r6, #10
 80087bc:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 80087c0:	fb93 f0f6 	sdiv	r0, r3, r6
 80087c4:	fb06 3310 	mls	r3, r6, r0, r3
 80087c8:	2809      	cmp	r0, #9
 80087ca:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80087ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80087d2:	f102 31ff 	add.w	r1, r2, #4294967295
 80087d6:	4603      	mov	r3, r0
 80087d8:	f300 80e7 	bgt.w	80089aa <_vfprintf_r+0x756>
 80087dc:	3330      	adds	r3, #48	; 0x30
 80087de:	f801 3c01 	strb.w	r3, [r1, #-1]
 80087e2:	3a02      	subs	r2, #2
 80087e4:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80087e8:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80087ec:	4282      	cmp	r2, r0
 80087ee:	4619      	mov	r1, r3
 80087f0:	f0c0 80dd 	bcc.w	80089ae <_vfprintf_r+0x75a>
 80087f4:	9a07      	ldr	r2, [sp, #28]
 80087f6:	ab1d      	add	r3, sp, #116	; 0x74
 80087f8:	1acb      	subs	r3, r1, r3
 80087fa:	2a01      	cmp	r2, #1
 80087fc:	9314      	str	r3, [sp, #80]	; 0x50
 80087fe:	eb03 0b02 	add.w	fp, r3, r2
 8008802:	dc03      	bgt.n	800880c <_vfprintf_r+0x5b8>
 8008804:	f01a 0301 	ands.w	r3, sl, #1
 8008808:	930a      	str	r3, [sp, #40]	; 0x28
 800880a:	d003      	beq.n	8008814 <_vfprintf_r+0x5c0>
 800880c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800880e:	449b      	add	fp, r3
 8008810:	2300      	movs	r3, #0
 8008812:	930a      	str	r3, [sp, #40]	; 0x28
 8008814:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008816:	b113      	cbz	r3, 800881e <_vfprintf_r+0x5ca>
 8008818:	232d      	movs	r3, #45	; 0x2d
 800881a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800881e:	2600      	movs	r6, #0
 8008820:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8008824:	455e      	cmp	r6, fp
 8008826:	4633      	mov	r3, r6
 8008828:	bfb8      	it	lt
 800882a:	465b      	movlt	r3, fp
 800882c:	9310      	str	r3, [sp, #64]	; 0x40
 800882e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8008832:	b113      	cbz	r3, 800883a <_vfprintf_r+0x5e6>
 8008834:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008836:	3301      	adds	r3, #1
 8008838:	9310      	str	r3, [sp, #64]	; 0x40
 800883a:	f01a 0302 	ands.w	r3, sl, #2
 800883e:	9316      	str	r3, [sp, #88]	; 0x58
 8008840:	bf1e      	ittt	ne
 8008842:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 8008844:	3302      	addne	r3, #2
 8008846:	9310      	strne	r3, [sp, #64]	; 0x40
 8008848:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800884c:	9317      	str	r3, [sp, #92]	; 0x5c
 800884e:	d114      	bne.n	800887a <_vfprintf_r+0x626>
 8008850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008852:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008854:	1a9f      	subs	r7, r3, r2
 8008856:	2f00      	cmp	r7, #0
 8008858:	dd0f      	ble.n	800887a <_vfprintf_r+0x626>
 800885a:	4bac      	ldr	r3, [pc, #688]	; (8008b0c <_vfprintf_r+0x8b8>)
 800885c:	2f10      	cmp	r7, #16
 800885e:	6023      	str	r3, [r4, #0]
 8008860:	f300 81de 	bgt.w	8008c20 <_vfprintf_r+0x9cc>
 8008864:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008866:	6067      	str	r7, [r4, #4]
 8008868:	441f      	add	r7, r3
 800886a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800886c:	9723      	str	r7, [sp, #140]	; 0x8c
 800886e:	3301      	adds	r3, #1
 8008870:	2b07      	cmp	r3, #7
 8008872:	9322      	str	r3, [sp, #136]	; 0x88
 8008874:	f300 81eb 	bgt.w	8008c4e <_vfprintf_r+0x9fa>
 8008878:	3408      	adds	r4, #8
 800887a:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 800887e:	b173      	cbz	r3, 800889e <_vfprintf_r+0x64a>
 8008880:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	2301      	movs	r3, #1
 8008888:	6063      	str	r3, [r4, #4]
 800888a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800888c:	3301      	adds	r3, #1
 800888e:	9323      	str	r3, [sp, #140]	; 0x8c
 8008890:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008892:	3301      	adds	r3, #1
 8008894:	2b07      	cmp	r3, #7
 8008896:	9322      	str	r3, [sp, #136]	; 0x88
 8008898:	f300 81e3 	bgt.w	8008c62 <_vfprintf_r+0xa0e>
 800889c:	3408      	adds	r4, #8
 800889e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80088a0:	b16b      	cbz	r3, 80088be <_vfprintf_r+0x66a>
 80088a2:	ab1a      	add	r3, sp, #104	; 0x68
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	2302      	movs	r3, #2
 80088a8:	6063      	str	r3, [r4, #4]
 80088aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088ac:	3302      	adds	r3, #2
 80088ae:	9323      	str	r3, [sp, #140]	; 0x8c
 80088b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088b2:	3301      	adds	r3, #1
 80088b4:	2b07      	cmp	r3, #7
 80088b6:	9322      	str	r3, [sp, #136]	; 0x88
 80088b8:	f300 81dd 	bgt.w	8008c76 <_vfprintf_r+0xa22>
 80088bc:	3408      	adds	r4, #8
 80088be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80088c0:	2b80      	cmp	r3, #128	; 0x80
 80088c2:	d114      	bne.n	80088ee <_vfprintf_r+0x69a>
 80088c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80088c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80088c8:	1a9f      	subs	r7, r3, r2
 80088ca:	2f00      	cmp	r7, #0
 80088cc:	dd0f      	ble.n	80088ee <_vfprintf_r+0x69a>
 80088ce:	4b90      	ldr	r3, [pc, #576]	; (8008b10 <_vfprintf_r+0x8bc>)
 80088d0:	2f10      	cmp	r7, #16
 80088d2:	6023      	str	r3, [r4, #0]
 80088d4:	f300 81d9 	bgt.w	8008c8a <_vfprintf_r+0xa36>
 80088d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80088da:	6067      	str	r7, [r4, #4]
 80088dc:	441f      	add	r7, r3
 80088de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088e0:	9723      	str	r7, [sp, #140]	; 0x8c
 80088e2:	3301      	adds	r3, #1
 80088e4:	2b07      	cmp	r3, #7
 80088e6:	9322      	str	r3, [sp, #136]	; 0x88
 80088e8:	f300 81e6 	bgt.w	8008cb8 <_vfprintf_r+0xa64>
 80088ec:	3408      	adds	r4, #8
 80088ee:	eba6 060b 	sub.w	r6, r6, fp
 80088f2:	2e00      	cmp	r6, #0
 80088f4:	dd0f      	ble.n	8008916 <_vfprintf_r+0x6c2>
 80088f6:	4f86      	ldr	r7, [pc, #536]	; (8008b10 <_vfprintf_r+0x8bc>)
 80088f8:	2e10      	cmp	r6, #16
 80088fa:	6027      	str	r7, [r4, #0]
 80088fc:	f300 81e6 	bgt.w	8008ccc <_vfprintf_r+0xa78>
 8008900:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008902:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8008904:	3301      	adds	r3, #1
 8008906:	6066      	str	r6, [r4, #4]
 8008908:	2b07      	cmp	r3, #7
 800890a:	4406      	add	r6, r0
 800890c:	9623      	str	r6, [sp, #140]	; 0x8c
 800890e:	9322      	str	r3, [sp, #136]	; 0x88
 8008910:	f300 81f3 	bgt.w	8008cfa <_vfprintf_r+0xaa6>
 8008914:	3408      	adds	r4, #8
 8008916:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800891a:	f040 81f8 	bne.w	8008d0e <_vfprintf_r+0xaba>
 800891e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008920:	e884 0900 	stmia.w	r4, {r8, fp}
 8008924:	445b      	add	r3, fp
 8008926:	9323      	str	r3, [sp, #140]	; 0x8c
 8008928:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800892a:	3301      	adds	r3, #1
 800892c:	2b07      	cmp	r3, #7
 800892e:	9322      	str	r3, [sp, #136]	; 0x88
 8008930:	f340 8428 	ble.w	8009184 <_vfprintf_r+0xf30>
 8008934:	aa21      	add	r2, sp, #132	; 0x84
 8008936:	4629      	mov	r1, r5
 8008938:	4648      	mov	r0, r9
 800893a:	f002 fdae 	bl	800b49a <__sprint_r>
 800893e:	2800      	cmp	r0, #0
 8008940:	f040 8440 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008944:	ac2e      	add	r4, sp, #184	; 0xb8
 8008946:	f01a 0f04 	tst.w	sl, #4
 800894a:	f040 841e 	bne.w	800918a <_vfprintf_r+0xf36>
 800894e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008950:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008952:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008954:	428a      	cmp	r2, r1
 8008956:	bfac      	ite	ge
 8008958:	189b      	addge	r3, r3, r2
 800895a:	185b      	addlt	r3, r3, r1
 800895c:	930c      	str	r3, [sp, #48]	; 0x30
 800895e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008960:	b13b      	cbz	r3, 8008972 <_vfprintf_r+0x71e>
 8008962:	aa21      	add	r2, sp, #132	; 0x84
 8008964:	4629      	mov	r1, r5
 8008966:	4648      	mov	r0, r9
 8008968:	f002 fd97 	bl	800b49a <__sprint_r>
 800896c:	2800      	cmp	r0, #0
 800896e:	f040 8429 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008972:	2300      	movs	r3, #0
 8008974:	9f08      	ldr	r7, [sp, #32]
 8008976:	9322      	str	r3, [sp, #136]	; 0x88
 8008978:	ac2e      	add	r4, sp, #184	; 0xb8
 800897a:	e4ea      	b.n	8008352 <_vfprintf_r+0xfe>
 800897c:	9b06      	ldr	r3, [sp, #24]
 800897e:	2b65      	cmp	r3, #101	; 0x65
 8008980:	f77f af08 	ble.w	8008794 <_vfprintf_r+0x540>
 8008984:	9b06      	ldr	r3, [sp, #24]
 8008986:	2b66      	cmp	r3, #102	; 0x66
 8008988:	d127      	bne.n	80089da <_vfprintf_r+0x786>
 800898a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800898c:	2b00      	cmp	r3, #0
 800898e:	dd1b      	ble.n	80089c8 <_vfprintf_r+0x774>
 8008990:	f1bb 0f00 	cmp.w	fp, #0
 8008994:	d102      	bne.n	800899c <_vfprintf_r+0x748>
 8008996:	f01a 0f01 	tst.w	sl, #1
 800899a:	d002      	beq.n	80089a2 <_vfprintf_r+0x74e>
 800899c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800899e:	4413      	add	r3, r2
 80089a0:	445b      	add	r3, fp
 80089a2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80089a4:	469b      	mov	fp, r3
 80089a6:	920a      	str	r2, [sp, #40]	; 0x28
 80089a8:	e734      	b.n	8008814 <_vfprintf_r+0x5c0>
 80089aa:	460a      	mov	r2, r1
 80089ac:	e708      	b.n	80087c0 <_vfprintf_r+0x56c>
 80089ae:	f812 1b01 	ldrb.w	r1, [r2], #1
 80089b2:	f803 1b01 	strb.w	r1, [r3], #1
 80089b6:	e719      	b.n	80087ec <_vfprintf_r+0x598>
 80089b8:	2230      	movs	r2, #48	; 0x30
 80089ba:	4413      	add	r3, r2
 80089bc:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80089c0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80089c4:	a91e      	add	r1, sp, #120	; 0x78
 80089c6:	e715      	b.n	80087f4 <_vfprintf_r+0x5a0>
 80089c8:	f1bb 0f00 	cmp.w	fp, #0
 80089cc:	d102      	bne.n	80089d4 <_vfprintf_r+0x780>
 80089ce:	f01a 0f01 	tst.w	sl, #1
 80089d2:	d016      	beq.n	8008a02 <_vfprintf_r+0x7ae>
 80089d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089d6:	3301      	adds	r3, #1
 80089d8:	e7e2      	b.n	80089a0 <_vfprintf_r+0x74c>
 80089da:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80089dc:	9b07      	ldr	r3, [sp, #28]
 80089de:	429a      	cmp	r2, r3
 80089e0:	db07      	blt.n	80089f2 <_vfprintf_r+0x79e>
 80089e2:	f01a 0f01 	tst.w	sl, #1
 80089e6:	d00e      	beq.n	8008a06 <_vfprintf_r+0x7b2>
 80089e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089ea:	4413      	add	r3, r2
 80089ec:	2267      	movs	r2, #103	; 0x67
 80089ee:	9206      	str	r2, [sp, #24]
 80089f0:	e7d7      	b.n	80089a2 <_vfprintf_r+0x74e>
 80089f2:	9b07      	ldr	r3, [sp, #28]
 80089f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80089f6:	2a00      	cmp	r2, #0
 80089f8:	440b      	add	r3, r1
 80089fa:	dcf7      	bgt.n	80089ec <_vfprintf_r+0x798>
 80089fc:	f1c2 0201 	rsb	r2, r2, #1
 8008a00:	e7f3      	b.n	80089ea <_vfprintf_r+0x796>
 8008a02:	2301      	movs	r3, #1
 8008a04:	e7cd      	b.n	80089a2 <_vfprintf_r+0x74e>
 8008a06:	4613      	mov	r3, r2
 8008a08:	e7f0      	b.n	80089ec <_vfprintf_r+0x798>
 8008a0a:	b10b      	cbz	r3, 8008a10 <_vfprintf_r+0x7bc>
 8008a0c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008a10:	f01a 0f20 	tst.w	sl, #32
 8008a14:	f107 0304 	add.w	r3, r7, #4
 8008a18:	d008      	beq.n	8008a2c <_vfprintf_r+0x7d8>
 8008a1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	17cf      	asrs	r7, r1, #31
 8008a20:	4608      	mov	r0, r1
 8008a22:	4639      	mov	r1, r7
 8008a24:	e9c2 0100 	strd	r0, r1, [r2]
 8008a28:	461f      	mov	r7, r3
 8008a2a:	e492      	b.n	8008352 <_vfprintf_r+0xfe>
 8008a2c:	f01a 0f10 	tst.w	sl, #16
 8008a30:	d003      	beq.n	8008a3a <_vfprintf_r+0x7e6>
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a36:	6011      	str	r1, [r2, #0]
 8008a38:	e7f6      	b.n	8008a28 <_vfprintf_r+0x7d4>
 8008a3a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008a3e:	d0f8      	beq.n	8008a32 <_vfprintf_r+0x7de>
 8008a40:	683a      	ldr	r2, [r7, #0]
 8008a42:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 8008a46:	8011      	strh	r1, [r2, #0]
 8008a48:	e7ee      	b.n	8008a28 <_vfprintf_r+0x7d4>
 8008a4a:	f04a 0a10 	orr.w	sl, sl, #16
 8008a4e:	f01a 0320 	ands.w	r3, sl, #32
 8008a52:	d022      	beq.n	8008a9a <_vfprintf_r+0x846>
 8008a54:	3707      	adds	r7, #7
 8008a56:	f027 0707 	bic.w	r7, r7, #7
 8008a5a:	f107 0308 	add.w	r3, r7, #8
 8008a5e:	9308      	str	r3, [sp, #32]
 8008a60:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008a64:	2300      	movs	r3, #0
 8008a66:	2200      	movs	r2, #0
 8008a68:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008a6c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008a70:	f000 83eb 	beq.w	800924a <_vfprintf_r+0xff6>
 8008a74:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008a78:	920a      	str	r2, [sp, #40]	; 0x28
 8008a7a:	ea56 0207 	orrs.w	r2, r6, r7
 8008a7e:	f040 83ea 	bne.w	8009256 <_vfprintf_r+0x1002>
 8008a82:	f1bb 0f00 	cmp.w	fp, #0
 8008a86:	f000 80ac 	beq.w	8008be2 <_vfprintf_r+0x98e>
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	d078      	beq.n	8008b80 <_vfprintf_r+0x92c>
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	f000 8093 	beq.w	8008bba <_vfprintf_r+0x966>
 8008a94:	2600      	movs	r6, #0
 8008a96:	2700      	movs	r7, #0
 8008a98:	e3e3      	b.n	8009262 <_vfprintf_r+0x100e>
 8008a9a:	1d3a      	adds	r2, r7, #4
 8008a9c:	f01a 0110 	ands.w	r1, sl, #16
 8008aa0:	9208      	str	r2, [sp, #32]
 8008aa2:	d002      	beq.n	8008aaa <_vfprintf_r+0x856>
 8008aa4:	683e      	ldr	r6, [r7, #0]
 8008aa6:	2700      	movs	r7, #0
 8008aa8:	e7dd      	b.n	8008a66 <_vfprintf_r+0x812>
 8008aaa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8008aae:	d0f9      	beq.n	8008aa4 <_vfprintf_r+0x850>
 8008ab0:	883e      	ldrh	r6, [r7, #0]
 8008ab2:	2700      	movs	r7, #0
 8008ab4:	e7d6      	b.n	8008a64 <_vfprintf_r+0x810>
 8008ab6:	1d3b      	adds	r3, r7, #4
 8008ab8:	9308      	str	r3, [sp, #32]
 8008aba:	2330      	movs	r3, #48	; 0x30
 8008abc:	2278      	movs	r2, #120	; 0x78
 8008abe:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8008ac2:	4b14      	ldr	r3, [pc, #80]	; (8008b14 <_vfprintf_r+0x8c0>)
 8008ac4:	683e      	ldr	r6, [r7, #0]
 8008ac6:	9315      	str	r3, [sp, #84]	; 0x54
 8008ac8:	2700      	movs	r7, #0
 8008aca:	f04a 0a02 	orr.w	sl, sl, #2
 8008ace:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8008ad2:	2302      	movs	r3, #2
 8008ad4:	9206      	str	r2, [sp, #24]
 8008ad6:	e7c6      	b.n	8008a66 <_vfprintf_r+0x812>
 8008ad8:	2600      	movs	r6, #0
 8008ada:	1d3b      	adds	r3, r7, #4
 8008adc:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008ae0:	9308      	str	r3, [sp, #32]
 8008ae2:	f8d7 8000 	ldr.w	r8, [r7]
 8008ae6:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8008aea:	d00a      	beq.n	8008b02 <_vfprintf_r+0x8ae>
 8008aec:	465a      	mov	r2, fp
 8008aee:	4631      	mov	r1, r6
 8008af0:	4640      	mov	r0, r8
 8008af2:	f001 ff99 	bl	800aa28 <memchr>
 8008af6:	2800      	cmp	r0, #0
 8008af8:	f000 8090 	beq.w	8008c1c <_vfprintf_r+0x9c8>
 8008afc:	eba0 0b08 	sub.w	fp, r0, r8
 8008b00:	e5c0      	b.n	8008684 <_vfprintf_r+0x430>
 8008b02:	4640      	mov	r0, r8
 8008b04:	f7f7 fb90 	bl	8000228 <strlen>
 8008b08:	4683      	mov	fp, r0
 8008b0a:	e5bb      	b.n	8008684 <_vfprintf_r+0x430>
 8008b0c:	0800baee 	.word	0x0800baee
 8008b10:	0800bafe 	.word	0x0800bafe
 8008b14:	0800babb 	.word	0x0800babb
 8008b18:	f04a 0a10 	orr.w	sl, sl, #16
 8008b1c:	f01a 0f20 	tst.w	sl, #32
 8008b20:	d009      	beq.n	8008b36 <_vfprintf_r+0x8e2>
 8008b22:	3707      	adds	r7, #7
 8008b24:	f027 0707 	bic.w	r7, r7, #7
 8008b28:	f107 0308 	add.w	r3, r7, #8
 8008b2c:	9308      	str	r3, [sp, #32]
 8008b2e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8008b32:	2301      	movs	r3, #1
 8008b34:	e797      	b.n	8008a66 <_vfprintf_r+0x812>
 8008b36:	1d3b      	adds	r3, r7, #4
 8008b38:	f01a 0f10 	tst.w	sl, #16
 8008b3c:	9308      	str	r3, [sp, #32]
 8008b3e:	d001      	beq.n	8008b44 <_vfprintf_r+0x8f0>
 8008b40:	683e      	ldr	r6, [r7, #0]
 8008b42:	e003      	b.n	8008b4c <_vfprintf_r+0x8f8>
 8008b44:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008b48:	d0fa      	beq.n	8008b40 <_vfprintf_r+0x8ec>
 8008b4a:	883e      	ldrh	r6, [r7, #0]
 8008b4c:	2700      	movs	r7, #0
 8008b4e:	e7f0      	b.n	8008b32 <_vfprintf_r+0x8de>
 8008b50:	b10b      	cbz	r3, 8008b56 <_vfprintf_r+0x902>
 8008b52:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008b56:	4ba3      	ldr	r3, [pc, #652]	; (8008de4 <_vfprintf_r+0xb90>)
 8008b58:	e4be      	b.n	80084d8 <_vfprintf_r+0x284>
 8008b5a:	1d3b      	adds	r3, r7, #4
 8008b5c:	f01a 0f10 	tst.w	sl, #16
 8008b60:	9308      	str	r3, [sp, #32]
 8008b62:	d001      	beq.n	8008b68 <_vfprintf_r+0x914>
 8008b64:	683e      	ldr	r6, [r7, #0]
 8008b66:	e003      	b.n	8008b70 <_vfprintf_r+0x91c>
 8008b68:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008b6c:	d0fa      	beq.n	8008b64 <_vfprintf_r+0x910>
 8008b6e:	883e      	ldrh	r6, [r7, #0]
 8008b70:	2700      	movs	r7, #0
 8008b72:	e4be      	b.n	80084f2 <_vfprintf_r+0x29e>
 8008b74:	4643      	mov	r3, r8
 8008b76:	e375      	b.n	8009264 <_vfprintf_r+0x1010>
 8008b78:	2f00      	cmp	r7, #0
 8008b7a:	bf08      	it	eq
 8008b7c:	2e0a      	cmpeq	r6, #10
 8008b7e:	d205      	bcs.n	8008b8c <_vfprintf_r+0x938>
 8008b80:	3630      	adds	r6, #48	; 0x30
 8008b82:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8008b86:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8008b8a:	e386      	b.n	800929a <_vfprintf_r+0x1046>
 8008b8c:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8008b90:	4630      	mov	r0, r6
 8008b92:	4639      	mov	r1, r7
 8008b94:	220a      	movs	r2, #10
 8008b96:	2300      	movs	r3, #0
 8008b98:	f7f8 fa5c 	bl	8001054 <__aeabi_uldivmod>
 8008b9c:	3230      	adds	r2, #48	; 0x30
 8008b9e:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	4639      	mov	r1, r7
 8008ba8:	220a      	movs	r2, #10
 8008baa:	f7f8 fa53 	bl	8001054 <__aeabi_uldivmod>
 8008bae:	4606      	mov	r6, r0
 8008bb0:	460f      	mov	r7, r1
 8008bb2:	ea56 0307 	orrs.w	r3, r6, r7
 8008bb6:	d1eb      	bne.n	8008b90 <_vfprintf_r+0x93c>
 8008bb8:	e36f      	b.n	800929a <_vfprintf_r+0x1046>
 8008bba:	2600      	movs	r6, #0
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8008bc2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008bc4:	f006 030f 	and.w	r3, r6, #15
 8008bc8:	5cd3      	ldrb	r3, [r2, r3]
 8008bca:	093a      	lsrs	r2, r7, #4
 8008bcc:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8008bd0:	0933      	lsrs	r3, r6, #4
 8008bd2:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008bd6:	461e      	mov	r6, r3
 8008bd8:	4617      	mov	r7, r2
 8008bda:	ea56 0307 	orrs.w	r3, r6, r7
 8008bde:	d1f0      	bne.n	8008bc2 <_vfprintf_r+0x96e>
 8008be0:	e35b      	b.n	800929a <_vfprintf_r+0x1046>
 8008be2:	b943      	cbnz	r3, 8008bf6 <_vfprintf_r+0x9a2>
 8008be4:	f01a 0f01 	tst.w	sl, #1
 8008be8:	d005      	beq.n	8008bf6 <_vfprintf_r+0x9a2>
 8008bea:	2330      	movs	r3, #48	; 0x30
 8008bec:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8008bf0:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8008bf4:	e351      	b.n	800929a <_vfprintf_r+0x1046>
 8008bf6:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8008bfa:	e34e      	b.n	800929a <_vfprintf_r+0x1046>
 8008bfc:	b10b      	cbz	r3, 8008c02 <_vfprintf_r+0x9ae>
 8008bfe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8008c02:	9b06      	ldr	r3, [sp, #24]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	f000 8301 	beq.w	800920c <_vfprintf_r+0xfb8>
 8008c0a:	2600      	movs	r6, #0
 8008c0c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008c10:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8008c14:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8008c18:	9708      	str	r7, [sp, #32]
 8008c1a:	e4dc      	b.n	80085d6 <_vfprintf_r+0x382>
 8008c1c:	4606      	mov	r6, r0
 8008c1e:	e531      	b.n	8008684 <_vfprintf_r+0x430>
 8008c20:	2310      	movs	r3, #16
 8008c22:	6063      	str	r3, [r4, #4]
 8008c24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c26:	3310      	adds	r3, #16
 8008c28:	9323      	str	r3, [sp, #140]	; 0x8c
 8008c2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	2b07      	cmp	r3, #7
 8008c30:	9322      	str	r3, [sp, #136]	; 0x88
 8008c32:	dc02      	bgt.n	8008c3a <_vfprintf_r+0x9e6>
 8008c34:	3408      	adds	r4, #8
 8008c36:	3f10      	subs	r7, #16
 8008c38:	e60f      	b.n	800885a <_vfprintf_r+0x606>
 8008c3a:	aa21      	add	r2, sp, #132	; 0x84
 8008c3c:	4629      	mov	r1, r5
 8008c3e:	4648      	mov	r0, r9
 8008c40:	f002 fc2b 	bl	800b49a <__sprint_r>
 8008c44:	2800      	cmp	r0, #0
 8008c46:	f040 82bd 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008c4a:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c4c:	e7f3      	b.n	8008c36 <_vfprintf_r+0x9e2>
 8008c4e:	aa21      	add	r2, sp, #132	; 0x84
 8008c50:	4629      	mov	r1, r5
 8008c52:	4648      	mov	r0, r9
 8008c54:	f002 fc21 	bl	800b49a <__sprint_r>
 8008c58:	2800      	cmp	r0, #0
 8008c5a:	f040 82b3 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008c5e:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c60:	e60b      	b.n	800887a <_vfprintf_r+0x626>
 8008c62:	aa21      	add	r2, sp, #132	; 0x84
 8008c64:	4629      	mov	r1, r5
 8008c66:	4648      	mov	r0, r9
 8008c68:	f002 fc17 	bl	800b49a <__sprint_r>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	f040 82a9 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008c72:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c74:	e613      	b.n	800889e <_vfprintf_r+0x64a>
 8008c76:	aa21      	add	r2, sp, #132	; 0x84
 8008c78:	4629      	mov	r1, r5
 8008c7a:	4648      	mov	r0, r9
 8008c7c:	f002 fc0d 	bl	800b49a <__sprint_r>
 8008c80:	2800      	cmp	r0, #0
 8008c82:	f040 829f 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008c86:	ac2e      	add	r4, sp, #184	; 0xb8
 8008c88:	e619      	b.n	80088be <_vfprintf_r+0x66a>
 8008c8a:	2310      	movs	r3, #16
 8008c8c:	6063      	str	r3, [r4, #4]
 8008c8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c90:	3310      	adds	r3, #16
 8008c92:	9323      	str	r3, [sp, #140]	; 0x8c
 8008c94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c96:	3301      	adds	r3, #1
 8008c98:	2b07      	cmp	r3, #7
 8008c9a:	9322      	str	r3, [sp, #136]	; 0x88
 8008c9c:	dc02      	bgt.n	8008ca4 <_vfprintf_r+0xa50>
 8008c9e:	3408      	adds	r4, #8
 8008ca0:	3f10      	subs	r7, #16
 8008ca2:	e614      	b.n	80088ce <_vfprintf_r+0x67a>
 8008ca4:	aa21      	add	r2, sp, #132	; 0x84
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	4648      	mov	r0, r9
 8008caa:	f002 fbf6 	bl	800b49a <__sprint_r>
 8008cae:	2800      	cmp	r0, #0
 8008cb0:	f040 8288 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008cb4:	ac2e      	add	r4, sp, #184	; 0xb8
 8008cb6:	e7f3      	b.n	8008ca0 <_vfprintf_r+0xa4c>
 8008cb8:	aa21      	add	r2, sp, #132	; 0x84
 8008cba:	4629      	mov	r1, r5
 8008cbc:	4648      	mov	r0, r9
 8008cbe:	f002 fbec 	bl	800b49a <__sprint_r>
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	f040 827e 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008cc8:	ac2e      	add	r4, sp, #184	; 0xb8
 8008cca:	e610      	b.n	80088ee <_vfprintf_r+0x69a>
 8008ccc:	2310      	movs	r3, #16
 8008cce:	6063      	str	r3, [r4, #4]
 8008cd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008cd2:	3310      	adds	r3, #16
 8008cd4:	9323      	str	r3, [sp, #140]	; 0x8c
 8008cd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008cd8:	3301      	adds	r3, #1
 8008cda:	2b07      	cmp	r3, #7
 8008cdc:	9322      	str	r3, [sp, #136]	; 0x88
 8008cde:	dc02      	bgt.n	8008ce6 <_vfprintf_r+0xa92>
 8008ce0:	3408      	adds	r4, #8
 8008ce2:	3e10      	subs	r6, #16
 8008ce4:	e608      	b.n	80088f8 <_vfprintf_r+0x6a4>
 8008ce6:	aa21      	add	r2, sp, #132	; 0x84
 8008ce8:	4629      	mov	r1, r5
 8008cea:	4648      	mov	r0, r9
 8008cec:	f002 fbd5 	bl	800b49a <__sprint_r>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	f040 8267 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008cf6:	ac2e      	add	r4, sp, #184	; 0xb8
 8008cf8:	e7f3      	b.n	8008ce2 <_vfprintf_r+0xa8e>
 8008cfa:	aa21      	add	r2, sp, #132	; 0x84
 8008cfc:	4629      	mov	r1, r5
 8008cfe:	4648      	mov	r0, r9
 8008d00:	f002 fbcb 	bl	800b49a <__sprint_r>
 8008d04:	2800      	cmp	r0, #0
 8008d06:	f040 825d 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008d0a:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d0c:	e603      	b.n	8008916 <_vfprintf_r+0x6c2>
 8008d0e:	9b06      	ldr	r3, [sp, #24]
 8008d10:	2b65      	cmp	r3, #101	; 0x65
 8008d12:	f340 81b1 	ble.w	8009078 <_vfprintf_r+0xe24>
 8008d16:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008d1a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008d1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008d1e:	f7f7 feab 	bl	8000a78 <__aeabi_dcmpeq>
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d064      	beq.n	8008df0 <_vfprintf_r+0xb9c>
 8008d26:	4b30      	ldr	r3, [pc, #192]	; (8008de8 <_vfprintf_r+0xb94>)
 8008d28:	6023      	str	r3, [r4, #0]
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	6063      	str	r3, [r4, #4]
 8008d2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d30:	3301      	adds	r3, #1
 8008d32:	9323      	str	r3, [sp, #140]	; 0x8c
 8008d34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d36:	3301      	adds	r3, #1
 8008d38:	2b07      	cmp	r3, #7
 8008d3a:	9322      	str	r3, [sp, #136]	; 0x88
 8008d3c:	dc26      	bgt.n	8008d8c <_vfprintf_r+0xb38>
 8008d3e:	3408      	adds	r4, #8
 8008d40:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008d42:	9a07      	ldr	r2, [sp, #28]
 8008d44:	4293      	cmp	r3, r2
 8008d46:	db03      	blt.n	8008d50 <_vfprintf_r+0xafc>
 8008d48:	f01a 0f01 	tst.w	sl, #1
 8008d4c:	f43f adfb 	beq.w	8008946 <_vfprintf_r+0x6f2>
 8008d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008d52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d58:	6063      	str	r3, [r4, #4]
 8008d5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d5c:	4413      	add	r3, r2
 8008d5e:	9323      	str	r3, [sp, #140]	; 0x8c
 8008d60:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008d62:	3301      	adds	r3, #1
 8008d64:	2b07      	cmp	r3, #7
 8008d66:	9322      	str	r3, [sp, #136]	; 0x88
 8008d68:	dc1a      	bgt.n	8008da0 <_vfprintf_r+0xb4c>
 8008d6a:	3408      	adds	r4, #8
 8008d6c:	9b07      	ldr	r3, [sp, #28]
 8008d6e:	1e5e      	subs	r6, r3, #1
 8008d70:	2e00      	cmp	r6, #0
 8008d72:	f77f ade8 	ble.w	8008946 <_vfprintf_r+0x6f2>
 8008d76:	f04f 0810 	mov.w	r8, #16
 8008d7a:	4f1c      	ldr	r7, [pc, #112]	; (8008dec <_vfprintf_r+0xb98>)
 8008d7c:	2e10      	cmp	r6, #16
 8008d7e:	6027      	str	r7, [r4, #0]
 8008d80:	dc18      	bgt.n	8008db4 <_vfprintf_r+0xb60>
 8008d82:	6066      	str	r6, [r4, #4]
 8008d84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008d86:	441e      	add	r6, r3
 8008d88:	9623      	str	r6, [sp, #140]	; 0x8c
 8008d8a:	e5cd      	b.n	8008928 <_vfprintf_r+0x6d4>
 8008d8c:	aa21      	add	r2, sp, #132	; 0x84
 8008d8e:	4629      	mov	r1, r5
 8008d90:	4648      	mov	r0, r9
 8008d92:	f002 fb82 	bl	800b49a <__sprint_r>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	f040 8214 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008d9c:	ac2e      	add	r4, sp, #184	; 0xb8
 8008d9e:	e7cf      	b.n	8008d40 <_vfprintf_r+0xaec>
 8008da0:	aa21      	add	r2, sp, #132	; 0x84
 8008da2:	4629      	mov	r1, r5
 8008da4:	4648      	mov	r0, r9
 8008da6:	f002 fb78 	bl	800b49a <__sprint_r>
 8008daa:	2800      	cmp	r0, #0
 8008dac:	f040 820a 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008db0:	ac2e      	add	r4, sp, #184	; 0xb8
 8008db2:	e7db      	b.n	8008d6c <_vfprintf_r+0xb18>
 8008db4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008db6:	f8c4 8004 	str.w	r8, [r4, #4]
 8008dba:	3310      	adds	r3, #16
 8008dbc:	9323      	str	r3, [sp, #140]	; 0x8c
 8008dbe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	2b07      	cmp	r3, #7
 8008dc4:	9322      	str	r3, [sp, #136]	; 0x88
 8008dc6:	dc02      	bgt.n	8008dce <_vfprintf_r+0xb7a>
 8008dc8:	3408      	adds	r4, #8
 8008dca:	3e10      	subs	r6, #16
 8008dcc:	e7d6      	b.n	8008d7c <_vfprintf_r+0xb28>
 8008dce:	aa21      	add	r2, sp, #132	; 0x84
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	4648      	mov	r0, r9
 8008dd4:	f002 fb61 	bl	800b49a <__sprint_r>
 8008dd8:	2800      	cmp	r0, #0
 8008dda:	f040 81f3 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008dde:	ac2e      	add	r4, sp, #184	; 0xb8
 8008de0:	e7f3      	b.n	8008dca <_vfprintf_r+0xb76>
 8008de2:	bf00      	nop
 8008de4:	0800babb 	.word	0x0800babb
 8008de8:	0800bacc 	.word	0x0800bacc
 8008dec:	0800bafe 	.word	0x0800bafe
 8008df0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	dc7b      	bgt.n	8008eee <_vfprintf_r+0xc9a>
 8008df6:	4b9e      	ldr	r3, [pc, #632]	; (8009070 <_vfprintf_r+0xe1c>)
 8008df8:	6023      	str	r3, [r4, #0]
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	6063      	str	r3, [r4, #4]
 8008dfe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e00:	3301      	adds	r3, #1
 8008e02:	9323      	str	r3, [sp, #140]	; 0x8c
 8008e04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e06:	3301      	adds	r3, #1
 8008e08:	2b07      	cmp	r3, #7
 8008e0a:	9322      	str	r3, [sp, #136]	; 0x88
 8008e0c:	dc45      	bgt.n	8008e9a <_vfprintf_r+0xc46>
 8008e0e:	3408      	adds	r4, #8
 8008e10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008e12:	b92b      	cbnz	r3, 8008e20 <_vfprintf_r+0xbcc>
 8008e14:	9b07      	ldr	r3, [sp, #28]
 8008e16:	b91b      	cbnz	r3, 8008e20 <_vfprintf_r+0xbcc>
 8008e18:	f01a 0f01 	tst.w	sl, #1
 8008e1c:	f43f ad93 	beq.w	8008946 <_vfprintf_r+0x6f2>
 8008e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e22:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e28:	6063      	str	r3, [r4, #4]
 8008e2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e2c:	4413      	add	r3, r2
 8008e2e:	9323      	str	r3, [sp, #140]	; 0x8c
 8008e30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e32:	3301      	adds	r3, #1
 8008e34:	2b07      	cmp	r3, #7
 8008e36:	9322      	str	r3, [sp, #136]	; 0x88
 8008e38:	dc39      	bgt.n	8008eae <_vfprintf_r+0xc5a>
 8008e3a:	f104 0308 	add.w	r3, r4, #8
 8008e3e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8008e40:	2e00      	cmp	r6, #0
 8008e42:	da19      	bge.n	8008e78 <_vfprintf_r+0xc24>
 8008e44:	2410      	movs	r4, #16
 8008e46:	4f8b      	ldr	r7, [pc, #556]	; (8009074 <_vfprintf_r+0xe20>)
 8008e48:	4276      	negs	r6, r6
 8008e4a:	2e10      	cmp	r6, #16
 8008e4c:	601f      	str	r7, [r3, #0]
 8008e4e:	dc38      	bgt.n	8008ec2 <_vfprintf_r+0xc6e>
 8008e50:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008e52:	605e      	str	r6, [r3, #4]
 8008e54:	4416      	add	r6, r2
 8008e56:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e58:	9623      	str	r6, [sp, #140]	; 0x8c
 8008e5a:	3201      	adds	r2, #1
 8008e5c:	2a07      	cmp	r2, #7
 8008e5e:	f103 0308 	add.w	r3, r3, #8
 8008e62:	9222      	str	r2, [sp, #136]	; 0x88
 8008e64:	dd08      	ble.n	8008e78 <_vfprintf_r+0xc24>
 8008e66:	aa21      	add	r2, sp, #132	; 0x84
 8008e68:	4629      	mov	r1, r5
 8008e6a:	4648      	mov	r0, r9
 8008e6c:	f002 fb15 	bl	800b49a <__sprint_r>
 8008e70:	2800      	cmp	r0, #0
 8008e72:	f040 81a7 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008e76:	ab2e      	add	r3, sp, #184	; 0xb8
 8008e78:	9a07      	ldr	r2, [sp, #28]
 8008e7a:	9907      	ldr	r1, [sp, #28]
 8008e7c:	605a      	str	r2, [r3, #4]
 8008e7e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008e80:	f8c3 8000 	str.w	r8, [r3]
 8008e84:	440a      	add	r2, r1
 8008e86:	9223      	str	r2, [sp, #140]	; 0x8c
 8008e88:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008e8a:	3201      	adds	r2, #1
 8008e8c:	2a07      	cmp	r2, #7
 8008e8e:	9222      	str	r2, [sp, #136]	; 0x88
 8008e90:	f73f ad50 	bgt.w	8008934 <_vfprintf_r+0x6e0>
 8008e94:	f103 0408 	add.w	r4, r3, #8
 8008e98:	e555      	b.n	8008946 <_vfprintf_r+0x6f2>
 8008e9a:	aa21      	add	r2, sp, #132	; 0x84
 8008e9c:	4629      	mov	r1, r5
 8008e9e:	4648      	mov	r0, r9
 8008ea0:	f002 fafb 	bl	800b49a <__sprint_r>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	f040 818d 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008eaa:	ac2e      	add	r4, sp, #184	; 0xb8
 8008eac:	e7b0      	b.n	8008e10 <_vfprintf_r+0xbbc>
 8008eae:	aa21      	add	r2, sp, #132	; 0x84
 8008eb0:	4629      	mov	r1, r5
 8008eb2:	4648      	mov	r0, r9
 8008eb4:	f002 faf1 	bl	800b49a <__sprint_r>
 8008eb8:	2800      	cmp	r0, #0
 8008eba:	f040 8183 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008ebe:	ab2e      	add	r3, sp, #184	; 0xb8
 8008ec0:	e7bd      	b.n	8008e3e <_vfprintf_r+0xbea>
 8008ec2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008ec4:	605c      	str	r4, [r3, #4]
 8008ec6:	3210      	adds	r2, #16
 8008ec8:	9223      	str	r2, [sp, #140]	; 0x8c
 8008eca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008ecc:	3201      	adds	r2, #1
 8008ece:	2a07      	cmp	r2, #7
 8008ed0:	9222      	str	r2, [sp, #136]	; 0x88
 8008ed2:	dc02      	bgt.n	8008eda <_vfprintf_r+0xc86>
 8008ed4:	3308      	adds	r3, #8
 8008ed6:	3e10      	subs	r6, #16
 8008ed8:	e7b7      	b.n	8008e4a <_vfprintf_r+0xbf6>
 8008eda:	aa21      	add	r2, sp, #132	; 0x84
 8008edc:	4629      	mov	r1, r5
 8008ede:	4648      	mov	r0, r9
 8008ee0:	f002 fadb 	bl	800b49a <__sprint_r>
 8008ee4:	2800      	cmp	r0, #0
 8008ee6:	f040 816d 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008eea:	ab2e      	add	r3, sp, #184	; 0xb8
 8008eec:	e7f3      	b.n	8008ed6 <_vfprintf_r+0xc82>
 8008eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ef0:	9a07      	ldr	r2, [sp, #28]
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	bfa8      	it	ge
 8008ef6:	4613      	movge	r3, r2
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	461e      	mov	r6, r3
 8008efc:	dd0b      	ble.n	8008f16 <_vfprintf_r+0xcc2>
 8008efe:	6063      	str	r3, [r4, #4]
 8008f00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f02:	f8c4 8000 	str.w	r8, [r4]
 8008f06:	4433      	add	r3, r6
 8008f08:	9323      	str	r3, [sp, #140]	; 0x8c
 8008f0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f0c:	3301      	adds	r3, #1
 8008f0e:	2b07      	cmp	r3, #7
 8008f10:	9322      	str	r3, [sp, #136]	; 0x88
 8008f12:	dc63      	bgt.n	8008fdc <_vfprintf_r+0xd88>
 8008f14:	3408      	adds	r4, #8
 8008f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f18:	2e00      	cmp	r6, #0
 8008f1a:	bfa8      	it	ge
 8008f1c:	1b9b      	subge	r3, r3, r6
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	461e      	mov	r6, r3
 8008f22:	dd0f      	ble.n	8008f44 <_vfprintf_r+0xcf0>
 8008f24:	f04f 0b10 	mov.w	fp, #16
 8008f28:	4f52      	ldr	r7, [pc, #328]	; (8009074 <_vfprintf_r+0xe20>)
 8008f2a:	2e10      	cmp	r6, #16
 8008f2c:	6027      	str	r7, [r4, #0]
 8008f2e:	dc5f      	bgt.n	8008ff0 <_vfprintf_r+0xd9c>
 8008f30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f32:	6066      	str	r6, [r4, #4]
 8008f34:	441e      	add	r6, r3
 8008f36:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f38:	9623      	str	r6, [sp, #140]	; 0x8c
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	2b07      	cmp	r3, #7
 8008f3e:	9322      	str	r3, [sp, #136]	; 0x88
 8008f40:	dc6d      	bgt.n	800901e <_vfprintf_r+0xdca>
 8008f42:	3408      	adds	r4, #8
 8008f44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f46:	9a07      	ldr	r2, [sp, #28]
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	db02      	blt.n	8008f52 <_vfprintf_r+0xcfe>
 8008f4c:	f01a 0f01 	tst.w	sl, #1
 8008f50:	d00d      	beq.n	8008f6e <_vfprintf_r+0xd1a>
 8008f52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f56:	6023      	str	r3, [r4, #0]
 8008f58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f5a:	6063      	str	r3, [r4, #4]
 8008f5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f5e:	4413      	add	r3, r2
 8008f60:	9323      	str	r3, [sp, #140]	; 0x8c
 8008f62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f64:	3301      	adds	r3, #1
 8008f66:	2b07      	cmp	r3, #7
 8008f68:	9322      	str	r3, [sp, #136]	; 0x88
 8008f6a:	dc62      	bgt.n	8009032 <_vfprintf_r+0xdde>
 8008f6c:	3408      	adds	r4, #8
 8008f6e:	9b07      	ldr	r3, [sp, #28]
 8008f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f72:	1a9e      	subs	r6, r3, r2
 8008f74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f76:	9a07      	ldr	r2, [sp, #28]
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	429e      	cmp	r6, r3
 8008f7c:	bfa8      	it	ge
 8008f7e:	461e      	movge	r6, r3
 8008f80:	2e00      	cmp	r6, #0
 8008f82:	dd0c      	ble.n	8008f9e <_vfprintf_r+0xd4a>
 8008f84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f86:	4443      	add	r3, r8
 8008f88:	e884 0048 	stmia.w	r4, {r3, r6}
 8008f8c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f8e:	4433      	add	r3, r6
 8008f90:	9323      	str	r3, [sp, #140]	; 0x8c
 8008f92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f94:	3301      	adds	r3, #1
 8008f96:	2b07      	cmp	r3, #7
 8008f98:	9322      	str	r3, [sp, #136]	; 0x88
 8008f9a:	dc54      	bgt.n	8009046 <_vfprintf_r+0xdf2>
 8008f9c:	3408      	adds	r4, #8
 8008f9e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008fa0:	9a07      	ldr	r2, [sp, #28]
 8008fa2:	2e00      	cmp	r6, #0
 8008fa4:	eba2 0303 	sub.w	r3, r2, r3
 8008fa8:	bfb4      	ite	lt
 8008faa:	461e      	movlt	r6, r3
 8008fac:	1b9e      	subge	r6, r3, r6
 8008fae:	2e00      	cmp	r6, #0
 8008fb0:	f77f acc9 	ble.w	8008946 <_vfprintf_r+0x6f2>
 8008fb4:	f04f 0810 	mov.w	r8, #16
 8008fb8:	4f2e      	ldr	r7, [pc, #184]	; (8009074 <_vfprintf_r+0xe20>)
 8008fba:	2e10      	cmp	r6, #16
 8008fbc:	6027      	str	r7, [r4, #0]
 8008fbe:	f77f aee0 	ble.w	8008d82 <_vfprintf_r+0xb2e>
 8008fc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fc4:	f8c4 8004 	str.w	r8, [r4, #4]
 8008fc8:	3310      	adds	r3, #16
 8008fca:	9323      	str	r3, [sp, #140]	; 0x8c
 8008fcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fce:	3301      	adds	r3, #1
 8008fd0:	2b07      	cmp	r3, #7
 8008fd2:	9322      	str	r3, [sp, #136]	; 0x88
 8008fd4:	dc41      	bgt.n	800905a <_vfprintf_r+0xe06>
 8008fd6:	3408      	adds	r4, #8
 8008fd8:	3e10      	subs	r6, #16
 8008fda:	e7ee      	b.n	8008fba <_vfprintf_r+0xd66>
 8008fdc:	aa21      	add	r2, sp, #132	; 0x84
 8008fde:	4629      	mov	r1, r5
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f002 fa5a 	bl	800b49a <__sprint_r>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	f040 80ec 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8008fec:	ac2e      	add	r4, sp, #184	; 0xb8
 8008fee:	e792      	b.n	8008f16 <_vfprintf_r+0xcc2>
 8008ff0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008ff2:	f8c4 b004 	str.w	fp, [r4, #4]
 8008ff6:	3310      	adds	r3, #16
 8008ff8:	9323      	str	r3, [sp, #140]	; 0x8c
 8008ffa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	2b07      	cmp	r3, #7
 8009000:	9322      	str	r3, [sp, #136]	; 0x88
 8009002:	dc02      	bgt.n	800900a <_vfprintf_r+0xdb6>
 8009004:	3408      	adds	r4, #8
 8009006:	3e10      	subs	r6, #16
 8009008:	e78f      	b.n	8008f2a <_vfprintf_r+0xcd6>
 800900a:	aa21      	add	r2, sp, #132	; 0x84
 800900c:	4629      	mov	r1, r5
 800900e:	4648      	mov	r0, r9
 8009010:	f002 fa43 	bl	800b49a <__sprint_r>
 8009014:	2800      	cmp	r0, #0
 8009016:	f040 80d5 	bne.w	80091c4 <_vfprintf_r+0xf70>
 800901a:	ac2e      	add	r4, sp, #184	; 0xb8
 800901c:	e7f3      	b.n	8009006 <_vfprintf_r+0xdb2>
 800901e:	aa21      	add	r2, sp, #132	; 0x84
 8009020:	4629      	mov	r1, r5
 8009022:	4648      	mov	r0, r9
 8009024:	f002 fa39 	bl	800b49a <__sprint_r>
 8009028:	2800      	cmp	r0, #0
 800902a:	f040 80cb 	bne.w	80091c4 <_vfprintf_r+0xf70>
 800902e:	ac2e      	add	r4, sp, #184	; 0xb8
 8009030:	e788      	b.n	8008f44 <_vfprintf_r+0xcf0>
 8009032:	aa21      	add	r2, sp, #132	; 0x84
 8009034:	4629      	mov	r1, r5
 8009036:	4648      	mov	r0, r9
 8009038:	f002 fa2f 	bl	800b49a <__sprint_r>
 800903c:	2800      	cmp	r0, #0
 800903e:	f040 80c1 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8009042:	ac2e      	add	r4, sp, #184	; 0xb8
 8009044:	e793      	b.n	8008f6e <_vfprintf_r+0xd1a>
 8009046:	aa21      	add	r2, sp, #132	; 0x84
 8009048:	4629      	mov	r1, r5
 800904a:	4648      	mov	r0, r9
 800904c:	f002 fa25 	bl	800b49a <__sprint_r>
 8009050:	2800      	cmp	r0, #0
 8009052:	f040 80b7 	bne.w	80091c4 <_vfprintf_r+0xf70>
 8009056:	ac2e      	add	r4, sp, #184	; 0xb8
 8009058:	e7a1      	b.n	8008f9e <_vfprintf_r+0xd4a>
 800905a:	aa21      	add	r2, sp, #132	; 0x84
 800905c:	4629      	mov	r1, r5
 800905e:	4648      	mov	r0, r9
 8009060:	f002 fa1b 	bl	800b49a <__sprint_r>
 8009064:	2800      	cmp	r0, #0
 8009066:	f040 80ad 	bne.w	80091c4 <_vfprintf_r+0xf70>
 800906a:	ac2e      	add	r4, sp, #184	; 0xb8
 800906c:	e7b4      	b.n	8008fd8 <_vfprintf_r+0xd84>
 800906e:	bf00      	nop
 8009070:	0800bacc 	.word	0x0800bacc
 8009074:	0800bafe 	.word	0x0800bafe
 8009078:	9b07      	ldr	r3, [sp, #28]
 800907a:	2b01      	cmp	r3, #1
 800907c:	dc02      	bgt.n	8009084 <_vfprintf_r+0xe30>
 800907e:	f01a 0f01 	tst.w	sl, #1
 8009082:	d076      	beq.n	8009172 <_vfprintf_r+0xf1e>
 8009084:	2301      	movs	r3, #1
 8009086:	6063      	str	r3, [r4, #4]
 8009088:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800908a:	f8c4 8000 	str.w	r8, [r4]
 800908e:	3301      	adds	r3, #1
 8009090:	9323      	str	r3, [sp, #140]	; 0x8c
 8009092:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009094:	3301      	adds	r3, #1
 8009096:	2b07      	cmp	r3, #7
 8009098:	9322      	str	r3, [sp, #136]	; 0x88
 800909a:	dc36      	bgt.n	800910a <_vfprintf_r+0xeb6>
 800909c:	3408      	adds	r4, #8
 800909e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80090a2:	6023      	str	r3, [r4, #0]
 80090a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090a6:	6063      	str	r3, [r4, #4]
 80090a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090aa:	4413      	add	r3, r2
 80090ac:	9323      	str	r3, [sp, #140]	; 0x8c
 80090ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090b0:	3301      	adds	r3, #1
 80090b2:	2b07      	cmp	r3, #7
 80090b4:	9322      	str	r3, [sp, #136]	; 0x88
 80090b6:	dc31      	bgt.n	800911c <_vfprintf_r+0xec8>
 80090b8:	3408      	adds	r4, #8
 80090ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80090bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80090be:	980e      	ldr	r0, [sp, #56]	; 0x38
 80090c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80090c2:	f7f7 fcd9 	bl	8000a78 <__aeabi_dcmpeq>
 80090c6:	9b07      	ldr	r3, [sp, #28]
 80090c8:	1e5e      	subs	r6, r3, #1
 80090ca:	2800      	cmp	r0, #0
 80090cc:	d12f      	bne.n	800912e <_vfprintf_r+0xeda>
 80090ce:	f108 0301 	add.w	r3, r8, #1
 80090d2:	e884 0048 	stmia.w	r4, {r3, r6}
 80090d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090d8:	9a07      	ldr	r2, [sp, #28]
 80090da:	3b01      	subs	r3, #1
 80090dc:	4413      	add	r3, r2
 80090de:	9323      	str	r3, [sp, #140]	; 0x8c
 80090e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80090e2:	3301      	adds	r3, #1
 80090e4:	2b07      	cmp	r3, #7
 80090e6:	9322      	str	r3, [sp, #136]	; 0x88
 80090e8:	dd4a      	ble.n	8009180 <_vfprintf_r+0xf2c>
 80090ea:	aa21      	add	r2, sp, #132	; 0x84
 80090ec:	4629      	mov	r1, r5
 80090ee:	4648      	mov	r0, r9
 80090f0:	f002 f9d3 	bl	800b49a <__sprint_r>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d165      	bne.n	80091c4 <_vfprintf_r+0xf70>
 80090f8:	ac2e      	add	r4, sp, #184	; 0xb8
 80090fa:	ab1d      	add	r3, sp, #116	; 0x74
 80090fc:	6023      	str	r3, [r4, #0]
 80090fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009100:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009102:	6063      	str	r3, [r4, #4]
 8009104:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009106:	4413      	add	r3, r2
 8009108:	e40d      	b.n	8008926 <_vfprintf_r+0x6d2>
 800910a:	aa21      	add	r2, sp, #132	; 0x84
 800910c:	4629      	mov	r1, r5
 800910e:	4648      	mov	r0, r9
 8009110:	f002 f9c3 	bl	800b49a <__sprint_r>
 8009114:	2800      	cmp	r0, #0
 8009116:	d155      	bne.n	80091c4 <_vfprintf_r+0xf70>
 8009118:	ac2e      	add	r4, sp, #184	; 0xb8
 800911a:	e7c0      	b.n	800909e <_vfprintf_r+0xe4a>
 800911c:	aa21      	add	r2, sp, #132	; 0x84
 800911e:	4629      	mov	r1, r5
 8009120:	4648      	mov	r0, r9
 8009122:	f002 f9ba 	bl	800b49a <__sprint_r>
 8009126:	2800      	cmp	r0, #0
 8009128:	d14c      	bne.n	80091c4 <_vfprintf_r+0xf70>
 800912a:	ac2e      	add	r4, sp, #184	; 0xb8
 800912c:	e7c5      	b.n	80090ba <_vfprintf_r+0xe66>
 800912e:	2e00      	cmp	r6, #0
 8009130:	dde3      	ble.n	80090fa <_vfprintf_r+0xea6>
 8009132:	f04f 0810 	mov.w	r8, #16
 8009136:	4f5e      	ldr	r7, [pc, #376]	; (80092b0 <_vfprintf_r+0x105c>)
 8009138:	2e10      	cmp	r6, #16
 800913a:	6027      	str	r7, [r4, #0]
 800913c:	dc04      	bgt.n	8009148 <_vfprintf_r+0xef4>
 800913e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009140:	6066      	str	r6, [r4, #4]
 8009142:	441e      	add	r6, r3
 8009144:	9623      	str	r6, [sp, #140]	; 0x8c
 8009146:	e7cb      	b.n	80090e0 <_vfprintf_r+0xe8c>
 8009148:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800914a:	f8c4 8004 	str.w	r8, [r4, #4]
 800914e:	3310      	adds	r3, #16
 8009150:	9323      	str	r3, [sp, #140]	; 0x8c
 8009152:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009154:	3301      	adds	r3, #1
 8009156:	2b07      	cmp	r3, #7
 8009158:	9322      	str	r3, [sp, #136]	; 0x88
 800915a:	dc02      	bgt.n	8009162 <_vfprintf_r+0xf0e>
 800915c:	3408      	adds	r4, #8
 800915e:	3e10      	subs	r6, #16
 8009160:	e7ea      	b.n	8009138 <_vfprintf_r+0xee4>
 8009162:	aa21      	add	r2, sp, #132	; 0x84
 8009164:	4629      	mov	r1, r5
 8009166:	4648      	mov	r0, r9
 8009168:	f002 f997 	bl	800b49a <__sprint_r>
 800916c:	bb50      	cbnz	r0, 80091c4 <_vfprintf_r+0xf70>
 800916e:	ac2e      	add	r4, sp, #184	; 0xb8
 8009170:	e7f5      	b.n	800915e <_vfprintf_r+0xf0a>
 8009172:	2301      	movs	r3, #1
 8009174:	6063      	str	r3, [r4, #4]
 8009176:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009178:	f8c4 8000 	str.w	r8, [r4]
 800917c:	3301      	adds	r3, #1
 800917e:	e7ae      	b.n	80090de <_vfprintf_r+0xe8a>
 8009180:	3408      	adds	r4, #8
 8009182:	e7ba      	b.n	80090fa <_vfprintf_r+0xea6>
 8009184:	3408      	adds	r4, #8
 8009186:	f7ff bbde 	b.w	8008946 <_vfprintf_r+0x6f2>
 800918a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800918c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800918e:	1a9e      	subs	r6, r3, r2
 8009190:	2e00      	cmp	r6, #0
 8009192:	f77f abdc 	ble.w	800894e <_vfprintf_r+0x6fa>
 8009196:	2710      	movs	r7, #16
 8009198:	4b46      	ldr	r3, [pc, #280]	; (80092b4 <_vfprintf_r+0x1060>)
 800919a:	2e10      	cmp	r6, #16
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	dc20      	bgt.n	80091e2 <_vfprintf_r+0xf8e>
 80091a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091a2:	6066      	str	r6, [r4, #4]
 80091a4:	441e      	add	r6, r3
 80091a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091a8:	9623      	str	r6, [sp, #140]	; 0x8c
 80091aa:	3301      	adds	r3, #1
 80091ac:	2b07      	cmp	r3, #7
 80091ae:	9322      	str	r3, [sp, #136]	; 0x88
 80091b0:	f77f abcd 	ble.w	800894e <_vfprintf_r+0x6fa>
 80091b4:	aa21      	add	r2, sp, #132	; 0x84
 80091b6:	4629      	mov	r1, r5
 80091b8:	4648      	mov	r0, r9
 80091ba:	f002 f96e 	bl	800b49a <__sprint_r>
 80091be:	2800      	cmp	r0, #0
 80091c0:	f43f abc5 	beq.w	800894e <_vfprintf_r+0x6fa>
 80091c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091c6:	07d9      	lsls	r1, r3, #31
 80091c8:	d405      	bmi.n	80091d6 <_vfprintf_r+0xf82>
 80091ca:	89ab      	ldrh	r3, [r5, #12]
 80091cc:	059a      	lsls	r2, r3, #22
 80091ce:	d402      	bmi.n	80091d6 <_vfprintf_r+0xf82>
 80091d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091d2:	f001 fbbc 	bl	800a94e <__retarget_lock_release_recursive>
 80091d6:	89ab      	ldrh	r3, [r5, #12]
 80091d8:	065b      	lsls	r3, r3, #25
 80091da:	f57f a8a8 	bpl.w	800832e <_vfprintf_r+0xda>
 80091de:	f7ff b87e 	b.w	80082de <_vfprintf_r+0x8a>
 80091e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091e4:	6067      	str	r7, [r4, #4]
 80091e6:	3310      	adds	r3, #16
 80091e8:	9323      	str	r3, [sp, #140]	; 0x8c
 80091ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091ec:	3301      	adds	r3, #1
 80091ee:	2b07      	cmp	r3, #7
 80091f0:	9322      	str	r3, [sp, #136]	; 0x88
 80091f2:	dc02      	bgt.n	80091fa <_vfprintf_r+0xfa6>
 80091f4:	3408      	adds	r4, #8
 80091f6:	3e10      	subs	r6, #16
 80091f8:	e7ce      	b.n	8009198 <_vfprintf_r+0xf44>
 80091fa:	aa21      	add	r2, sp, #132	; 0x84
 80091fc:	4629      	mov	r1, r5
 80091fe:	4648      	mov	r0, r9
 8009200:	f002 f94b 	bl	800b49a <__sprint_r>
 8009204:	2800      	cmp	r0, #0
 8009206:	d1dd      	bne.n	80091c4 <_vfprintf_r+0xf70>
 8009208:	ac2e      	add	r4, sp, #184	; 0xb8
 800920a:	e7f4      	b.n	80091f6 <_vfprintf_r+0xfa2>
 800920c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800920e:	b913      	cbnz	r3, 8009216 <_vfprintf_r+0xfc2>
 8009210:	2300      	movs	r3, #0
 8009212:	9322      	str	r3, [sp, #136]	; 0x88
 8009214:	e7d6      	b.n	80091c4 <_vfprintf_r+0xf70>
 8009216:	aa21      	add	r2, sp, #132	; 0x84
 8009218:	4629      	mov	r1, r5
 800921a:	4648      	mov	r0, r9
 800921c:	f002 f93d 	bl	800b49a <__sprint_r>
 8009220:	2800      	cmp	r0, #0
 8009222:	d0f5      	beq.n	8009210 <_vfprintf_r+0xfbc>
 8009224:	e7ce      	b.n	80091c4 <_vfprintf_r+0xf70>
 8009226:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009228:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800922a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800922c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800922e:	f7f7 fc55 	bl	8000adc <__aeabi_dcmpun>
 8009232:	2800      	cmp	r0, #0
 8009234:	f43f aa28 	beq.w	8008688 <_vfprintf_r+0x434>
 8009238:	4b1f      	ldr	r3, [pc, #124]	; (80092b8 <_vfprintf_r+0x1064>)
 800923a:	4a20      	ldr	r2, [pc, #128]	; (80092bc <_vfprintf_r+0x1068>)
 800923c:	f7ff ba18 	b.w	8008670 <_vfprintf_r+0x41c>
 8009240:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009242:	1a1b      	subs	r3, r3, r0
 8009244:	9307      	str	r3, [sp, #28]
 8009246:	f7ff ba9c 	b.w	8008782 <_vfprintf_r+0x52e>
 800924a:	ea56 0207 	orrs.w	r2, r6, r7
 800924e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8009252:	f43f ac1a 	beq.w	8008a8a <_vfprintf_r+0x836>
 8009256:	2b01      	cmp	r3, #1
 8009258:	f43f ac8e 	beq.w	8008b78 <_vfprintf_r+0x924>
 800925c:	2b02      	cmp	r3, #2
 800925e:	f43f acae 	beq.w	8008bbe <_vfprintf_r+0x96a>
 8009262:	ab2e      	add	r3, sp, #184	; 0xb8
 8009264:	08f1      	lsrs	r1, r6, #3
 8009266:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800926a:	08f8      	lsrs	r0, r7, #3
 800926c:	f006 0207 	and.w	r2, r6, #7
 8009270:	4607      	mov	r7, r0
 8009272:	460e      	mov	r6, r1
 8009274:	3230      	adds	r2, #48	; 0x30
 8009276:	ea56 0107 	orrs.w	r1, r6, r7
 800927a:	f103 38ff 	add.w	r8, r3, #4294967295
 800927e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009282:	f47f ac77 	bne.w	8008b74 <_vfprintf_r+0x920>
 8009286:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009288:	07c8      	lsls	r0, r1, #31
 800928a:	d506      	bpl.n	800929a <_vfprintf_r+0x1046>
 800928c:	2a30      	cmp	r2, #48	; 0x30
 800928e:	d004      	beq.n	800929a <_vfprintf_r+0x1046>
 8009290:	2230      	movs	r2, #48	; 0x30
 8009292:	f808 2c01 	strb.w	r2, [r8, #-1]
 8009296:	f1a3 0802 	sub.w	r8, r3, #2
 800929a:	ab2e      	add	r3, sp, #184	; 0xb8
 800929c:	465e      	mov	r6, fp
 800929e:	eba3 0b08 	sub.w	fp, r3, r8
 80092a2:	2300      	movs	r3, #0
 80092a4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80092a8:	930a      	str	r3, [sp, #40]	; 0x28
 80092aa:	f7ff babb 	b.w	8008824 <_vfprintf_r+0x5d0>
 80092ae:	bf00      	nop
 80092b0:	0800bafe 	.word	0x0800bafe
 80092b4:	0800baee 	.word	0x0800baee
 80092b8:	0800baa2 	.word	0x0800baa2
 80092bc:	0800baa6 	.word	0x0800baa6

080092c0 <__sbprintf>:
 80092c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092c2:	460c      	mov	r4, r1
 80092c4:	461f      	mov	r7, r3
 80092c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092c8:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80092cc:	9319      	str	r3, [sp, #100]	; 0x64
 80092ce:	89e3      	ldrh	r3, [r4, #14]
 80092d0:	8989      	ldrh	r1, [r1, #12]
 80092d2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80092d6:	6a23      	ldr	r3, [r4, #32]
 80092d8:	f021 0102 	bic.w	r1, r1, #2
 80092dc:	9308      	str	r3, [sp, #32]
 80092de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80092e0:	f8ad 100c 	strh.w	r1, [sp, #12]
 80092e4:	a91a      	add	r1, sp, #104	; 0x68
 80092e6:	4615      	mov	r5, r2
 80092e8:	4606      	mov	r6, r0
 80092ea:	930a      	str	r3, [sp, #40]	; 0x28
 80092ec:	9100      	str	r1, [sp, #0]
 80092ee:	2300      	movs	r3, #0
 80092f0:	9104      	str	r1, [sp, #16]
 80092f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80092f6:	a816      	add	r0, sp, #88	; 0x58
 80092f8:	9102      	str	r1, [sp, #8]
 80092fa:	9105      	str	r1, [sp, #20]
 80092fc:	9306      	str	r3, [sp, #24]
 80092fe:	f001 fb23 	bl	800a948 <__retarget_lock_init_recursive>
 8009302:	462a      	mov	r2, r5
 8009304:	463b      	mov	r3, r7
 8009306:	4669      	mov	r1, sp
 8009308:	4630      	mov	r0, r6
 800930a:	f7fe ffa3 	bl	8008254 <_vfprintf_r>
 800930e:	1e05      	subs	r5, r0, #0
 8009310:	db07      	blt.n	8009322 <__sbprintf+0x62>
 8009312:	4669      	mov	r1, sp
 8009314:	4630      	mov	r0, r6
 8009316:	f000 ff75 	bl	800a204 <_fflush_r>
 800931a:	2800      	cmp	r0, #0
 800931c:	bf18      	it	ne
 800931e:	f04f 35ff 	movne.w	r5, #4294967295
 8009322:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8009326:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009328:	065b      	lsls	r3, r3, #25
 800932a:	bf42      	ittt	mi
 800932c:	89a3      	ldrhmi	r3, [r4, #12]
 800932e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009332:	81a3      	strhmi	r3, [r4, #12]
 8009334:	f001 fb09 	bl	800a94a <__retarget_lock_close_recursive>
 8009338:	4628      	mov	r0, r5
 800933a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800933e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009340 <__swsetup_r>:
 8009340:	4b32      	ldr	r3, [pc, #200]	; (800940c <__swsetup_r+0xcc>)
 8009342:	b570      	push	{r4, r5, r6, lr}
 8009344:	681d      	ldr	r5, [r3, #0]
 8009346:	4606      	mov	r6, r0
 8009348:	460c      	mov	r4, r1
 800934a:	b125      	cbz	r5, 8009356 <__swsetup_r+0x16>
 800934c:	69ab      	ldr	r3, [r5, #24]
 800934e:	b913      	cbnz	r3, 8009356 <__swsetup_r+0x16>
 8009350:	4628      	mov	r0, r5
 8009352:	f000 ffeb 	bl	800a32c <__sinit>
 8009356:	4b2e      	ldr	r3, [pc, #184]	; (8009410 <__swsetup_r+0xd0>)
 8009358:	429c      	cmp	r4, r3
 800935a:	d10f      	bne.n	800937c <__swsetup_r+0x3c>
 800935c:	686c      	ldr	r4, [r5, #4]
 800935e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009362:	b29a      	uxth	r2, r3
 8009364:	0715      	lsls	r5, r2, #28
 8009366:	d42c      	bmi.n	80093c2 <__swsetup_r+0x82>
 8009368:	06d0      	lsls	r0, r2, #27
 800936a:	d411      	bmi.n	8009390 <__swsetup_r+0x50>
 800936c:	2209      	movs	r2, #9
 800936e:	6032      	str	r2, [r6, #0]
 8009370:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009374:	81a3      	strh	r3, [r4, #12]
 8009376:	f04f 30ff 	mov.w	r0, #4294967295
 800937a:	bd70      	pop	{r4, r5, r6, pc}
 800937c:	4b25      	ldr	r3, [pc, #148]	; (8009414 <__swsetup_r+0xd4>)
 800937e:	429c      	cmp	r4, r3
 8009380:	d101      	bne.n	8009386 <__swsetup_r+0x46>
 8009382:	68ac      	ldr	r4, [r5, #8]
 8009384:	e7eb      	b.n	800935e <__swsetup_r+0x1e>
 8009386:	4b24      	ldr	r3, [pc, #144]	; (8009418 <__swsetup_r+0xd8>)
 8009388:	429c      	cmp	r4, r3
 800938a:	bf08      	it	eq
 800938c:	68ec      	ldreq	r4, [r5, #12]
 800938e:	e7e6      	b.n	800935e <__swsetup_r+0x1e>
 8009390:	0751      	lsls	r1, r2, #29
 8009392:	d512      	bpl.n	80093ba <__swsetup_r+0x7a>
 8009394:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009396:	b141      	cbz	r1, 80093aa <__swsetup_r+0x6a>
 8009398:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800939c:	4299      	cmp	r1, r3
 800939e:	d002      	beq.n	80093a6 <__swsetup_r+0x66>
 80093a0:	4630      	mov	r0, r6
 80093a2:	f001 f89b 	bl	800a4dc <_free_r>
 80093a6:	2300      	movs	r3, #0
 80093a8:	6363      	str	r3, [r4, #52]	; 0x34
 80093aa:	89a3      	ldrh	r3, [r4, #12]
 80093ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093b0:	81a3      	strh	r3, [r4, #12]
 80093b2:	2300      	movs	r3, #0
 80093b4:	6063      	str	r3, [r4, #4]
 80093b6:	6923      	ldr	r3, [r4, #16]
 80093b8:	6023      	str	r3, [r4, #0]
 80093ba:	89a3      	ldrh	r3, [r4, #12]
 80093bc:	f043 0308 	orr.w	r3, r3, #8
 80093c0:	81a3      	strh	r3, [r4, #12]
 80093c2:	6923      	ldr	r3, [r4, #16]
 80093c4:	b94b      	cbnz	r3, 80093da <__swsetup_r+0x9a>
 80093c6:	89a3      	ldrh	r3, [r4, #12]
 80093c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80093cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093d0:	d003      	beq.n	80093da <__swsetup_r+0x9a>
 80093d2:	4621      	mov	r1, r4
 80093d4:	4630      	mov	r0, r6
 80093d6:	f001 fae7 	bl	800a9a8 <__smakebuf_r>
 80093da:	89a2      	ldrh	r2, [r4, #12]
 80093dc:	f012 0301 	ands.w	r3, r2, #1
 80093e0:	d00c      	beq.n	80093fc <__swsetup_r+0xbc>
 80093e2:	2300      	movs	r3, #0
 80093e4:	60a3      	str	r3, [r4, #8]
 80093e6:	6963      	ldr	r3, [r4, #20]
 80093e8:	425b      	negs	r3, r3
 80093ea:	61a3      	str	r3, [r4, #24]
 80093ec:	6923      	ldr	r3, [r4, #16]
 80093ee:	b953      	cbnz	r3, 8009406 <__swsetup_r+0xc6>
 80093f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093f4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80093f8:	d1ba      	bne.n	8009370 <__swsetup_r+0x30>
 80093fa:	bd70      	pop	{r4, r5, r6, pc}
 80093fc:	0792      	lsls	r2, r2, #30
 80093fe:	bf58      	it	pl
 8009400:	6963      	ldrpl	r3, [r4, #20]
 8009402:	60a3      	str	r3, [r4, #8]
 8009404:	e7f2      	b.n	80093ec <__swsetup_r+0xac>
 8009406:	2000      	movs	r0, #0
 8009408:	e7f7      	b.n	80093fa <__swsetup_r+0xba>
 800940a:	bf00      	nop
 800940c:	20000064 	.word	0x20000064
 8009410:	0800bb3c 	.word	0x0800bb3c
 8009414:	0800bb5c 	.word	0x0800bb5c
 8009418:	0800bb1c 	.word	0x0800bb1c

0800941c <quorem>:
 800941c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009420:	6903      	ldr	r3, [r0, #16]
 8009422:	690c      	ldr	r4, [r1, #16]
 8009424:	4680      	mov	r8, r0
 8009426:	429c      	cmp	r4, r3
 8009428:	f300 8082 	bgt.w	8009530 <quorem+0x114>
 800942c:	3c01      	subs	r4, #1
 800942e:	f101 0714 	add.w	r7, r1, #20
 8009432:	f100 0614 	add.w	r6, r0, #20
 8009436:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800943a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800943e:	3501      	adds	r5, #1
 8009440:	fbb0 f5f5 	udiv	r5, r0, r5
 8009444:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8009448:	eb06 030e 	add.w	r3, r6, lr
 800944c:	eb07 090e 	add.w	r9, r7, lr
 8009450:	9301      	str	r3, [sp, #4]
 8009452:	b38d      	cbz	r5, 80094b8 <quorem+0x9c>
 8009454:	f04f 0a00 	mov.w	sl, #0
 8009458:	4638      	mov	r0, r7
 800945a:	46b4      	mov	ip, r6
 800945c:	46d3      	mov	fp, sl
 800945e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009462:	b293      	uxth	r3, r2
 8009464:	fb05 a303 	mla	r3, r5, r3, sl
 8009468:	0c12      	lsrs	r2, r2, #16
 800946a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800946e:	fb05 a202 	mla	r2, r5, r2, sl
 8009472:	b29b      	uxth	r3, r3
 8009474:	ebab 0303 	sub.w	r3, fp, r3
 8009478:	f8bc b000 	ldrh.w	fp, [ip]
 800947c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009480:	445b      	add	r3, fp
 8009482:	fa1f fb82 	uxth.w	fp, r2
 8009486:	f8dc 2000 	ldr.w	r2, [ip]
 800948a:	4581      	cmp	r9, r0
 800948c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009490:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009494:	b29b      	uxth	r3, r3
 8009496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800949a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800949e:	f84c 3b04 	str.w	r3, [ip], #4
 80094a2:	d2dc      	bcs.n	800945e <quorem+0x42>
 80094a4:	f856 300e 	ldr.w	r3, [r6, lr]
 80094a8:	b933      	cbnz	r3, 80094b8 <quorem+0x9c>
 80094aa:	9b01      	ldr	r3, [sp, #4]
 80094ac:	3b04      	subs	r3, #4
 80094ae:	429e      	cmp	r6, r3
 80094b0:	461a      	mov	r2, r3
 80094b2:	d331      	bcc.n	8009518 <quorem+0xfc>
 80094b4:	f8c8 4010 	str.w	r4, [r8, #16]
 80094b8:	4640      	mov	r0, r8
 80094ba:	f001 fce6 	bl	800ae8a <__mcmp>
 80094be:	2800      	cmp	r0, #0
 80094c0:	db26      	blt.n	8009510 <quorem+0xf4>
 80094c2:	4630      	mov	r0, r6
 80094c4:	f04f 0e00 	mov.w	lr, #0
 80094c8:	3501      	adds	r5, #1
 80094ca:	f857 1b04 	ldr.w	r1, [r7], #4
 80094ce:	f8d0 c000 	ldr.w	ip, [r0]
 80094d2:	b28b      	uxth	r3, r1
 80094d4:	ebae 0303 	sub.w	r3, lr, r3
 80094d8:	fa1f f28c 	uxth.w	r2, ip
 80094dc:	4413      	add	r3, r2
 80094de:	0c0a      	lsrs	r2, r1, #16
 80094e0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80094e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094ee:	45b9      	cmp	r9, r7
 80094f0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80094f4:	f840 3b04 	str.w	r3, [r0], #4
 80094f8:	d2e7      	bcs.n	80094ca <quorem+0xae>
 80094fa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80094fe:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009502:	b92a      	cbnz	r2, 8009510 <quorem+0xf4>
 8009504:	3b04      	subs	r3, #4
 8009506:	429e      	cmp	r6, r3
 8009508:	461a      	mov	r2, r3
 800950a:	d30b      	bcc.n	8009524 <quorem+0x108>
 800950c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009510:	4628      	mov	r0, r5
 8009512:	b003      	add	sp, #12
 8009514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009518:	6812      	ldr	r2, [r2, #0]
 800951a:	3b04      	subs	r3, #4
 800951c:	2a00      	cmp	r2, #0
 800951e:	d1c9      	bne.n	80094b4 <quorem+0x98>
 8009520:	3c01      	subs	r4, #1
 8009522:	e7c4      	b.n	80094ae <quorem+0x92>
 8009524:	6812      	ldr	r2, [r2, #0]
 8009526:	3b04      	subs	r3, #4
 8009528:	2a00      	cmp	r2, #0
 800952a:	d1ef      	bne.n	800950c <quorem+0xf0>
 800952c:	3c01      	subs	r4, #1
 800952e:	e7ea      	b.n	8009506 <quorem+0xea>
 8009530:	2000      	movs	r0, #0
 8009532:	e7ee      	b.n	8009512 <quorem+0xf6>
 8009534:	0000      	movs	r0, r0
	...

08009538 <_dtoa_r>:
 8009538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800953c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800953e:	b095      	sub	sp, #84	; 0x54
 8009540:	4604      	mov	r4, r0
 8009542:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8009544:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009548:	b93e      	cbnz	r6, 800955a <_dtoa_r+0x22>
 800954a:	2010      	movs	r0, #16
 800954c:	f7fd fbba 	bl	8006cc4 <malloc>
 8009550:	6260      	str	r0, [r4, #36]	; 0x24
 8009552:	6046      	str	r6, [r0, #4]
 8009554:	6086      	str	r6, [r0, #8]
 8009556:	6006      	str	r6, [r0, #0]
 8009558:	60c6      	str	r6, [r0, #12]
 800955a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800955c:	6819      	ldr	r1, [r3, #0]
 800955e:	b151      	cbz	r1, 8009576 <_dtoa_r+0x3e>
 8009560:	685a      	ldr	r2, [r3, #4]
 8009562:	2301      	movs	r3, #1
 8009564:	4093      	lsls	r3, r2
 8009566:	604a      	str	r2, [r1, #4]
 8009568:	608b      	str	r3, [r1, #8]
 800956a:	4620      	mov	r0, r4
 800956c:	f001 fab8 	bl	800aae0 <_Bfree>
 8009570:	2200      	movs	r2, #0
 8009572:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009574:	601a      	str	r2, [r3, #0]
 8009576:	9b03      	ldr	r3, [sp, #12]
 8009578:	2b00      	cmp	r3, #0
 800957a:	bfb7      	itett	lt
 800957c:	2301      	movlt	r3, #1
 800957e:	2300      	movge	r3, #0
 8009580:	602b      	strlt	r3, [r5, #0]
 8009582:	9b03      	ldrlt	r3, [sp, #12]
 8009584:	bfae      	itee	ge
 8009586:	602b      	strge	r3, [r5, #0]
 8009588:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800958c:	9303      	strlt	r3, [sp, #12]
 800958e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009592:	4bab      	ldr	r3, [pc, #684]	; (8009840 <_dtoa_r+0x308>)
 8009594:	ea33 0309 	bics.w	r3, r3, r9
 8009598:	d11b      	bne.n	80095d2 <_dtoa_r+0x9a>
 800959a:	f242 730f 	movw	r3, #9999	; 0x270f
 800959e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80095a0:	6013      	str	r3, [r2, #0]
 80095a2:	9b02      	ldr	r3, [sp, #8]
 80095a4:	b923      	cbnz	r3, 80095b0 <_dtoa_r+0x78>
 80095a6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80095aa:	2800      	cmp	r0, #0
 80095ac:	f000 8583 	beq.w	800a0b6 <_dtoa_r+0xb7e>
 80095b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095b2:	b953      	cbnz	r3, 80095ca <_dtoa_r+0x92>
 80095b4:	4ba3      	ldr	r3, [pc, #652]	; (8009844 <_dtoa_r+0x30c>)
 80095b6:	e021      	b.n	80095fc <_dtoa_r+0xc4>
 80095b8:	4ba3      	ldr	r3, [pc, #652]	; (8009848 <_dtoa_r+0x310>)
 80095ba:	9306      	str	r3, [sp, #24]
 80095bc:	3308      	adds	r3, #8
 80095be:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	9806      	ldr	r0, [sp, #24]
 80095c4:	b015      	add	sp, #84	; 0x54
 80095c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ca:	4b9e      	ldr	r3, [pc, #632]	; (8009844 <_dtoa_r+0x30c>)
 80095cc:	9306      	str	r3, [sp, #24]
 80095ce:	3303      	adds	r3, #3
 80095d0:	e7f5      	b.n	80095be <_dtoa_r+0x86>
 80095d2:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80095d6:	2200      	movs	r2, #0
 80095d8:	2300      	movs	r3, #0
 80095da:	4630      	mov	r0, r6
 80095dc:	4639      	mov	r1, r7
 80095de:	f7f7 fa4b 	bl	8000a78 <__aeabi_dcmpeq>
 80095e2:	4680      	mov	r8, r0
 80095e4:	b160      	cbz	r0, 8009600 <_dtoa_r+0xc8>
 80095e6:	2301      	movs	r3, #1
 80095e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80095ea:	6013      	str	r3, [r2, #0]
 80095ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f000 855e 	beq.w	800a0b0 <_dtoa_r+0xb78>
 80095f4:	4b95      	ldr	r3, [pc, #596]	; (800984c <_dtoa_r+0x314>)
 80095f6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80095f8:	6013      	str	r3, [r2, #0]
 80095fa:	3b01      	subs	r3, #1
 80095fc:	9306      	str	r3, [sp, #24]
 80095fe:	e7e0      	b.n	80095c2 <_dtoa_r+0x8a>
 8009600:	ab12      	add	r3, sp, #72	; 0x48
 8009602:	9301      	str	r3, [sp, #4]
 8009604:	ab13      	add	r3, sp, #76	; 0x4c
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	4632      	mov	r2, r6
 800960a:	463b      	mov	r3, r7
 800960c:	4620      	mov	r0, r4
 800960e:	f001 fcb5 	bl	800af7c <__d2b>
 8009612:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009616:	4682      	mov	sl, r0
 8009618:	2d00      	cmp	r5, #0
 800961a:	d07d      	beq.n	8009718 <_dtoa_r+0x1e0>
 800961c:	4630      	mov	r0, r6
 800961e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009622:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8009626:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800962a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800962e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8009632:	2200      	movs	r2, #0
 8009634:	4b86      	ldr	r3, [pc, #536]	; (8009850 <_dtoa_r+0x318>)
 8009636:	f7f6 fe03 	bl	8000240 <__aeabi_dsub>
 800963a:	a37b      	add	r3, pc, #492	; (adr r3, 8009828 <_dtoa_r+0x2f0>)
 800963c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009640:	f7f6 ffb2 	bl	80005a8 <__aeabi_dmul>
 8009644:	a37a      	add	r3, pc, #488	; (adr r3, 8009830 <_dtoa_r+0x2f8>)
 8009646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964a:	f7f6 fdfb 	bl	8000244 <__adddf3>
 800964e:	4606      	mov	r6, r0
 8009650:	4628      	mov	r0, r5
 8009652:	460f      	mov	r7, r1
 8009654:	f7f6 ff42 	bl	80004dc <__aeabi_i2d>
 8009658:	a377      	add	r3, pc, #476	; (adr r3, 8009838 <_dtoa_r+0x300>)
 800965a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965e:	f7f6 ffa3 	bl	80005a8 <__aeabi_dmul>
 8009662:	4602      	mov	r2, r0
 8009664:	460b      	mov	r3, r1
 8009666:	4630      	mov	r0, r6
 8009668:	4639      	mov	r1, r7
 800966a:	f7f6 fdeb 	bl	8000244 <__adddf3>
 800966e:	4606      	mov	r6, r0
 8009670:	460f      	mov	r7, r1
 8009672:	f7f7 fa49 	bl	8000b08 <__aeabi_d2iz>
 8009676:	2200      	movs	r2, #0
 8009678:	4683      	mov	fp, r0
 800967a:	2300      	movs	r3, #0
 800967c:	4630      	mov	r0, r6
 800967e:	4639      	mov	r1, r7
 8009680:	f7f7 fa04 	bl	8000a8c <__aeabi_dcmplt>
 8009684:	b158      	cbz	r0, 800969e <_dtoa_r+0x166>
 8009686:	4658      	mov	r0, fp
 8009688:	f7f6 ff28 	bl	80004dc <__aeabi_i2d>
 800968c:	4602      	mov	r2, r0
 800968e:	460b      	mov	r3, r1
 8009690:	4630      	mov	r0, r6
 8009692:	4639      	mov	r1, r7
 8009694:	f7f7 f9f0 	bl	8000a78 <__aeabi_dcmpeq>
 8009698:	b908      	cbnz	r0, 800969e <_dtoa_r+0x166>
 800969a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800969e:	f1bb 0f16 	cmp.w	fp, #22
 80096a2:	d858      	bhi.n	8009756 <_dtoa_r+0x21e>
 80096a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096a8:	496a      	ldr	r1, [pc, #424]	; (8009854 <_dtoa_r+0x31c>)
 80096aa:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80096ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096b2:	f7f7 fa09 	bl	8000ac8 <__aeabi_dcmpgt>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	d04f      	beq.n	800975a <_dtoa_r+0x222>
 80096ba:	2300      	movs	r3, #0
 80096bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80096c0:	930d      	str	r3, [sp, #52]	; 0x34
 80096c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80096c4:	1b5d      	subs	r5, r3, r5
 80096c6:	1e6b      	subs	r3, r5, #1
 80096c8:	9307      	str	r3, [sp, #28]
 80096ca:	bf43      	ittte	mi
 80096cc:	2300      	movmi	r3, #0
 80096ce:	f1c5 0801 	rsbmi	r8, r5, #1
 80096d2:	9307      	strmi	r3, [sp, #28]
 80096d4:	f04f 0800 	movpl.w	r8, #0
 80096d8:	f1bb 0f00 	cmp.w	fp, #0
 80096dc:	db3f      	blt.n	800975e <_dtoa_r+0x226>
 80096de:	9b07      	ldr	r3, [sp, #28]
 80096e0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80096e4:	445b      	add	r3, fp
 80096e6:	9307      	str	r3, [sp, #28]
 80096e8:	2300      	movs	r3, #0
 80096ea:	9308      	str	r3, [sp, #32]
 80096ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80096ee:	2b09      	cmp	r3, #9
 80096f0:	f200 80b4 	bhi.w	800985c <_dtoa_r+0x324>
 80096f4:	2b05      	cmp	r3, #5
 80096f6:	bfc4      	itt	gt
 80096f8:	3b04      	subgt	r3, #4
 80096fa:	931e      	strgt	r3, [sp, #120]	; 0x78
 80096fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80096fe:	bfc8      	it	gt
 8009700:	2600      	movgt	r6, #0
 8009702:	f1a3 0302 	sub.w	r3, r3, #2
 8009706:	bfd8      	it	le
 8009708:	2601      	movle	r6, #1
 800970a:	2b03      	cmp	r3, #3
 800970c:	f200 80b2 	bhi.w	8009874 <_dtoa_r+0x33c>
 8009710:	e8df f003 	tbb	[pc, r3]
 8009714:	782d8684 	.word	0x782d8684
 8009718:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800971a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800971c:	441d      	add	r5, r3
 800971e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009722:	2b20      	cmp	r3, #32
 8009724:	dd11      	ble.n	800974a <_dtoa_r+0x212>
 8009726:	9a02      	ldr	r2, [sp, #8]
 8009728:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800972c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8009730:	fa22 f000 	lsr.w	r0, r2, r0
 8009734:	fa09 f303 	lsl.w	r3, r9, r3
 8009738:	4318      	orrs	r0, r3
 800973a:	f7f6 febf 	bl	80004bc <__aeabi_ui2d>
 800973e:	2301      	movs	r3, #1
 8009740:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8009744:	3d01      	subs	r5, #1
 8009746:	9310      	str	r3, [sp, #64]	; 0x40
 8009748:	e773      	b.n	8009632 <_dtoa_r+0xfa>
 800974a:	f1c3 0020 	rsb	r0, r3, #32
 800974e:	9b02      	ldr	r3, [sp, #8]
 8009750:	fa03 f000 	lsl.w	r0, r3, r0
 8009754:	e7f1      	b.n	800973a <_dtoa_r+0x202>
 8009756:	2301      	movs	r3, #1
 8009758:	e7b2      	b.n	80096c0 <_dtoa_r+0x188>
 800975a:	900d      	str	r0, [sp, #52]	; 0x34
 800975c:	e7b1      	b.n	80096c2 <_dtoa_r+0x18a>
 800975e:	f1cb 0300 	rsb	r3, fp, #0
 8009762:	9308      	str	r3, [sp, #32]
 8009764:	2300      	movs	r3, #0
 8009766:	eba8 080b 	sub.w	r8, r8, fp
 800976a:	930c      	str	r3, [sp, #48]	; 0x30
 800976c:	e7be      	b.n	80096ec <_dtoa_r+0x1b4>
 800976e:	2301      	movs	r3, #1
 8009770:	9309      	str	r3, [sp, #36]	; 0x24
 8009772:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009774:	2b00      	cmp	r3, #0
 8009776:	f340 8080 	ble.w	800987a <_dtoa_r+0x342>
 800977a:	4699      	mov	r9, r3
 800977c:	9304      	str	r3, [sp, #16]
 800977e:	2200      	movs	r2, #0
 8009780:	2104      	movs	r1, #4
 8009782:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009784:	606a      	str	r2, [r5, #4]
 8009786:	f101 0214 	add.w	r2, r1, #20
 800978a:	429a      	cmp	r2, r3
 800978c:	d97a      	bls.n	8009884 <_dtoa_r+0x34c>
 800978e:	6869      	ldr	r1, [r5, #4]
 8009790:	4620      	mov	r0, r4
 8009792:	f001 f971 	bl	800aa78 <_Balloc>
 8009796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009798:	6028      	str	r0, [r5, #0]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f1b9 0f0e 	cmp.w	r9, #14
 80097a0:	9306      	str	r3, [sp, #24]
 80097a2:	f200 80f0 	bhi.w	8009986 <_dtoa_r+0x44e>
 80097a6:	2e00      	cmp	r6, #0
 80097a8:	f000 80ed 	beq.w	8009986 <_dtoa_r+0x44e>
 80097ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097b0:	f1bb 0f00 	cmp.w	fp, #0
 80097b4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80097b8:	dd79      	ble.n	80098ae <_dtoa_r+0x376>
 80097ba:	4a26      	ldr	r2, [pc, #152]	; (8009854 <_dtoa_r+0x31c>)
 80097bc:	f00b 030f 	and.w	r3, fp, #15
 80097c0:	ea4f 162b 	mov.w	r6, fp, asr #4
 80097c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80097c8:	06f0      	lsls	r0, r6, #27
 80097ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80097d2:	d55c      	bpl.n	800988e <_dtoa_r+0x356>
 80097d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80097d8:	4b1f      	ldr	r3, [pc, #124]	; (8009858 <_dtoa_r+0x320>)
 80097da:	2503      	movs	r5, #3
 80097dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80097e0:	f7f7 f80c 	bl	80007fc <__aeabi_ddiv>
 80097e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80097e8:	f006 060f 	and.w	r6, r6, #15
 80097ec:	4f1a      	ldr	r7, [pc, #104]	; (8009858 <_dtoa_r+0x320>)
 80097ee:	2e00      	cmp	r6, #0
 80097f0:	d14f      	bne.n	8009892 <_dtoa_r+0x35a>
 80097f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097fa:	f7f6 ffff 	bl	80007fc <__aeabi_ddiv>
 80097fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009802:	e06e      	b.n	80098e2 <_dtoa_r+0x3aa>
 8009804:	2301      	movs	r3, #1
 8009806:	9309      	str	r3, [sp, #36]	; 0x24
 8009808:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800980a:	445b      	add	r3, fp
 800980c:	f103 0901 	add.w	r9, r3, #1
 8009810:	9304      	str	r3, [sp, #16]
 8009812:	464b      	mov	r3, r9
 8009814:	2b01      	cmp	r3, #1
 8009816:	bfb8      	it	lt
 8009818:	2301      	movlt	r3, #1
 800981a:	e7b0      	b.n	800977e <_dtoa_r+0x246>
 800981c:	2300      	movs	r3, #0
 800981e:	e7a7      	b.n	8009770 <_dtoa_r+0x238>
 8009820:	2300      	movs	r3, #0
 8009822:	e7f0      	b.n	8009806 <_dtoa_r+0x2ce>
 8009824:	f3af 8000 	nop.w
 8009828:	636f4361 	.word	0x636f4361
 800982c:	3fd287a7 	.word	0x3fd287a7
 8009830:	8b60c8b3 	.word	0x8b60c8b3
 8009834:	3fc68a28 	.word	0x3fc68a28
 8009838:	509f79fb 	.word	0x509f79fb
 800983c:	3fd34413 	.word	0x3fd34413
 8009840:	7ff00000 	.word	0x7ff00000
 8009844:	0800bb17 	.word	0x0800bb17
 8009848:	0800bb0e 	.word	0x0800bb0e
 800984c:	0800bacd 	.word	0x0800bacd
 8009850:	3ff80000 	.word	0x3ff80000
 8009854:	0800bba8 	.word	0x0800bba8
 8009858:	0800bb80 	.word	0x0800bb80
 800985c:	2601      	movs	r6, #1
 800985e:	2300      	movs	r3, #0
 8009860:	9609      	str	r6, [sp, #36]	; 0x24
 8009862:	931e      	str	r3, [sp, #120]	; 0x78
 8009864:	f04f 33ff 	mov.w	r3, #4294967295
 8009868:	2200      	movs	r2, #0
 800986a:	9304      	str	r3, [sp, #16]
 800986c:	4699      	mov	r9, r3
 800986e:	2312      	movs	r3, #18
 8009870:	921f      	str	r2, [sp, #124]	; 0x7c
 8009872:	e784      	b.n	800977e <_dtoa_r+0x246>
 8009874:	2301      	movs	r3, #1
 8009876:	9309      	str	r3, [sp, #36]	; 0x24
 8009878:	e7f4      	b.n	8009864 <_dtoa_r+0x32c>
 800987a:	2301      	movs	r3, #1
 800987c:	9304      	str	r3, [sp, #16]
 800987e:	4699      	mov	r9, r3
 8009880:	461a      	mov	r2, r3
 8009882:	e7f5      	b.n	8009870 <_dtoa_r+0x338>
 8009884:	686a      	ldr	r2, [r5, #4]
 8009886:	0049      	lsls	r1, r1, #1
 8009888:	3201      	adds	r2, #1
 800988a:	606a      	str	r2, [r5, #4]
 800988c:	e77b      	b.n	8009786 <_dtoa_r+0x24e>
 800988e:	2502      	movs	r5, #2
 8009890:	e7ac      	b.n	80097ec <_dtoa_r+0x2b4>
 8009892:	07f1      	lsls	r1, r6, #31
 8009894:	d508      	bpl.n	80098a8 <_dtoa_r+0x370>
 8009896:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800989a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800989e:	f7f6 fe83 	bl	80005a8 <__aeabi_dmul>
 80098a2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80098a6:	3501      	adds	r5, #1
 80098a8:	1076      	asrs	r6, r6, #1
 80098aa:	3708      	adds	r7, #8
 80098ac:	e79f      	b.n	80097ee <_dtoa_r+0x2b6>
 80098ae:	f000 80a5 	beq.w	80099fc <_dtoa_r+0x4c4>
 80098b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80098b6:	f1cb 0600 	rsb	r6, fp, #0
 80098ba:	4ba2      	ldr	r3, [pc, #648]	; (8009b44 <_dtoa_r+0x60c>)
 80098bc:	f006 020f 	and.w	r2, r6, #15
 80098c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c8:	f7f6 fe6e 	bl	80005a8 <__aeabi_dmul>
 80098cc:	2502      	movs	r5, #2
 80098ce:	2300      	movs	r3, #0
 80098d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098d4:	4f9c      	ldr	r7, [pc, #624]	; (8009b48 <_dtoa_r+0x610>)
 80098d6:	1136      	asrs	r6, r6, #4
 80098d8:	2e00      	cmp	r6, #0
 80098da:	f040 8084 	bne.w	80099e6 <_dtoa_r+0x4ae>
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d18d      	bne.n	80097fe <_dtoa_r+0x2c6>
 80098e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 808b 	beq.w	8009a00 <_dtoa_r+0x4c8>
 80098ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80098f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80098f6:	2200      	movs	r2, #0
 80098f8:	4b94      	ldr	r3, [pc, #592]	; (8009b4c <_dtoa_r+0x614>)
 80098fa:	f7f7 f8c7 	bl	8000a8c <__aeabi_dcmplt>
 80098fe:	2800      	cmp	r0, #0
 8009900:	d07e      	beq.n	8009a00 <_dtoa_r+0x4c8>
 8009902:	f1b9 0f00 	cmp.w	r9, #0
 8009906:	d07b      	beq.n	8009a00 <_dtoa_r+0x4c8>
 8009908:	9b04      	ldr	r3, [sp, #16]
 800990a:	2b00      	cmp	r3, #0
 800990c:	dd37      	ble.n	800997e <_dtoa_r+0x446>
 800990e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009912:	2200      	movs	r2, #0
 8009914:	4b8e      	ldr	r3, [pc, #568]	; (8009b50 <_dtoa_r+0x618>)
 8009916:	f7f6 fe47 	bl	80005a8 <__aeabi_dmul>
 800991a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800991e:	9e04      	ldr	r6, [sp, #16]
 8009920:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009924:	3501      	adds	r5, #1
 8009926:	4628      	mov	r0, r5
 8009928:	f7f6 fdd8 	bl	80004dc <__aeabi_i2d>
 800992c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009930:	f7f6 fe3a 	bl	80005a8 <__aeabi_dmul>
 8009934:	4b87      	ldr	r3, [pc, #540]	; (8009b54 <_dtoa_r+0x61c>)
 8009936:	2200      	movs	r2, #0
 8009938:	f7f6 fc84 	bl	8000244 <__adddf3>
 800993c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009940:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009942:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8009946:	950b      	str	r5, [sp, #44]	; 0x2c
 8009948:	2e00      	cmp	r6, #0
 800994a:	d15c      	bne.n	8009a06 <_dtoa_r+0x4ce>
 800994c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009950:	2200      	movs	r2, #0
 8009952:	4b81      	ldr	r3, [pc, #516]	; (8009b58 <_dtoa_r+0x620>)
 8009954:	f7f6 fc74 	bl	8000240 <__aeabi_dsub>
 8009958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800995a:	462b      	mov	r3, r5
 800995c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009960:	f7f7 f8b2 	bl	8000ac8 <__aeabi_dcmpgt>
 8009964:	2800      	cmp	r0, #0
 8009966:	f040 82f7 	bne.w	8009f58 <_dtoa_r+0xa20>
 800996a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800996e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009970:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009974:	f7f7 f88a 	bl	8000a8c <__aeabi_dcmplt>
 8009978:	2800      	cmp	r0, #0
 800997a:	f040 82eb 	bne.w	8009f54 <_dtoa_r+0xa1c>
 800997e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009982:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009986:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009988:	2b00      	cmp	r3, #0
 800998a:	f2c0 8150 	blt.w	8009c2e <_dtoa_r+0x6f6>
 800998e:	f1bb 0f0e 	cmp.w	fp, #14
 8009992:	f300 814c 	bgt.w	8009c2e <_dtoa_r+0x6f6>
 8009996:	4b6b      	ldr	r3, [pc, #428]	; (8009b44 <_dtoa_r+0x60c>)
 8009998:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800999c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80099a4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f280 80da 	bge.w	8009b60 <_dtoa_r+0x628>
 80099ac:	f1b9 0f00 	cmp.w	r9, #0
 80099b0:	f300 80d6 	bgt.w	8009b60 <_dtoa_r+0x628>
 80099b4:	f040 82cd 	bne.w	8009f52 <_dtoa_r+0xa1a>
 80099b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099bc:	2200      	movs	r2, #0
 80099be:	4b66      	ldr	r3, [pc, #408]	; (8009b58 <_dtoa_r+0x620>)
 80099c0:	f7f6 fdf2 	bl	80005a8 <__aeabi_dmul>
 80099c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099c8:	f7f7 f874 	bl	8000ab4 <__aeabi_dcmpge>
 80099cc:	464e      	mov	r6, r9
 80099ce:	464f      	mov	r7, r9
 80099d0:	2800      	cmp	r0, #0
 80099d2:	f040 82a4 	bne.w	8009f1e <_dtoa_r+0x9e6>
 80099d6:	9b06      	ldr	r3, [sp, #24]
 80099d8:	9a06      	ldr	r2, [sp, #24]
 80099da:	1c5d      	adds	r5, r3, #1
 80099dc:	2331      	movs	r3, #49	; 0x31
 80099de:	f10b 0b01 	add.w	fp, fp, #1
 80099e2:	7013      	strb	r3, [r2, #0]
 80099e4:	e29f      	b.n	8009f26 <_dtoa_r+0x9ee>
 80099e6:	07f2      	lsls	r2, r6, #31
 80099e8:	d505      	bpl.n	80099f6 <_dtoa_r+0x4be>
 80099ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099ee:	f7f6 fddb 	bl	80005a8 <__aeabi_dmul>
 80099f2:	2301      	movs	r3, #1
 80099f4:	3501      	adds	r5, #1
 80099f6:	1076      	asrs	r6, r6, #1
 80099f8:	3708      	adds	r7, #8
 80099fa:	e76d      	b.n	80098d8 <_dtoa_r+0x3a0>
 80099fc:	2502      	movs	r5, #2
 80099fe:	e770      	b.n	80098e2 <_dtoa_r+0x3aa>
 8009a00:	465f      	mov	r7, fp
 8009a02:	464e      	mov	r6, r9
 8009a04:	e78f      	b.n	8009926 <_dtoa_r+0x3ee>
 8009a06:	9a06      	ldr	r2, [sp, #24]
 8009a08:	4b4e      	ldr	r3, [pc, #312]	; (8009b44 <_dtoa_r+0x60c>)
 8009a0a:	4432      	add	r2, r6
 8009a0c:	9211      	str	r2, [sp, #68]	; 0x44
 8009a0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a10:	1e71      	subs	r1, r6, #1
 8009a12:	2a00      	cmp	r2, #0
 8009a14:	d048      	beq.n	8009aa8 <_dtoa_r+0x570>
 8009a16:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1e:	2000      	movs	r0, #0
 8009a20:	494e      	ldr	r1, [pc, #312]	; (8009b5c <_dtoa_r+0x624>)
 8009a22:	f7f6 feeb 	bl	80007fc <__aeabi_ddiv>
 8009a26:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a2a:	f7f6 fc09 	bl	8000240 <__aeabi_dsub>
 8009a2e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009a32:	9d06      	ldr	r5, [sp, #24]
 8009a34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a38:	f7f7 f866 	bl	8000b08 <__aeabi_d2iz>
 8009a3c:	4606      	mov	r6, r0
 8009a3e:	f7f6 fd4d 	bl	80004dc <__aeabi_i2d>
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a4a:	f7f6 fbf9 	bl	8000240 <__aeabi_dsub>
 8009a4e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a52:	3630      	adds	r6, #48	; 0x30
 8009a54:	f805 6b01 	strb.w	r6, [r5], #1
 8009a58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a5c:	f7f7 f816 	bl	8000a8c <__aeabi_dcmplt>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d164      	bne.n	8009b2e <_dtoa_r+0x5f6>
 8009a64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a68:	2000      	movs	r0, #0
 8009a6a:	4938      	ldr	r1, [pc, #224]	; (8009b4c <_dtoa_r+0x614>)
 8009a6c:	f7f6 fbe8 	bl	8000240 <__aeabi_dsub>
 8009a70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009a74:	f7f7 f80a 	bl	8000a8c <__aeabi_dcmplt>
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	f040 80b9 	bne.w	8009bf0 <_dtoa_r+0x6b8>
 8009a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a80:	429d      	cmp	r5, r3
 8009a82:	f43f af7c 	beq.w	800997e <_dtoa_r+0x446>
 8009a86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	4b30      	ldr	r3, [pc, #192]	; (8009b50 <_dtoa_r+0x618>)
 8009a8e:	f7f6 fd8b 	bl	80005a8 <__aeabi_dmul>
 8009a92:	2200      	movs	r2, #0
 8009a94:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009a98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a9c:	4b2c      	ldr	r3, [pc, #176]	; (8009b50 <_dtoa_r+0x618>)
 8009a9e:	f7f6 fd83 	bl	80005a8 <__aeabi_dmul>
 8009aa2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009aa6:	e7c5      	b.n	8009a34 <_dtoa_r+0x4fc>
 8009aa8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8009aac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ab0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009ab4:	f7f6 fd78 	bl	80005a8 <__aeabi_dmul>
 8009ab8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009abc:	9d06      	ldr	r5, [sp, #24]
 8009abe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ac2:	f7f7 f821 	bl	8000b08 <__aeabi_d2iz>
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	f7f6 fd08 	bl	80004dc <__aeabi_i2d>
 8009acc:	4602      	mov	r2, r0
 8009ace:	460b      	mov	r3, r1
 8009ad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ad4:	f7f6 fbb4 	bl	8000240 <__aeabi_dsub>
 8009ad8:	3630      	adds	r6, #48	; 0x30
 8009ada:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009adc:	f805 6b01 	strb.w	r6, [r5], #1
 8009ae0:	42ab      	cmp	r3, r5
 8009ae2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ae6:	f04f 0200 	mov.w	r2, #0
 8009aea:	d124      	bne.n	8009b36 <_dtoa_r+0x5fe>
 8009aec:	4b1b      	ldr	r3, [pc, #108]	; (8009b5c <_dtoa_r+0x624>)
 8009aee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009af2:	f7f6 fba7 	bl	8000244 <__adddf3>
 8009af6:	4602      	mov	r2, r0
 8009af8:	460b      	mov	r3, r1
 8009afa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009afe:	f7f6 ffe3 	bl	8000ac8 <__aeabi_dcmpgt>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d174      	bne.n	8009bf0 <_dtoa_r+0x6b8>
 8009b06:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	4913      	ldr	r1, [pc, #76]	; (8009b5c <_dtoa_r+0x624>)
 8009b0e:	f7f6 fb97 	bl	8000240 <__aeabi_dsub>
 8009b12:	4602      	mov	r2, r0
 8009b14:	460b      	mov	r3, r1
 8009b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b1a:	f7f6 ffb7 	bl	8000a8c <__aeabi_dcmplt>
 8009b1e:	2800      	cmp	r0, #0
 8009b20:	f43f af2d 	beq.w	800997e <_dtoa_r+0x446>
 8009b24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009b28:	1e6a      	subs	r2, r5, #1
 8009b2a:	2b30      	cmp	r3, #48	; 0x30
 8009b2c:	d001      	beq.n	8009b32 <_dtoa_r+0x5fa>
 8009b2e:	46bb      	mov	fp, r7
 8009b30:	e04d      	b.n	8009bce <_dtoa_r+0x696>
 8009b32:	4615      	mov	r5, r2
 8009b34:	e7f6      	b.n	8009b24 <_dtoa_r+0x5ec>
 8009b36:	4b06      	ldr	r3, [pc, #24]	; (8009b50 <_dtoa_r+0x618>)
 8009b38:	f7f6 fd36 	bl	80005a8 <__aeabi_dmul>
 8009b3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b40:	e7bd      	b.n	8009abe <_dtoa_r+0x586>
 8009b42:	bf00      	nop
 8009b44:	0800bba8 	.word	0x0800bba8
 8009b48:	0800bb80 	.word	0x0800bb80
 8009b4c:	3ff00000 	.word	0x3ff00000
 8009b50:	40240000 	.word	0x40240000
 8009b54:	401c0000 	.word	0x401c0000
 8009b58:	40140000 	.word	0x40140000
 8009b5c:	3fe00000 	.word	0x3fe00000
 8009b60:	9d06      	ldr	r5, [sp, #24]
 8009b62:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	4639      	mov	r1, r7
 8009b6e:	f7f6 fe45 	bl	80007fc <__aeabi_ddiv>
 8009b72:	f7f6 ffc9 	bl	8000b08 <__aeabi_d2iz>
 8009b76:	4680      	mov	r8, r0
 8009b78:	f7f6 fcb0 	bl	80004dc <__aeabi_i2d>
 8009b7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b80:	f7f6 fd12 	bl	80005a8 <__aeabi_dmul>
 8009b84:	4602      	mov	r2, r0
 8009b86:	460b      	mov	r3, r1
 8009b88:	4630      	mov	r0, r6
 8009b8a:	4639      	mov	r1, r7
 8009b8c:	f7f6 fb58 	bl	8000240 <__aeabi_dsub>
 8009b90:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009b94:	f805 6b01 	strb.w	r6, [r5], #1
 8009b98:	9e06      	ldr	r6, [sp, #24]
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	1bae      	subs	r6, r5, r6
 8009b9e:	45b1      	cmp	r9, r6
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	d137      	bne.n	8009c14 <_dtoa_r+0x6dc>
 8009ba4:	f7f6 fb4e 	bl	8000244 <__adddf3>
 8009ba8:	4606      	mov	r6, r0
 8009baa:	460f      	mov	r7, r1
 8009bac:	4602      	mov	r2, r0
 8009bae:	460b      	mov	r3, r1
 8009bb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bb4:	f7f6 ff6a 	bl	8000a8c <__aeabi_dcmplt>
 8009bb8:	b9c8      	cbnz	r0, 8009bee <_dtoa_r+0x6b6>
 8009bba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bbe:	4632      	mov	r2, r6
 8009bc0:	463b      	mov	r3, r7
 8009bc2:	f7f6 ff59 	bl	8000a78 <__aeabi_dcmpeq>
 8009bc6:	b110      	cbz	r0, 8009bce <_dtoa_r+0x696>
 8009bc8:	f018 0f01 	tst.w	r8, #1
 8009bcc:	d10f      	bne.n	8009bee <_dtoa_r+0x6b6>
 8009bce:	4651      	mov	r1, sl
 8009bd0:	4620      	mov	r0, r4
 8009bd2:	f000 ff85 	bl	800aae0 <_Bfree>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009bda:	702b      	strb	r3, [r5, #0]
 8009bdc:	f10b 0301 	add.w	r3, fp, #1
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	f43f acec 	beq.w	80095c2 <_dtoa_r+0x8a>
 8009bea:	601d      	str	r5, [r3, #0]
 8009bec:	e4e9      	b.n	80095c2 <_dtoa_r+0x8a>
 8009bee:	465f      	mov	r7, fp
 8009bf0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009bf4:	1e6b      	subs	r3, r5, #1
 8009bf6:	2a39      	cmp	r2, #57	; 0x39
 8009bf8:	d106      	bne.n	8009c08 <_dtoa_r+0x6d0>
 8009bfa:	9a06      	ldr	r2, [sp, #24]
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d107      	bne.n	8009c10 <_dtoa_r+0x6d8>
 8009c00:	2330      	movs	r3, #48	; 0x30
 8009c02:	7013      	strb	r3, [r2, #0]
 8009c04:	4613      	mov	r3, r2
 8009c06:	3701      	adds	r7, #1
 8009c08:	781a      	ldrb	r2, [r3, #0]
 8009c0a:	3201      	adds	r2, #1
 8009c0c:	701a      	strb	r2, [r3, #0]
 8009c0e:	e78e      	b.n	8009b2e <_dtoa_r+0x5f6>
 8009c10:	461d      	mov	r5, r3
 8009c12:	e7ed      	b.n	8009bf0 <_dtoa_r+0x6b8>
 8009c14:	2200      	movs	r2, #0
 8009c16:	4bb5      	ldr	r3, [pc, #724]	; (8009eec <_dtoa_r+0x9b4>)
 8009c18:	f7f6 fcc6 	bl	80005a8 <__aeabi_dmul>
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	2300      	movs	r3, #0
 8009c20:	4606      	mov	r6, r0
 8009c22:	460f      	mov	r7, r1
 8009c24:	f7f6 ff28 	bl	8000a78 <__aeabi_dcmpeq>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d09c      	beq.n	8009b66 <_dtoa_r+0x62e>
 8009c2c:	e7cf      	b.n	8009bce <_dtoa_r+0x696>
 8009c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c30:	2a00      	cmp	r2, #0
 8009c32:	f000 8129 	beq.w	8009e88 <_dtoa_r+0x950>
 8009c36:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009c38:	2a01      	cmp	r2, #1
 8009c3a:	f300 810e 	bgt.w	8009e5a <_dtoa_r+0x922>
 8009c3e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c40:	2a00      	cmp	r2, #0
 8009c42:	f000 8106 	beq.w	8009e52 <_dtoa_r+0x91a>
 8009c46:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009c4a:	4645      	mov	r5, r8
 8009c4c:	9e08      	ldr	r6, [sp, #32]
 8009c4e:	9a07      	ldr	r2, [sp, #28]
 8009c50:	2101      	movs	r1, #1
 8009c52:	441a      	add	r2, r3
 8009c54:	4620      	mov	r0, r4
 8009c56:	4498      	add	r8, r3
 8009c58:	9207      	str	r2, [sp, #28]
 8009c5a:	f000 ffe1 	bl	800ac20 <__i2b>
 8009c5e:	4607      	mov	r7, r0
 8009c60:	2d00      	cmp	r5, #0
 8009c62:	dd0b      	ble.n	8009c7c <_dtoa_r+0x744>
 8009c64:	9b07      	ldr	r3, [sp, #28]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	dd08      	ble.n	8009c7c <_dtoa_r+0x744>
 8009c6a:	42ab      	cmp	r3, r5
 8009c6c:	bfa8      	it	ge
 8009c6e:	462b      	movge	r3, r5
 8009c70:	9a07      	ldr	r2, [sp, #28]
 8009c72:	eba8 0803 	sub.w	r8, r8, r3
 8009c76:	1aed      	subs	r5, r5, r3
 8009c78:	1ad3      	subs	r3, r2, r3
 8009c7a:	9307      	str	r3, [sp, #28]
 8009c7c:	9b08      	ldr	r3, [sp, #32]
 8009c7e:	b1fb      	cbz	r3, 8009cc0 <_dtoa_r+0x788>
 8009c80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	f000 8104 	beq.w	8009e90 <_dtoa_r+0x958>
 8009c88:	2e00      	cmp	r6, #0
 8009c8a:	dd11      	ble.n	8009cb0 <_dtoa_r+0x778>
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	4632      	mov	r2, r6
 8009c90:	4620      	mov	r0, r4
 8009c92:	f001 f85b 	bl	800ad4c <__pow5mult>
 8009c96:	4652      	mov	r2, sl
 8009c98:	4601      	mov	r1, r0
 8009c9a:	4607      	mov	r7, r0
 8009c9c:	4620      	mov	r0, r4
 8009c9e:	f000 ffc8 	bl	800ac32 <__multiply>
 8009ca2:	4651      	mov	r1, sl
 8009ca4:	900a      	str	r0, [sp, #40]	; 0x28
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	f000 ff1a 	bl	800aae0 <_Bfree>
 8009cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cae:	469a      	mov	sl, r3
 8009cb0:	9b08      	ldr	r3, [sp, #32]
 8009cb2:	1b9a      	subs	r2, r3, r6
 8009cb4:	d004      	beq.n	8009cc0 <_dtoa_r+0x788>
 8009cb6:	4651      	mov	r1, sl
 8009cb8:	4620      	mov	r0, r4
 8009cba:	f001 f847 	bl	800ad4c <__pow5mult>
 8009cbe:	4682      	mov	sl, r0
 8009cc0:	2101      	movs	r1, #1
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 ffac 	bl	800ac20 <__i2b>
 8009cc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cca:	4606      	mov	r6, r0
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	f340 80e1 	ble.w	8009e94 <_dtoa_r+0x95c>
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	4601      	mov	r1, r0
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f001 f838 	bl	800ad4c <__pow5mult>
 8009cdc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009cde:	4606      	mov	r6, r0
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	f340 80da 	ble.w	8009e9a <_dtoa_r+0x962>
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	9308      	str	r3, [sp, #32]
 8009cea:	6933      	ldr	r3, [r6, #16]
 8009cec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009cf0:	6918      	ldr	r0, [r3, #16]
 8009cf2:	f000 ff47 	bl	800ab84 <__hi0bits>
 8009cf6:	f1c0 0020 	rsb	r0, r0, #32
 8009cfa:	9b07      	ldr	r3, [sp, #28]
 8009cfc:	4418      	add	r0, r3
 8009cfe:	f010 001f 	ands.w	r0, r0, #31
 8009d02:	f000 80f0 	beq.w	8009ee6 <_dtoa_r+0x9ae>
 8009d06:	f1c0 0320 	rsb	r3, r0, #32
 8009d0a:	2b04      	cmp	r3, #4
 8009d0c:	f340 80e2 	ble.w	8009ed4 <_dtoa_r+0x99c>
 8009d10:	9b07      	ldr	r3, [sp, #28]
 8009d12:	f1c0 001c 	rsb	r0, r0, #28
 8009d16:	4480      	add	r8, r0
 8009d18:	4405      	add	r5, r0
 8009d1a:	4403      	add	r3, r0
 8009d1c:	9307      	str	r3, [sp, #28]
 8009d1e:	f1b8 0f00 	cmp.w	r8, #0
 8009d22:	dd05      	ble.n	8009d30 <_dtoa_r+0x7f8>
 8009d24:	4651      	mov	r1, sl
 8009d26:	4642      	mov	r2, r8
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f001 f85d 	bl	800ade8 <__lshift>
 8009d2e:	4682      	mov	sl, r0
 8009d30:	9b07      	ldr	r3, [sp, #28]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	dd05      	ble.n	8009d42 <_dtoa_r+0x80a>
 8009d36:	4631      	mov	r1, r6
 8009d38:	461a      	mov	r2, r3
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	f001 f854 	bl	800ade8 <__lshift>
 8009d40:	4606      	mov	r6, r0
 8009d42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	f000 80d3 	beq.w	8009ef0 <_dtoa_r+0x9b8>
 8009d4a:	4631      	mov	r1, r6
 8009d4c:	4650      	mov	r0, sl
 8009d4e:	f001 f89c 	bl	800ae8a <__mcmp>
 8009d52:	2800      	cmp	r0, #0
 8009d54:	f280 80cc 	bge.w	8009ef0 <_dtoa_r+0x9b8>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	4651      	mov	r1, sl
 8009d5c:	220a      	movs	r2, #10
 8009d5e:	4620      	mov	r0, r4
 8009d60:	f000 fed5 	bl	800ab0e <__multadd>
 8009d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d66:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009d6a:	4682      	mov	sl, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	f000 81a9 	beq.w	800a0c4 <_dtoa_r+0xb8c>
 8009d72:	2300      	movs	r3, #0
 8009d74:	4639      	mov	r1, r7
 8009d76:	220a      	movs	r2, #10
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f000 fec8 	bl	800ab0e <__multadd>
 8009d7e:	9b04      	ldr	r3, [sp, #16]
 8009d80:	4607      	mov	r7, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	dc03      	bgt.n	8009d8e <_dtoa_r+0x856>
 8009d86:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009d88:	2b02      	cmp	r3, #2
 8009d8a:	f300 80b9 	bgt.w	8009f00 <_dtoa_r+0x9c8>
 8009d8e:	2d00      	cmp	r5, #0
 8009d90:	dd05      	ble.n	8009d9e <_dtoa_r+0x866>
 8009d92:	4639      	mov	r1, r7
 8009d94:	462a      	mov	r2, r5
 8009d96:	4620      	mov	r0, r4
 8009d98:	f001 f826 	bl	800ade8 <__lshift>
 8009d9c:	4607      	mov	r7, r0
 8009d9e:	9b08      	ldr	r3, [sp, #32]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	f000 8110 	beq.w	8009fc6 <_dtoa_r+0xa8e>
 8009da6:	6879      	ldr	r1, [r7, #4]
 8009da8:	4620      	mov	r0, r4
 8009daa:	f000 fe65 	bl	800aa78 <_Balloc>
 8009dae:	4605      	mov	r5, r0
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	f107 010c 	add.w	r1, r7, #12
 8009db6:	3202      	adds	r2, #2
 8009db8:	0092      	lsls	r2, r2, #2
 8009dba:	300c      	adds	r0, #12
 8009dbc:	f7fd f996 	bl	80070ec <memcpy>
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	f001 f80f 	bl	800ade8 <__lshift>
 8009dca:	9707      	str	r7, [sp, #28]
 8009dcc:	4607      	mov	r7, r0
 8009dce:	9b02      	ldr	r3, [sp, #8]
 8009dd0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8009dd4:	f003 0301 	and.w	r3, r3, #1
 8009dd8:	9308      	str	r3, [sp, #32]
 8009dda:	4631      	mov	r1, r6
 8009ddc:	4650      	mov	r0, sl
 8009dde:	f7ff fb1d 	bl	800941c <quorem>
 8009de2:	9907      	ldr	r1, [sp, #28]
 8009de4:	4605      	mov	r5, r0
 8009de6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009dea:	4650      	mov	r0, sl
 8009dec:	f001 f84d 	bl	800ae8a <__mcmp>
 8009df0:	463a      	mov	r2, r7
 8009df2:	9002      	str	r0, [sp, #8]
 8009df4:	4631      	mov	r1, r6
 8009df6:	4620      	mov	r0, r4
 8009df8:	f001 f861 	bl	800aebe <__mdiff>
 8009dfc:	68c3      	ldr	r3, [r0, #12]
 8009dfe:	4602      	mov	r2, r0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	f040 80e2 	bne.w	8009fca <_dtoa_r+0xa92>
 8009e06:	4601      	mov	r1, r0
 8009e08:	9009      	str	r0, [sp, #36]	; 0x24
 8009e0a:	4650      	mov	r0, sl
 8009e0c:	f001 f83d 	bl	800ae8a <__mcmp>
 8009e10:	4603      	mov	r3, r0
 8009e12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e14:	4611      	mov	r1, r2
 8009e16:	4620      	mov	r0, r4
 8009e18:	9309      	str	r3, [sp, #36]	; 0x24
 8009e1a:	f000 fe61 	bl	800aae0 <_Bfree>
 8009e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	f040 80d4 	bne.w	8009fce <_dtoa_r+0xa96>
 8009e26:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009e28:	2a00      	cmp	r2, #0
 8009e2a:	f040 80d0 	bne.w	8009fce <_dtoa_r+0xa96>
 8009e2e:	9a08      	ldr	r2, [sp, #32]
 8009e30:	2a00      	cmp	r2, #0
 8009e32:	f040 80cc 	bne.w	8009fce <_dtoa_r+0xa96>
 8009e36:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009e3a:	f000 80e8 	beq.w	800a00e <_dtoa_r+0xad6>
 8009e3e:	9b02      	ldr	r3, [sp, #8]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	dd01      	ble.n	8009e48 <_dtoa_r+0x910>
 8009e44:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8009e48:	f108 0501 	add.w	r5, r8, #1
 8009e4c:	f888 9000 	strb.w	r9, [r8]
 8009e50:	e06b      	b.n	8009f2a <_dtoa_r+0x9f2>
 8009e52:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e54:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e58:	e6f7      	b.n	8009c4a <_dtoa_r+0x712>
 8009e5a:	9b08      	ldr	r3, [sp, #32]
 8009e5c:	f109 36ff 	add.w	r6, r9, #4294967295
 8009e60:	42b3      	cmp	r3, r6
 8009e62:	bfb7      	itett	lt
 8009e64:	9b08      	ldrlt	r3, [sp, #32]
 8009e66:	1b9e      	subge	r6, r3, r6
 8009e68:	1af2      	sublt	r2, r6, r3
 8009e6a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8009e6c:	bfbf      	itttt	lt
 8009e6e:	9608      	strlt	r6, [sp, #32]
 8009e70:	189b      	addlt	r3, r3, r2
 8009e72:	930c      	strlt	r3, [sp, #48]	; 0x30
 8009e74:	2600      	movlt	r6, #0
 8009e76:	f1b9 0f00 	cmp.w	r9, #0
 8009e7a:	bfb9      	ittee	lt
 8009e7c:	eba8 0509 	sublt.w	r5, r8, r9
 8009e80:	2300      	movlt	r3, #0
 8009e82:	4645      	movge	r5, r8
 8009e84:	464b      	movge	r3, r9
 8009e86:	e6e2      	b.n	8009c4e <_dtoa_r+0x716>
 8009e88:	9e08      	ldr	r6, [sp, #32]
 8009e8a:	4645      	mov	r5, r8
 8009e8c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009e8e:	e6e7      	b.n	8009c60 <_dtoa_r+0x728>
 8009e90:	9a08      	ldr	r2, [sp, #32]
 8009e92:	e710      	b.n	8009cb6 <_dtoa_r+0x77e>
 8009e94:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009e96:	2b01      	cmp	r3, #1
 8009e98:	dc18      	bgt.n	8009ecc <_dtoa_r+0x994>
 8009e9a:	9b02      	ldr	r3, [sp, #8]
 8009e9c:	b9b3      	cbnz	r3, 8009ecc <_dtoa_r+0x994>
 8009e9e:	9b03      	ldr	r3, [sp, #12]
 8009ea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ea4:	b9a3      	cbnz	r3, 8009ed0 <_dtoa_r+0x998>
 8009ea6:	9b03      	ldr	r3, [sp, #12]
 8009ea8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009eac:	0d1b      	lsrs	r3, r3, #20
 8009eae:	051b      	lsls	r3, r3, #20
 8009eb0:	b12b      	cbz	r3, 8009ebe <_dtoa_r+0x986>
 8009eb2:	9b07      	ldr	r3, [sp, #28]
 8009eb4:	f108 0801 	add.w	r8, r8, #1
 8009eb8:	3301      	adds	r3, #1
 8009eba:	9307      	str	r3, [sp, #28]
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	9308      	str	r3, [sp, #32]
 8009ec0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	f47f af11 	bne.w	8009cea <_dtoa_r+0x7b2>
 8009ec8:	2001      	movs	r0, #1
 8009eca:	e716      	b.n	8009cfa <_dtoa_r+0x7c2>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	e7f6      	b.n	8009ebe <_dtoa_r+0x986>
 8009ed0:	9b02      	ldr	r3, [sp, #8]
 8009ed2:	e7f4      	b.n	8009ebe <_dtoa_r+0x986>
 8009ed4:	f43f af23 	beq.w	8009d1e <_dtoa_r+0x7e6>
 8009ed8:	9a07      	ldr	r2, [sp, #28]
 8009eda:	331c      	adds	r3, #28
 8009edc:	441a      	add	r2, r3
 8009ede:	4498      	add	r8, r3
 8009ee0:	441d      	add	r5, r3
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	e71a      	b.n	8009d1c <_dtoa_r+0x7e4>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	e7f6      	b.n	8009ed8 <_dtoa_r+0x9a0>
 8009eea:	bf00      	nop
 8009eec:	40240000 	.word	0x40240000
 8009ef0:	f1b9 0f00 	cmp.w	r9, #0
 8009ef4:	dc33      	bgt.n	8009f5e <_dtoa_r+0xa26>
 8009ef6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009ef8:	2b02      	cmp	r3, #2
 8009efa:	dd30      	ble.n	8009f5e <_dtoa_r+0xa26>
 8009efc:	f8cd 9010 	str.w	r9, [sp, #16]
 8009f00:	9b04      	ldr	r3, [sp, #16]
 8009f02:	b963      	cbnz	r3, 8009f1e <_dtoa_r+0x9e6>
 8009f04:	4631      	mov	r1, r6
 8009f06:	2205      	movs	r2, #5
 8009f08:	4620      	mov	r0, r4
 8009f0a:	f000 fe00 	bl	800ab0e <__multadd>
 8009f0e:	4601      	mov	r1, r0
 8009f10:	4606      	mov	r6, r0
 8009f12:	4650      	mov	r0, sl
 8009f14:	f000 ffb9 	bl	800ae8a <__mcmp>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	f73f ad5c 	bgt.w	80099d6 <_dtoa_r+0x49e>
 8009f1e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009f20:	9d06      	ldr	r5, [sp, #24]
 8009f22:	ea6f 0b03 	mvn.w	fp, r3
 8009f26:	2300      	movs	r3, #0
 8009f28:	9307      	str	r3, [sp, #28]
 8009f2a:	4631      	mov	r1, r6
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	f000 fdd7 	bl	800aae0 <_Bfree>
 8009f32:	2f00      	cmp	r7, #0
 8009f34:	f43f ae4b 	beq.w	8009bce <_dtoa_r+0x696>
 8009f38:	9b07      	ldr	r3, [sp, #28]
 8009f3a:	b12b      	cbz	r3, 8009f48 <_dtoa_r+0xa10>
 8009f3c:	42bb      	cmp	r3, r7
 8009f3e:	d003      	beq.n	8009f48 <_dtoa_r+0xa10>
 8009f40:	4619      	mov	r1, r3
 8009f42:	4620      	mov	r0, r4
 8009f44:	f000 fdcc 	bl	800aae0 <_Bfree>
 8009f48:	4639      	mov	r1, r7
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f000 fdc8 	bl	800aae0 <_Bfree>
 8009f50:	e63d      	b.n	8009bce <_dtoa_r+0x696>
 8009f52:	2600      	movs	r6, #0
 8009f54:	4637      	mov	r7, r6
 8009f56:	e7e2      	b.n	8009f1e <_dtoa_r+0x9e6>
 8009f58:	46bb      	mov	fp, r7
 8009f5a:	4637      	mov	r7, r6
 8009f5c:	e53b      	b.n	80099d6 <_dtoa_r+0x49e>
 8009f5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f60:	f8cd 9010 	str.w	r9, [sp, #16]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	f47f af12 	bne.w	8009d8e <_dtoa_r+0x856>
 8009f6a:	9d06      	ldr	r5, [sp, #24]
 8009f6c:	4631      	mov	r1, r6
 8009f6e:	4650      	mov	r0, sl
 8009f70:	f7ff fa54 	bl	800941c <quorem>
 8009f74:	9b06      	ldr	r3, [sp, #24]
 8009f76:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009f7a:	f805 9b01 	strb.w	r9, [r5], #1
 8009f7e:	9a04      	ldr	r2, [sp, #16]
 8009f80:	1aeb      	subs	r3, r5, r3
 8009f82:	429a      	cmp	r2, r3
 8009f84:	f300 8081 	bgt.w	800a08a <_dtoa_r+0xb52>
 8009f88:	9b06      	ldr	r3, [sp, #24]
 8009f8a:	2a01      	cmp	r2, #1
 8009f8c:	bfac      	ite	ge
 8009f8e:	189b      	addge	r3, r3, r2
 8009f90:	3301      	addlt	r3, #1
 8009f92:	4698      	mov	r8, r3
 8009f94:	2300      	movs	r3, #0
 8009f96:	9307      	str	r3, [sp, #28]
 8009f98:	4651      	mov	r1, sl
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	f000 ff23 	bl	800ade8 <__lshift>
 8009fa2:	4631      	mov	r1, r6
 8009fa4:	4682      	mov	sl, r0
 8009fa6:	f000 ff70 	bl	800ae8a <__mcmp>
 8009faa:	2800      	cmp	r0, #0
 8009fac:	dc34      	bgt.n	800a018 <_dtoa_r+0xae0>
 8009fae:	d102      	bne.n	8009fb6 <_dtoa_r+0xa7e>
 8009fb0:	f019 0f01 	tst.w	r9, #1
 8009fb4:	d130      	bne.n	800a018 <_dtoa_r+0xae0>
 8009fb6:	4645      	mov	r5, r8
 8009fb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009fbc:	1e6a      	subs	r2, r5, #1
 8009fbe:	2b30      	cmp	r3, #48	; 0x30
 8009fc0:	d1b3      	bne.n	8009f2a <_dtoa_r+0x9f2>
 8009fc2:	4615      	mov	r5, r2
 8009fc4:	e7f8      	b.n	8009fb8 <_dtoa_r+0xa80>
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	e6ff      	b.n	8009dca <_dtoa_r+0x892>
 8009fca:	2301      	movs	r3, #1
 8009fcc:	e722      	b.n	8009e14 <_dtoa_r+0x8dc>
 8009fce:	9a02      	ldr	r2, [sp, #8]
 8009fd0:	2a00      	cmp	r2, #0
 8009fd2:	db04      	blt.n	8009fde <_dtoa_r+0xaa6>
 8009fd4:	d128      	bne.n	800a028 <_dtoa_r+0xaf0>
 8009fd6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009fd8:	bb32      	cbnz	r2, 800a028 <_dtoa_r+0xaf0>
 8009fda:	9a08      	ldr	r2, [sp, #32]
 8009fdc:	bb22      	cbnz	r2, 800a028 <_dtoa_r+0xaf0>
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	f77f af32 	ble.w	8009e48 <_dtoa_r+0x910>
 8009fe4:	4651      	mov	r1, sl
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	4620      	mov	r0, r4
 8009fea:	f000 fefd 	bl	800ade8 <__lshift>
 8009fee:	4631      	mov	r1, r6
 8009ff0:	4682      	mov	sl, r0
 8009ff2:	f000 ff4a 	bl	800ae8a <__mcmp>
 8009ff6:	2800      	cmp	r0, #0
 8009ff8:	dc05      	bgt.n	800a006 <_dtoa_r+0xace>
 8009ffa:	f47f af25 	bne.w	8009e48 <_dtoa_r+0x910>
 8009ffe:	f019 0f01 	tst.w	r9, #1
 800a002:	f43f af21 	beq.w	8009e48 <_dtoa_r+0x910>
 800a006:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a00a:	f47f af1b 	bne.w	8009e44 <_dtoa_r+0x90c>
 800a00e:	2339      	movs	r3, #57	; 0x39
 800a010:	f108 0801 	add.w	r8, r8, #1
 800a014:	f808 3c01 	strb.w	r3, [r8, #-1]
 800a018:	4645      	mov	r5, r8
 800a01a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a01e:	1e6a      	subs	r2, r5, #1
 800a020:	2b39      	cmp	r3, #57	; 0x39
 800a022:	d03a      	beq.n	800a09a <_dtoa_r+0xb62>
 800a024:	3301      	adds	r3, #1
 800a026:	e03f      	b.n	800a0a8 <_dtoa_r+0xb70>
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f108 0501 	add.w	r5, r8, #1
 800a02e:	dd05      	ble.n	800a03c <_dtoa_r+0xb04>
 800a030:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a034:	d0eb      	beq.n	800a00e <_dtoa_r+0xad6>
 800a036:	f109 0901 	add.w	r9, r9, #1
 800a03a:	e707      	b.n	8009e4c <_dtoa_r+0x914>
 800a03c:	9b06      	ldr	r3, [sp, #24]
 800a03e:	9a04      	ldr	r2, [sp, #16]
 800a040:	1aeb      	subs	r3, r5, r3
 800a042:	4293      	cmp	r3, r2
 800a044:	46a8      	mov	r8, r5
 800a046:	f805 9c01 	strb.w	r9, [r5, #-1]
 800a04a:	d0a5      	beq.n	8009f98 <_dtoa_r+0xa60>
 800a04c:	4651      	mov	r1, sl
 800a04e:	2300      	movs	r3, #0
 800a050:	220a      	movs	r2, #10
 800a052:	4620      	mov	r0, r4
 800a054:	f000 fd5b 	bl	800ab0e <__multadd>
 800a058:	9b07      	ldr	r3, [sp, #28]
 800a05a:	4682      	mov	sl, r0
 800a05c:	42bb      	cmp	r3, r7
 800a05e:	f04f 020a 	mov.w	r2, #10
 800a062:	f04f 0300 	mov.w	r3, #0
 800a066:	9907      	ldr	r1, [sp, #28]
 800a068:	4620      	mov	r0, r4
 800a06a:	d104      	bne.n	800a076 <_dtoa_r+0xb3e>
 800a06c:	f000 fd4f 	bl	800ab0e <__multadd>
 800a070:	9007      	str	r0, [sp, #28]
 800a072:	4607      	mov	r7, r0
 800a074:	e6b1      	b.n	8009dda <_dtoa_r+0x8a2>
 800a076:	f000 fd4a 	bl	800ab0e <__multadd>
 800a07a:	2300      	movs	r3, #0
 800a07c:	9007      	str	r0, [sp, #28]
 800a07e:	220a      	movs	r2, #10
 800a080:	4639      	mov	r1, r7
 800a082:	4620      	mov	r0, r4
 800a084:	f000 fd43 	bl	800ab0e <__multadd>
 800a088:	e7f3      	b.n	800a072 <_dtoa_r+0xb3a>
 800a08a:	4651      	mov	r1, sl
 800a08c:	2300      	movs	r3, #0
 800a08e:	220a      	movs	r2, #10
 800a090:	4620      	mov	r0, r4
 800a092:	f000 fd3c 	bl	800ab0e <__multadd>
 800a096:	4682      	mov	sl, r0
 800a098:	e768      	b.n	8009f6c <_dtoa_r+0xa34>
 800a09a:	9b06      	ldr	r3, [sp, #24]
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d105      	bne.n	800a0ac <_dtoa_r+0xb74>
 800a0a0:	2331      	movs	r3, #49	; 0x31
 800a0a2:	9a06      	ldr	r2, [sp, #24]
 800a0a4:	f10b 0b01 	add.w	fp, fp, #1
 800a0a8:	7013      	strb	r3, [r2, #0]
 800a0aa:	e73e      	b.n	8009f2a <_dtoa_r+0x9f2>
 800a0ac:	4615      	mov	r5, r2
 800a0ae:	e7b4      	b.n	800a01a <_dtoa_r+0xae2>
 800a0b0:	4b09      	ldr	r3, [pc, #36]	; (800a0d8 <_dtoa_r+0xba0>)
 800a0b2:	f7ff baa3 	b.w	80095fc <_dtoa_r+0xc4>
 800a0b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	f47f aa7d 	bne.w	80095b8 <_dtoa_r+0x80>
 800a0be:	4b07      	ldr	r3, [pc, #28]	; (800a0dc <_dtoa_r+0xba4>)
 800a0c0:	f7ff ba9c 	b.w	80095fc <_dtoa_r+0xc4>
 800a0c4:	9b04      	ldr	r3, [sp, #16]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	f73f af4f 	bgt.w	8009f6a <_dtoa_r+0xa32>
 800a0cc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a0ce:	2b02      	cmp	r3, #2
 800a0d0:	f77f af4b 	ble.w	8009f6a <_dtoa_r+0xa32>
 800a0d4:	e714      	b.n	8009f00 <_dtoa_r+0x9c8>
 800a0d6:	bf00      	nop
 800a0d8:	0800bacc 	.word	0x0800bacc
 800a0dc:	0800bb0e 	.word	0x0800bb0e

0800a0e0 <__sflush_r>:
 800a0e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e8:	b293      	uxth	r3, r2
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	0718      	lsls	r0, r3, #28
 800a0ee:	460c      	mov	r4, r1
 800a0f0:	d461      	bmi.n	800a1b6 <__sflush_r+0xd6>
 800a0f2:	684b      	ldr	r3, [r1, #4]
 800a0f4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	818a      	strh	r2, [r1, #12]
 800a0fc:	dc05      	bgt.n	800a10a <__sflush_r+0x2a>
 800a0fe:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a100:	2b00      	cmp	r3, #0
 800a102:	dc02      	bgt.n	800a10a <__sflush_r+0x2a>
 800a104:	2000      	movs	r0, #0
 800a106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a10a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a10c:	2e00      	cmp	r6, #0
 800a10e:	d0f9      	beq.n	800a104 <__sflush_r+0x24>
 800a110:	2300      	movs	r3, #0
 800a112:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a116:	682f      	ldr	r7, [r5, #0]
 800a118:	602b      	str	r3, [r5, #0]
 800a11a:	d037      	beq.n	800a18c <__sflush_r+0xac>
 800a11c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a11e:	89a3      	ldrh	r3, [r4, #12]
 800a120:	075a      	lsls	r2, r3, #29
 800a122:	d505      	bpl.n	800a130 <__sflush_r+0x50>
 800a124:	6863      	ldr	r3, [r4, #4]
 800a126:	1ac0      	subs	r0, r0, r3
 800a128:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a12a:	b10b      	cbz	r3, 800a130 <__sflush_r+0x50>
 800a12c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a12e:	1ac0      	subs	r0, r0, r3
 800a130:	2300      	movs	r3, #0
 800a132:	4602      	mov	r2, r0
 800a134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a136:	6a21      	ldr	r1, [r4, #32]
 800a138:	4628      	mov	r0, r5
 800a13a:	47b0      	blx	r6
 800a13c:	1c43      	adds	r3, r0, #1
 800a13e:	89a3      	ldrh	r3, [r4, #12]
 800a140:	d106      	bne.n	800a150 <__sflush_r+0x70>
 800a142:	6829      	ldr	r1, [r5, #0]
 800a144:	291d      	cmp	r1, #29
 800a146:	d84f      	bhi.n	800a1e8 <__sflush_r+0x108>
 800a148:	4a2d      	ldr	r2, [pc, #180]	; (800a200 <__sflush_r+0x120>)
 800a14a:	40ca      	lsrs	r2, r1
 800a14c:	07d6      	lsls	r6, r2, #31
 800a14e:	d54b      	bpl.n	800a1e8 <__sflush_r+0x108>
 800a150:	2200      	movs	r2, #0
 800a152:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a156:	b21b      	sxth	r3, r3
 800a158:	6062      	str	r2, [r4, #4]
 800a15a:	6922      	ldr	r2, [r4, #16]
 800a15c:	04d9      	lsls	r1, r3, #19
 800a15e:	81a3      	strh	r3, [r4, #12]
 800a160:	6022      	str	r2, [r4, #0]
 800a162:	d504      	bpl.n	800a16e <__sflush_r+0x8e>
 800a164:	1c42      	adds	r2, r0, #1
 800a166:	d101      	bne.n	800a16c <__sflush_r+0x8c>
 800a168:	682b      	ldr	r3, [r5, #0]
 800a16a:	b903      	cbnz	r3, 800a16e <__sflush_r+0x8e>
 800a16c:	6560      	str	r0, [r4, #84]	; 0x54
 800a16e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a170:	602f      	str	r7, [r5, #0]
 800a172:	2900      	cmp	r1, #0
 800a174:	d0c6      	beq.n	800a104 <__sflush_r+0x24>
 800a176:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a17a:	4299      	cmp	r1, r3
 800a17c:	d002      	beq.n	800a184 <__sflush_r+0xa4>
 800a17e:	4628      	mov	r0, r5
 800a180:	f000 f9ac 	bl	800a4dc <_free_r>
 800a184:	2000      	movs	r0, #0
 800a186:	6360      	str	r0, [r4, #52]	; 0x34
 800a188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a18c:	6a21      	ldr	r1, [r4, #32]
 800a18e:	2301      	movs	r3, #1
 800a190:	4628      	mov	r0, r5
 800a192:	47b0      	blx	r6
 800a194:	1c41      	adds	r1, r0, #1
 800a196:	d1c2      	bne.n	800a11e <__sflush_r+0x3e>
 800a198:	682b      	ldr	r3, [r5, #0]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d0bf      	beq.n	800a11e <__sflush_r+0x3e>
 800a19e:	2b1d      	cmp	r3, #29
 800a1a0:	d001      	beq.n	800a1a6 <__sflush_r+0xc6>
 800a1a2:	2b16      	cmp	r3, #22
 800a1a4:	d101      	bne.n	800a1aa <__sflush_r+0xca>
 800a1a6:	602f      	str	r7, [r5, #0]
 800a1a8:	e7ac      	b.n	800a104 <__sflush_r+0x24>
 800a1aa:	89a3      	ldrh	r3, [r4, #12]
 800a1ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1b0:	81a3      	strh	r3, [r4, #12]
 800a1b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1b6:	690f      	ldr	r7, [r1, #16]
 800a1b8:	2f00      	cmp	r7, #0
 800a1ba:	d0a3      	beq.n	800a104 <__sflush_r+0x24>
 800a1bc:	079b      	lsls	r3, r3, #30
 800a1be:	bf18      	it	ne
 800a1c0:	2300      	movne	r3, #0
 800a1c2:	680e      	ldr	r6, [r1, #0]
 800a1c4:	bf08      	it	eq
 800a1c6:	694b      	ldreq	r3, [r1, #20]
 800a1c8:	eba6 0807 	sub.w	r8, r6, r7
 800a1cc:	600f      	str	r7, [r1, #0]
 800a1ce:	608b      	str	r3, [r1, #8]
 800a1d0:	f1b8 0f00 	cmp.w	r8, #0
 800a1d4:	dd96      	ble.n	800a104 <__sflush_r+0x24>
 800a1d6:	4643      	mov	r3, r8
 800a1d8:	463a      	mov	r2, r7
 800a1da:	6a21      	ldr	r1, [r4, #32]
 800a1dc:	4628      	mov	r0, r5
 800a1de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1e0:	47b0      	blx	r6
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	dc07      	bgt.n	800a1f6 <__sflush_r+0x116>
 800a1e6:	89a3      	ldrh	r3, [r4, #12]
 800a1e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1ec:	81a3      	strh	r3, [r4, #12]
 800a1ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a1f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1f6:	4407      	add	r7, r0
 800a1f8:	eba8 0800 	sub.w	r8, r8, r0
 800a1fc:	e7e8      	b.n	800a1d0 <__sflush_r+0xf0>
 800a1fe:	bf00      	nop
 800a200:	20400001 	.word	0x20400001

0800a204 <_fflush_r>:
 800a204:	b538      	push	{r3, r4, r5, lr}
 800a206:	690b      	ldr	r3, [r1, #16]
 800a208:	4605      	mov	r5, r0
 800a20a:	460c      	mov	r4, r1
 800a20c:	b913      	cbnz	r3, 800a214 <_fflush_r+0x10>
 800a20e:	2500      	movs	r5, #0
 800a210:	4628      	mov	r0, r5
 800a212:	bd38      	pop	{r3, r4, r5, pc}
 800a214:	b118      	cbz	r0, 800a21e <_fflush_r+0x1a>
 800a216:	6983      	ldr	r3, [r0, #24]
 800a218:	b90b      	cbnz	r3, 800a21e <_fflush_r+0x1a>
 800a21a:	f000 f887 	bl	800a32c <__sinit>
 800a21e:	4b14      	ldr	r3, [pc, #80]	; (800a270 <_fflush_r+0x6c>)
 800a220:	429c      	cmp	r4, r3
 800a222:	d11b      	bne.n	800a25c <_fflush_r+0x58>
 800a224:	686c      	ldr	r4, [r5, #4]
 800a226:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d0ef      	beq.n	800a20e <_fflush_r+0xa>
 800a22e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a230:	07d0      	lsls	r0, r2, #31
 800a232:	d404      	bmi.n	800a23e <_fflush_r+0x3a>
 800a234:	0599      	lsls	r1, r3, #22
 800a236:	d402      	bmi.n	800a23e <_fflush_r+0x3a>
 800a238:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a23a:	f000 fb87 	bl	800a94c <__retarget_lock_acquire_recursive>
 800a23e:	4628      	mov	r0, r5
 800a240:	4621      	mov	r1, r4
 800a242:	f7ff ff4d 	bl	800a0e0 <__sflush_r>
 800a246:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a248:	4605      	mov	r5, r0
 800a24a:	07da      	lsls	r2, r3, #31
 800a24c:	d4e0      	bmi.n	800a210 <_fflush_r+0xc>
 800a24e:	89a3      	ldrh	r3, [r4, #12]
 800a250:	059b      	lsls	r3, r3, #22
 800a252:	d4dd      	bmi.n	800a210 <_fflush_r+0xc>
 800a254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a256:	f000 fb7a 	bl	800a94e <__retarget_lock_release_recursive>
 800a25a:	e7d9      	b.n	800a210 <_fflush_r+0xc>
 800a25c:	4b05      	ldr	r3, [pc, #20]	; (800a274 <_fflush_r+0x70>)
 800a25e:	429c      	cmp	r4, r3
 800a260:	d101      	bne.n	800a266 <_fflush_r+0x62>
 800a262:	68ac      	ldr	r4, [r5, #8]
 800a264:	e7df      	b.n	800a226 <_fflush_r+0x22>
 800a266:	4b04      	ldr	r3, [pc, #16]	; (800a278 <_fflush_r+0x74>)
 800a268:	429c      	cmp	r4, r3
 800a26a:	bf08      	it	eq
 800a26c:	68ec      	ldreq	r4, [r5, #12]
 800a26e:	e7da      	b.n	800a226 <_fflush_r+0x22>
 800a270:	0800bb3c 	.word	0x0800bb3c
 800a274:	0800bb5c 	.word	0x0800bb5c
 800a278:	0800bb1c 	.word	0x0800bb1c

0800a27c <_cleanup_r>:
 800a27c:	4901      	ldr	r1, [pc, #4]	; (800a284 <_cleanup_r+0x8>)
 800a27e:	f000 bb37 	b.w	800a8f0 <_fwalk_reent>
 800a282:	bf00      	nop
 800a284:	0800b5a5 	.word	0x0800b5a5

0800a288 <std.isra.0>:
 800a288:	2300      	movs	r3, #0
 800a28a:	b510      	push	{r4, lr}
 800a28c:	4604      	mov	r4, r0
 800a28e:	6003      	str	r3, [r0, #0]
 800a290:	6043      	str	r3, [r0, #4]
 800a292:	6083      	str	r3, [r0, #8]
 800a294:	8181      	strh	r1, [r0, #12]
 800a296:	6643      	str	r3, [r0, #100]	; 0x64
 800a298:	81c2      	strh	r2, [r0, #14]
 800a29a:	6103      	str	r3, [r0, #16]
 800a29c:	6143      	str	r3, [r0, #20]
 800a29e:	6183      	str	r3, [r0, #24]
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	2208      	movs	r2, #8
 800a2a4:	305c      	adds	r0, #92	; 0x5c
 800a2a6:	f7fc ff2c 	bl	8007102 <memset>
 800a2aa:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <std.isra.0+0x38>)
 800a2ac:	6224      	str	r4, [r4, #32]
 800a2ae:	6263      	str	r3, [r4, #36]	; 0x24
 800a2b0:	4b04      	ldr	r3, [pc, #16]	; (800a2c4 <std.isra.0+0x3c>)
 800a2b2:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2b4:	4b04      	ldr	r3, [pc, #16]	; (800a2c8 <std.isra.0+0x40>)
 800a2b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2b8:	4b04      	ldr	r3, [pc, #16]	; (800a2cc <std.isra.0+0x44>)
 800a2ba:	6323      	str	r3, [r4, #48]	; 0x30
 800a2bc:	bd10      	pop	{r4, pc}
 800a2be:	bf00      	nop
 800a2c0:	0800b321 	.word	0x0800b321
 800a2c4:	0800b343 	.word	0x0800b343
 800a2c8:	0800b37b 	.word	0x0800b37b
 800a2cc:	0800b39f 	.word	0x0800b39f

0800a2d0 <__sfmoreglue>:
 800a2d0:	b570      	push	{r4, r5, r6, lr}
 800a2d2:	2568      	movs	r5, #104	; 0x68
 800a2d4:	1e4a      	subs	r2, r1, #1
 800a2d6:	4355      	muls	r5, r2
 800a2d8:	460e      	mov	r6, r1
 800a2da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2de:	f7fc fcf9 	bl	8006cd4 <_malloc_r>
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	b140      	cbz	r0, 800a2f8 <__sfmoreglue+0x28>
 800a2e6:	2100      	movs	r1, #0
 800a2e8:	e880 0042 	stmia.w	r0, {r1, r6}
 800a2ec:	300c      	adds	r0, #12
 800a2ee:	60a0      	str	r0, [r4, #8]
 800a2f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a2f4:	f7fc ff05 	bl	8007102 <memset>
 800a2f8:	4620      	mov	r0, r4
 800a2fa:	bd70      	pop	{r4, r5, r6, pc}

0800a2fc <__sfp_lock_acquire>:
 800a2fc:	4801      	ldr	r0, [pc, #4]	; (800a304 <__sfp_lock_acquire+0x8>)
 800a2fe:	f000 bb25 	b.w	800a94c <__retarget_lock_acquire_recursive>
 800a302:	bf00      	nop
 800a304:	20001088 	.word	0x20001088

0800a308 <__sfp_lock_release>:
 800a308:	4801      	ldr	r0, [pc, #4]	; (800a310 <__sfp_lock_release+0x8>)
 800a30a:	f000 bb20 	b.w	800a94e <__retarget_lock_release_recursive>
 800a30e:	bf00      	nop
 800a310:	20001088 	.word	0x20001088

0800a314 <__sinit_lock_acquire>:
 800a314:	4801      	ldr	r0, [pc, #4]	; (800a31c <__sinit_lock_acquire+0x8>)
 800a316:	f000 bb19 	b.w	800a94c <__retarget_lock_acquire_recursive>
 800a31a:	bf00      	nop
 800a31c:	20001083 	.word	0x20001083

0800a320 <__sinit_lock_release>:
 800a320:	4801      	ldr	r0, [pc, #4]	; (800a328 <__sinit_lock_release+0x8>)
 800a322:	f000 bb14 	b.w	800a94e <__retarget_lock_release_recursive>
 800a326:	bf00      	nop
 800a328:	20001083 	.word	0x20001083

0800a32c <__sinit>:
 800a32c:	b510      	push	{r4, lr}
 800a32e:	4604      	mov	r4, r0
 800a330:	f7ff fff0 	bl	800a314 <__sinit_lock_acquire>
 800a334:	69a3      	ldr	r3, [r4, #24]
 800a336:	b11b      	cbz	r3, 800a340 <__sinit+0x14>
 800a338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a33c:	f7ff bff0 	b.w	800a320 <__sinit_lock_release>
 800a340:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800a344:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800a348:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800a34c:	4b13      	ldr	r3, [pc, #76]	; (800a39c <__sinit+0x70>)
 800a34e:	4a14      	ldr	r2, [pc, #80]	; (800a3a0 <__sinit+0x74>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	62a2      	str	r2, [r4, #40]	; 0x28
 800a354:	429c      	cmp	r4, r3
 800a356:	bf08      	it	eq
 800a358:	2301      	moveq	r3, #1
 800a35a:	4620      	mov	r0, r4
 800a35c:	bf08      	it	eq
 800a35e:	61a3      	streq	r3, [r4, #24]
 800a360:	f000 f820 	bl	800a3a4 <__sfp>
 800a364:	6060      	str	r0, [r4, #4]
 800a366:	4620      	mov	r0, r4
 800a368:	f000 f81c 	bl	800a3a4 <__sfp>
 800a36c:	60a0      	str	r0, [r4, #8]
 800a36e:	4620      	mov	r0, r4
 800a370:	f000 f818 	bl	800a3a4 <__sfp>
 800a374:	2200      	movs	r2, #0
 800a376:	60e0      	str	r0, [r4, #12]
 800a378:	2104      	movs	r1, #4
 800a37a:	6860      	ldr	r0, [r4, #4]
 800a37c:	f7ff ff84 	bl	800a288 <std.isra.0>
 800a380:	2201      	movs	r2, #1
 800a382:	2109      	movs	r1, #9
 800a384:	68a0      	ldr	r0, [r4, #8]
 800a386:	f7ff ff7f 	bl	800a288 <std.isra.0>
 800a38a:	2202      	movs	r2, #2
 800a38c:	2112      	movs	r1, #18
 800a38e:	68e0      	ldr	r0, [r4, #12]
 800a390:	f7ff ff7a 	bl	800a288 <std.isra.0>
 800a394:	2301      	movs	r3, #1
 800a396:	61a3      	str	r3, [r4, #24]
 800a398:	e7ce      	b.n	800a338 <__sinit+0xc>
 800a39a:	bf00      	nop
 800a39c:	0800ba94 	.word	0x0800ba94
 800a3a0:	0800a27d 	.word	0x0800a27d

0800a3a4 <__sfp>:
 800a3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a6:	4607      	mov	r7, r0
 800a3a8:	f7ff ffa8 	bl	800a2fc <__sfp_lock_acquire>
 800a3ac:	4b1f      	ldr	r3, [pc, #124]	; (800a42c <__sfp+0x88>)
 800a3ae:	681e      	ldr	r6, [r3, #0]
 800a3b0:	69b3      	ldr	r3, [r6, #24]
 800a3b2:	b913      	cbnz	r3, 800a3ba <__sfp+0x16>
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	f7ff ffb9 	bl	800a32c <__sinit>
 800a3ba:	36d8      	adds	r6, #216	; 0xd8
 800a3bc:	68b4      	ldr	r4, [r6, #8]
 800a3be:	6873      	ldr	r3, [r6, #4]
 800a3c0:	3b01      	subs	r3, #1
 800a3c2:	d503      	bpl.n	800a3cc <__sfp+0x28>
 800a3c4:	6833      	ldr	r3, [r6, #0]
 800a3c6:	b133      	cbz	r3, 800a3d6 <__sfp+0x32>
 800a3c8:	6836      	ldr	r6, [r6, #0]
 800a3ca:	e7f7      	b.n	800a3bc <__sfp+0x18>
 800a3cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3d0:	b17d      	cbz	r5, 800a3f2 <__sfp+0x4e>
 800a3d2:	3468      	adds	r4, #104	; 0x68
 800a3d4:	e7f4      	b.n	800a3c0 <__sfp+0x1c>
 800a3d6:	2104      	movs	r1, #4
 800a3d8:	4638      	mov	r0, r7
 800a3da:	f7ff ff79 	bl	800a2d0 <__sfmoreglue>
 800a3de:	4604      	mov	r4, r0
 800a3e0:	6030      	str	r0, [r6, #0]
 800a3e2:	2800      	cmp	r0, #0
 800a3e4:	d1f0      	bne.n	800a3c8 <__sfp+0x24>
 800a3e6:	f7ff ff8f 	bl	800a308 <__sfp_lock_release>
 800a3ea:	230c      	movs	r3, #12
 800a3ec:	603b      	str	r3, [r7, #0]
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a3f6:	81e3      	strh	r3, [r4, #14]
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	6665      	str	r5, [r4, #100]	; 0x64
 800a402:	f000 faa1 	bl	800a948 <__retarget_lock_init_recursive>
 800a406:	f7ff ff7f 	bl	800a308 <__sfp_lock_release>
 800a40a:	6025      	str	r5, [r4, #0]
 800a40c:	60a5      	str	r5, [r4, #8]
 800a40e:	6065      	str	r5, [r4, #4]
 800a410:	6125      	str	r5, [r4, #16]
 800a412:	6165      	str	r5, [r4, #20]
 800a414:	61a5      	str	r5, [r4, #24]
 800a416:	2208      	movs	r2, #8
 800a418:	4629      	mov	r1, r5
 800a41a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a41e:	f7fc fe70 	bl	8007102 <memset>
 800a422:	6365      	str	r5, [r4, #52]	; 0x34
 800a424:	63a5      	str	r5, [r4, #56]	; 0x38
 800a426:	64a5      	str	r5, [r4, #72]	; 0x48
 800a428:	64e5      	str	r5, [r4, #76]	; 0x4c
 800a42a:	e7e0      	b.n	800a3ee <__sfp+0x4a>
 800a42c:	0800ba94 	.word	0x0800ba94

0800a430 <_malloc_trim_r>:
 800a430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a434:	4689      	mov	r9, r1
 800a436:	4f25      	ldr	r7, [pc, #148]	; (800a4cc <_malloc_trim_r+0x9c>)
 800a438:	4606      	mov	r6, r0
 800a43a:	f7fc fe6b 	bl	8007114 <__malloc_lock>
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	f8df 8094 	ldr.w	r8, [pc, #148]	; 800a4d8 <_malloc_trim_r+0xa8>
 800a444:	685d      	ldr	r5, [r3, #4]
 800a446:	f1a8 0411 	sub.w	r4, r8, #17
 800a44a:	f025 0503 	bic.w	r5, r5, #3
 800a44e:	eba4 0409 	sub.w	r4, r4, r9
 800a452:	442c      	add	r4, r5
 800a454:	fbb4 f4f8 	udiv	r4, r4, r8
 800a458:	3c01      	subs	r4, #1
 800a45a:	fb08 f404 	mul.w	r4, r8, r4
 800a45e:	4544      	cmp	r4, r8
 800a460:	da05      	bge.n	800a46e <_malloc_trim_r+0x3e>
 800a462:	4630      	mov	r0, r6
 800a464:	f7fc fe5c 	bl	8007120 <__malloc_unlock>
 800a468:	2000      	movs	r0, #0
 800a46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a46e:	2100      	movs	r1, #0
 800a470:	4630      	mov	r0, r6
 800a472:	f7fc fedb 	bl	800722c <_sbrk_r>
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	442b      	add	r3, r5
 800a47a:	4298      	cmp	r0, r3
 800a47c:	d1f1      	bne.n	800a462 <_malloc_trim_r+0x32>
 800a47e:	4261      	negs	r1, r4
 800a480:	4630      	mov	r0, r6
 800a482:	f7fc fed3 	bl	800722c <_sbrk_r>
 800a486:	3001      	adds	r0, #1
 800a488:	d110      	bne.n	800a4ac <_malloc_trim_r+0x7c>
 800a48a:	2100      	movs	r1, #0
 800a48c:	4630      	mov	r0, r6
 800a48e:	f7fc fecd 	bl	800722c <_sbrk_r>
 800a492:	68ba      	ldr	r2, [r7, #8]
 800a494:	1a83      	subs	r3, r0, r2
 800a496:	2b0f      	cmp	r3, #15
 800a498:	dde3      	ble.n	800a462 <_malloc_trim_r+0x32>
 800a49a:	490d      	ldr	r1, [pc, #52]	; (800a4d0 <_malloc_trim_r+0xa0>)
 800a49c:	f043 0301 	orr.w	r3, r3, #1
 800a4a0:	6809      	ldr	r1, [r1, #0]
 800a4a2:	6053      	str	r3, [r2, #4]
 800a4a4:	1a40      	subs	r0, r0, r1
 800a4a6:	490b      	ldr	r1, [pc, #44]	; (800a4d4 <_malloc_trim_r+0xa4>)
 800a4a8:	6008      	str	r0, [r1, #0]
 800a4aa:	e7da      	b.n	800a462 <_malloc_trim_r+0x32>
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	4a09      	ldr	r2, [pc, #36]	; (800a4d4 <_malloc_trim_r+0xa4>)
 800a4b0:	1b2d      	subs	r5, r5, r4
 800a4b2:	f045 0501 	orr.w	r5, r5, #1
 800a4b6:	605d      	str	r5, [r3, #4]
 800a4b8:	6813      	ldr	r3, [r2, #0]
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	1b1c      	subs	r4, r3, r4
 800a4be:	6014      	str	r4, [r2, #0]
 800a4c0:	f7fc fe2e 	bl	8007120 <__malloc_unlock>
 800a4c4:	2001      	movs	r0, #1
 800a4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ca:	bf00      	nop
 800a4cc:	20000158 	.word	0x20000158
 800a4d0:	20000560 	.word	0x20000560
 800a4d4:	20000f10 	.word	0x20000f10
 800a4d8:	00000080 	.word	0x00000080

0800a4dc <_free_r>:
 800a4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	4688      	mov	r8, r1
 800a4e4:	2900      	cmp	r1, #0
 800a4e6:	f000 80ab 	beq.w	800a640 <_free_r+0x164>
 800a4ea:	f7fc fe13 	bl	8007114 <__malloc_lock>
 800a4ee:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800a4f2:	4d54      	ldr	r5, [pc, #336]	; (800a644 <_free_r+0x168>)
 800a4f4:	f022 0001 	bic.w	r0, r2, #1
 800a4f8:	f1a8 0308 	sub.w	r3, r8, #8
 800a4fc:	181f      	adds	r7, r3, r0
 800a4fe:	68a9      	ldr	r1, [r5, #8]
 800a500:	687e      	ldr	r6, [r7, #4]
 800a502:	428f      	cmp	r7, r1
 800a504:	f026 0603 	bic.w	r6, r6, #3
 800a508:	f002 0201 	and.w	r2, r2, #1
 800a50c:	d11b      	bne.n	800a546 <_free_r+0x6a>
 800a50e:	4430      	add	r0, r6
 800a510:	b93a      	cbnz	r2, 800a522 <_free_r+0x46>
 800a512:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800a516:	1a9b      	subs	r3, r3, r2
 800a518:	6899      	ldr	r1, [r3, #8]
 800a51a:	4410      	add	r0, r2
 800a51c:	68da      	ldr	r2, [r3, #12]
 800a51e:	60ca      	str	r2, [r1, #12]
 800a520:	6091      	str	r1, [r2, #8]
 800a522:	f040 0201 	orr.w	r2, r0, #1
 800a526:	605a      	str	r2, [r3, #4]
 800a528:	60ab      	str	r3, [r5, #8]
 800a52a:	4b47      	ldr	r3, [pc, #284]	; (800a648 <_free_r+0x16c>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	4298      	cmp	r0, r3
 800a530:	d304      	bcc.n	800a53c <_free_r+0x60>
 800a532:	4b46      	ldr	r3, [pc, #280]	; (800a64c <_free_r+0x170>)
 800a534:	4620      	mov	r0, r4
 800a536:	6819      	ldr	r1, [r3, #0]
 800a538:	f7ff ff7a 	bl	800a430 <_malloc_trim_r>
 800a53c:	4620      	mov	r0, r4
 800a53e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a542:	f7fc bded 	b.w	8007120 <__malloc_unlock>
 800a546:	607e      	str	r6, [r7, #4]
 800a548:	2a00      	cmp	r2, #0
 800a54a:	d139      	bne.n	800a5c0 <_free_r+0xe4>
 800a54c:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800a550:	f105 0e08 	add.w	lr, r5, #8
 800a554:	1a5b      	subs	r3, r3, r1
 800a556:	4408      	add	r0, r1
 800a558:	6899      	ldr	r1, [r3, #8]
 800a55a:	4571      	cmp	r1, lr
 800a55c:	d032      	beq.n	800a5c4 <_free_r+0xe8>
 800a55e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800a562:	f8c1 e00c 	str.w	lr, [r1, #12]
 800a566:	f8ce 1008 	str.w	r1, [lr, #8]
 800a56a:	19b9      	adds	r1, r7, r6
 800a56c:	6849      	ldr	r1, [r1, #4]
 800a56e:	07c9      	lsls	r1, r1, #31
 800a570:	d40a      	bmi.n	800a588 <_free_r+0xac>
 800a572:	4430      	add	r0, r6
 800a574:	68b9      	ldr	r1, [r7, #8]
 800a576:	bb3a      	cbnz	r2, 800a5c8 <_free_r+0xec>
 800a578:	4e35      	ldr	r6, [pc, #212]	; (800a650 <_free_r+0x174>)
 800a57a:	42b1      	cmp	r1, r6
 800a57c:	d124      	bne.n	800a5c8 <_free_r+0xec>
 800a57e:	2201      	movs	r2, #1
 800a580:	616b      	str	r3, [r5, #20]
 800a582:	612b      	str	r3, [r5, #16]
 800a584:	60d9      	str	r1, [r3, #12]
 800a586:	6099      	str	r1, [r3, #8]
 800a588:	f040 0101 	orr.w	r1, r0, #1
 800a58c:	6059      	str	r1, [r3, #4]
 800a58e:	5018      	str	r0, [r3, r0]
 800a590:	2a00      	cmp	r2, #0
 800a592:	d1d3      	bne.n	800a53c <_free_r+0x60>
 800a594:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a598:	d21a      	bcs.n	800a5d0 <_free_r+0xf4>
 800a59a:	2201      	movs	r2, #1
 800a59c:	08c0      	lsrs	r0, r0, #3
 800a59e:	1081      	asrs	r1, r0, #2
 800a5a0:	408a      	lsls	r2, r1
 800a5a2:	6869      	ldr	r1, [r5, #4]
 800a5a4:	3001      	adds	r0, #1
 800a5a6:	430a      	orrs	r2, r1
 800a5a8:	606a      	str	r2, [r5, #4]
 800a5aa:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800a5ae:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800a5b2:	3a08      	subs	r2, #8
 800a5b4:	60da      	str	r2, [r3, #12]
 800a5b6:	6099      	str	r1, [r3, #8]
 800a5b8:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800a5bc:	60cb      	str	r3, [r1, #12]
 800a5be:	e7bd      	b.n	800a53c <_free_r+0x60>
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	e7d2      	b.n	800a56a <_free_r+0x8e>
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	e7d0      	b.n	800a56a <_free_r+0x8e>
 800a5c8:	68fe      	ldr	r6, [r7, #12]
 800a5ca:	60ce      	str	r6, [r1, #12]
 800a5cc:	60b1      	str	r1, [r6, #8]
 800a5ce:	e7db      	b.n	800a588 <_free_r+0xac>
 800a5d0:	0a42      	lsrs	r2, r0, #9
 800a5d2:	2a04      	cmp	r2, #4
 800a5d4:	d813      	bhi.n	800a5fe <_free_r+0x122>
 800a5d6:	0982      	lsrs	r2, r0, #6
 800a5d8:	3238      	adds	r2, #56	; 0x38
 800a5da:	1c51      	adds	r1, r2, #1
 800a5dc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800a5e0:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800a5e4:	428e      	cmp	r6, r1
 800a5e6:	d124      	bne.n	800a632 <_free_r+0x156>
 800a5e8:	2001      	movs	r0, #1
 800a5ea:	1092      	asrs	r2, r2, #2
 800a5ec:	fa00 f202 	lsl.w	r2, r0, r2
 800a5f0:	6868      	ldr	r0, [r5, #4]
 800a5f2:	4302      	orrs	r2, r0
 800a5f4:	606a      	str	r2, [r5, #4]
 800a5f6:	60de      	str	r6, [r3, #12]
 800a5f8:	6099      	str	r1, [r3, #8]
 800a5fa:	60b3      	str	r3, [r6, #8]
 800a5fc:	e7de      	b.n	800a5bc <_free_r+0xe0>
 800a5fe:	2a14      	cmp	r2, #20
 800a600:	d801      	bhi.n	800a606 <_free_r+0x12a>
 800a602:	325b      	adds	r2, #91	; 0x5b
 800a604:	e7e9      	b.n	800a5da <_free_r+0xfe>
 800a606:	2a54      	cmp	r2, #84	; 0x54
 800a608:	d802      	bhi.n	800a610 <_free_r+0x134>
 800a60a:	0b02      	lsrs	r2, r0, #12
 800a60c:	326e      	adds	r2, #110	; 0x6e
 800a60e:	e7e4      	b.n	800a5da <_free_r+0xfe>
 800a610:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a614:	d802      	bhi.n	800a61c <_free_r+0x140>
 800a616:	0bc2      	lsrs	r2, r0, #15
 800a618:	3277      	adds	r2, #119	; 0x77
 800a61a:	e7de      	b.n	800a5da <_free_r+0xfe>
 800a61c:	f240 5154 	movw	r1, #1364	; 0x554
 800a620:	428a      	cmp	r2, r1
 800a622:	bf9a      	itte	ls
 800a624:	0c82      	lsrls	r2, r0, #18
 800a626:	327c      	addls	r2, #124	; 0x7c
 800a628:	227e      	movhi	r2, #126	; 0x7e
 800a62a:	e7d6      	b.n	800a5da <_free_r+0xfe>
 800a62c:	6889      	ldr	r1, [r1, #8]
 800a62e:	428e      	cmp	r6, r1
 800a630:	d004      	beq.n	800a63c <_free_r+0x160>
 800a632:	684a      	ldr	r2, [r1, #4]
 800a634:	f022 0203 	bic.w	r2, r2, #3
 800a638:	4290      	cmp	r0, r2
 800a63a:	d3f7      	bcc.n	800a62c <_free_r+0x150>
 800a63c:	68ce      	ldr	r6, [r1, #12]
 800a63e:	e7da      	b.n	800a5f6 <_free_r+0x11a>
 800a640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a644:	20000158 	.word	0x20000158
 800a648:	20000564 	.word	0x20000564
 800a64c:	20000f40 	.word	0x20000f40
 800a650:	20000160 	.word	0x20000160

0800a654 <__sfvwrite_r>:
 800a654:	6893      	ldr	r3, [r2, #8]
 800a656:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65a:	4607      	mov	r7, r0
 800a65c:	460c      	mov	r4, r1
 800a65e:	4690      	mov	r8, r2
 800a660:	b91b      	cbnz	r3, 800a66a <__sfvwrite_r+0x16>
 800a662:	2000      	movs	r0, #0
 800a664:	b003      	add	sp, #12
 800a666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66a:	898b      	ldrh	r3, [r1, #12]
 800a66c:	0718      	lsls	r0, r3, #28
 800a66e:	d526      	bpl.n	800a6be <__sfvwrite_r+0x6a>
 800a670:	690b      	ldr	r3, [r1, #16]
 800a672:	b323      	cbz	r3, 800a6be <__sfvwrite_r+0x6a>
 800a674:	89a3      	ldrh	r3, [r4, #12]
 800a676:	f8d8 6000 	ldr.w	r6, [r8]
 800a67a:	f013 0902 	ands.w	r9, r3, #2
 800a67e:	d02d      	beq.n	800a6dc <__sfvwrite_r+0x88>
 800a680:	f04f 0a00 	mov.w	sl, #0
 800a684:	46d1      	mov	r9, sl
 800a686:	f8df b264 	ldr.w	fp, [pc, #612]	; 800a8ec <__sfvwrite_r+0x298>
 800a68a:	f1b9 0f00 	cmp.w	r9, #0
 800a68e:	d01f      	beq.n	800a6d0 <__sfvwrite_r+0x7c>
 800a690:	45d9      	cmp	r9, fp
 800a692:	464b      	mov	r3, r9
 800a694:	4652      	mov	r2, sl
 800a696:	bf28      	it	cs
 800a698:	465b      	movcs	r3, fp
 800a69a:	6a21      	ldr	r1, [r4, #32]
 800a69c:	4638      	mov	r0, r7
 800a69e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a6a0:	47a8      	blx	r5
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	f340 8089 	ble.w	800a7ba <__sfvwrite_r+0x166>
 800a6a8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a6ac:	4482      	add	sl, r0
 800a6ae:	eba9 0900 	sub.w	r9, r9, r0
 800a6b2:	1a18      	subs	r0, r3, r0
 800a6b4:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	d1e6      	bne.n	800a68a <__sfvwrite_r+0x36>
 800a6bc:	e7d1      	b.n	800a662 <__sfvwrite_r+0xe>
 800a6be:	4621      	mov	r1, r4
 800a6c0:	4638      	mov	r0, r7
 800a6c2:	f7fe fe3d 	bl	8009340 <__swsetup_r>
 800a6c6:	2800      	cmp	r0, #0
 800a6c8:	d0d4      	beq.n	800a674 <__sfvwrite_r+0x20>
 800a6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ce:	e7c9      	b.n	800a664 <__sfvwrite_r+0x10>
 800a6d0:	f8d6 a000 	ldr.w	sl, [r6]
 800a6d4:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800a6d8:	3608      	adds	r6, #8
 800a6da:	e7d6      	b.n	800a68a <__sfvwrite_r+0x36>
 800a6dc:	f013 0301 	ands.w	r3, r3, #1
 800a6e0:	d043      	beq.n	800a76a <__sfvwrite_r+0x116>
 800a6e2:	4648      	mov	r0, r9
 800a6e4:	46ca      	mov	sl, r9
 800a6e6:	46cb      	mov	fp, r9
 800a6e8:	f1bb 0f00 	cmp.w	fp, #0
 800a6ec:	f000 80d9 	beq.w	800a8a2 <__sfvwrite_r+0x24e>
 800a6f0:	b950      	cbnz	r0, 800a708 <__sfvwrite_r+0xb4>
 800a6f2:	465a      	mov	r2, fp
 800a6f4:	210a      	movs	r1, #10
 800a6f6:	4650      	mov	r0, sl
 800a6f8:	f000 f996 	bl	800aa28 <memchr>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	f000 80d5 	beq.w	800a8ac <__sfvwrite_r+0x258>
 800a702:	3001      	adds	r0, #1
 800a704:	eba0 090a 	sub.w	r9, r0, sl
 800a708:	6820      	ldr	r0, [r4, #0]
 800a70a:	6921      	ldr	r1, [r4, #16]
 800a70c:	45d9      	cmp	r9, fp
 800a70e:	464b      	mov	r3, r9
 800a710:	bf28      	it	cs
 800a712:	465b      	movcs	r3, fp
 800a714:	4288      	cmp	r0, r1
 800a716:	6962      	ldr	r2, [r4, #20]
 800a718:	f240 80cb 	bls.w	800a8b2 <__sfvwrite_r+0x25e>
 800a71c:	68a5      	ldr	r5, [r4, #8]
 800a71e:	4415      	add	r5, r2
 800a720:	42ab      	cmp	r3, r5
 800a722:	f340 80c6 	ble.w	800a8b2 <__sfvwrite_r+0x25e>
 800a726:	4651      	mov	r1, sl
 800a728:	462a      	mov	r2, r5
 800a72a:	f000 f98b 	bl	800aa44 <memmove>
 800a72e:	6823      	ldr	r3, [r4, #0]
 800a730:	4621      	mov	r1, r4
 800a732:	442b      	add	r3, r5
 800a734:	6023      	str	r3, [r4, #0]
 800a736:	4638      	mov	r0, r7
 800a738:	f7ff fd64 	bl	800a204 <_fflush_r>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	d13c      	bne.n	800a7ba <__sfvwrite_r+0x166>
 800a740:	ebb9 0905 	subs.w	r9, r9, r5
 800a744:	f040 80cf 	bne.w	800a8e6 <__sfvwrite_r+0x292>
 800a748:	4621      	mov	r1, r4
 800a74a:	4638      	mov	r0, r7
 800a74c:	f7ff fd5a 	bl	800a204 <_fflush_r>
 800a750:	2800      	cmp	r0, #0
 800a752:	d132      	bne.n	800a7ba <__sfvwrite_r+0x166>
 800a754:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a758:	44aa      	add	sl, r5
 800a75a:	ebab 0b05 	sub.w	fp, fp, r5
 800a75e:	1b5d      	subs	r5, r3, r5
 800a760:	f8c8 5008 	str.w	r5, [r8, #8]
 800a764:	2d00      	cmp	r5, #0
 800a766:	d1bf      	bne.n	800a6e8 <__sfvwrite_r+0x94>
 800a768:	e77b      	b.n	800a662 <__sfvwrite_r+0xe>
 800a76a:	4699      	mov	r9, r3
 800a76c:	469a      	mov	sl, r3
 800a76e:	f1ba 0f00 	cmp.w	sl, #0
 800a772:	d027      	beq.n	800a7c4 <__sfvwrite_r+0x170>
 800a774:	89a2      	ldrh	r2, [r4, #12]
 800a776:	68a5      	ldr	r5, [r4, #8]
 800a778:	0591      	lsls	r1, r2, #22
 800a77a:	d565      	bpl.n	800a848 <__sfvwrite_r+0x1f4>
 800a77c:	45aa      	cmp	sl, r5
 800a77e:	d33b      	bcc.n	800a7f8 <__sfvwrite_r+0x1a4>
 800a780:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a784:	d036      	beq.n	800a7f4 <__sfvwrite_r+0x1a0>
 800a786:	2002      	movs	r0, #2
 800a788:	6921      	ldr	r1, [r4, #16]
 800a78a:	6823      	ldr	r3, [r4, #0]
 800a78c:	1a5b      	subs	r3, r3, r1
 800a78e:	9301      	str	r3, [sp, #4]
 800a790:	6963      	ldr	r3, [r4, #20]
 800a792:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a796:	fb93 fbf0 	sdiv	fp, r3, r0
 800a79a:	9b01      	ldr	r3, [sp, #4]
 800a79c:	1c58      	adds	r0, r3, #1
 800a79e:	4450      	add	r0, sl
 800a7a0:	4583      	cmp	fp, r0
 800a7a2:	bf38      	it	cc
 800a7a4:	4683      	movcc	fp, r0
 800a7a6:	0553      	lsls	r3, r2, #21
 800a7a8:	d53e      	bpl.n	800a828 <__sfvwrite_r+0x1d4>
 800a7aa:	4659      	mov	r1, fp
 800a7ac:	4638      	mov	r0, r7
 800a7ae:	f7fc fa91 	bl	8006cd4 <_malloc_r>
 800a7b2:	4605      	mov	r5, r0
 800a7b4:	b950      	cbnz	r0, 800a7cc <__sfvwrite_r+0x178>
 800a7b6:	230c      	movs	r3, #12
 800a7b8:	603b      	str	r3, [r7, #0]
 800a7ba:	89a3      	ldrh	r3, [r4, #12]
 800a7bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a7c0:	81a3      	strh	r3, [r4, #12]
 800a7c2:	e782      	b.n	800a6ca <__sfvwrite_r+0x76>
 800a7c4:	e896 0600 	ldmia.w	r6, {r9, sl}
 800a7c8:	3608      	adds	r6, #8
 800a7ca:	e7d0      	b.n	800a76e <__sfvwrite_r+0x11a>
 800a7cc:	9a01      	ldr	r2, [sp, #4]
 800a7ce:	6921      	ldr	r1, [r4, #16]
 800a7d0:	f7fc fc8c 	bl	80070ec <memcpy>
 800a7d4:	89a2      	ldrh	r2, [r4, #12]
 800a7d6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a7da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a7de:	81a2      	strh	r2, [r4, #12]
 800a7e0:	9b01      	ldr	r3, [sp, #4]
 800a7e2:	6125      	str	r5, [r4, #16]
 800a7e4:	441d      	add	r5, r3
 800a7e6:	6025      	str	r5, [r4, #0]
 800a7e8:	4655      	mov	r5, sl
 800a7ea:	ebab 0303 	sub.w	r3, fp, r3
 800a7ee:	f8c4 b014 	str.w	fp, [r4, #20]
 800a7f2:	60a3      	str	r3, [r4, #8]
 800a7f4:	45aa      	cmp	sl, r5
 800a7f6:	d200      	bcs.n	800a7fa <__sfvwrite_r+0x1a6>
 800a7f8:	4655      	mov	r5, sl
 800a7fa:	462a      	mov	r2, r5
 800a7fc:	4649      	mov	r1, r9
 800a7fe:	6820      	ldr	r0, [r4, #0]
 800a800:	f000 f920 	bl	800aa44 <memmove>
 800a804:	68a3      	ldr	r3, [r4, #8]
 800a806:	1b5b      	subs	r3, r3, r5
 800a808:	60a3      	str	r3, [r4, #8]
 800a80a:	6823      	ldr	r3, [r4, #0]
 800a80c:	441d      	add	r5, r3
 800a80e:	6025      	str	r5, [r4, #0]
 800a810:	4655      	mov	r5, sl
 800a812:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a816:	44a9      	add	r9, r5
 800a818:	ebaa 0a05 	sub.w	sl, sl, r5
 800a81c:	1b5d      	subs	r5, r3, r5
 800a81e:	f8c8 5008 	str.w	r5, [r8, #8]
 800a822:	2d00      	cmp	r5, #0
 800a824:	d1a3      	bne.n	800a76e <__sfvwrite_r+0x11a>
 800a826:	e71c      	b.n	800a662 <__sfvwrite_r+0xe>
 800a828:	465a      	mov	r2, fp
 800a82a:	4638      	mov	r0, r7
 800a82c:	f000 fbf6 	bl	800b01c <_realloc_r>
 800a830:	4605      	mov	r5, r0
 800a832:	2800      	cmp	r0, #0
 800a834:	d1d4      	bne.n	800a7e0 <__sfvwrite_r+0x18c>
 800a836:	6921      	ldr	r1, [r4, #16]
 800a838:	4638      	mov	r0, r7
 800a83a:	f7ff fe4f 	bl	800a4dc <_free_r>
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a844:	81a3      	strh	r3, [r4, #12]
 800a846:	e7b6      	b.n	800a7b6 <__sfvwrite_r+0x162>
 800a848:	6820      	ldr	r0, [r4, #0]
 800a84a:	6923      	ldr	r3, [r4, #16]
 800a84c:	4298      	cmp	r0, r3
 800a84e:	d802      	bhi.n	800a856 <__sfvwrite_r+0x202>
 800a850:	6962      	ldr	r2, [r4, #20]
 800a852:	4592      	cmp	sl, r2
 800a854:	d215      	bcs.n	800a882 <__sfvwrite_r+0x22e>
 800a856:	4555      	cmp	r5, sl
 800a858:	bf28      	it	cs
 800a85a:	4655      	movcs	r5, sl
 800a85c:	4649      	mov	r1, r9
 800a85e:	462a      	mov	r2, r5
 800a860:	f000 f8f0 	bl	800aa44 <memmove>
 800a864:	68a3      	ldr	r3, [r4, #8]
 800a866:	6822      	ldr	r2, [r4, #0]
 800a868:	1b5b      	subs	r3, r3, r5
 800a86a:	442a      	add	r2, r5
 800a86c:	60a3      	str	r3, [r4, #8]
 800a86e:	6022      	str	r2, [r4, #0]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d1ce      	bne.n	800a812 <__sfvwrite_r+0x1be>
 800a874:	4621      	mov	r1, r4
 800a876:	4638      	mov	r0, r7
 800a878:	f7ff fcc4 	bl	800a204 <_fflush_r>
 800a87c:	2800      	cmp	r0, #0
 800a87e:	d0c8      	beq.n	800a812 <__sfvwrite_r+0x1be>
 800a880:	e79b      	b.n	800a7ba <__sfvwrite_r+0x166>
 800a882:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800a886:	4553      	cmp	r3, sl
 800a888:	bf28      	it	cs
 800a88a:	4653      	movcs	r3, sl
 800a88c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a890:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a892:	4353      	muls	r3, r2
 800a894:	6a21      	ldr	r1, [r4, #32]
 800a896:	464a      	mov	r2, r9
 800a898:	4638      	mov	r0, r7
 800a89a:	47a8      	blx	r5
 800a89c:	1e05      	subs	r5, r0, #0
 800a89e:	dcb8      	bgt.n	800a812 <__sfvwrite_r+0x1be>
 800a8a0:	e78b      	b.n	800a7ba <__sfvwrite_r+0x166>
 800a8a2:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800a8a6:	2000      	movs	r0, #0
 800a8a8:	3608      	adds	r6, #8
 800a8aa:	e71d      	b.n	800a6e8 <__sfvwrite_r+0x94>
 800a8ac:	f10b 0901 	add.w	r9, fp, #1
 800a8b0:	e72a      	b.n	800a708 <__sfvwrite_r+0xb4>
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	db09      	blt.n	800a8ca <__sfvwrite_r+0x276>
 800a8b6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800a8b8:	4613      	mov	r3, r2
 800a8ba:	6a21      	ldr	r1, [r4, #32]
 800a8bc:	4652      	mov	r2, sl
 800a8be:	4638      	mov	r0, r7
 800a8c0:	47a8      	blx	r5
 800a8c2:	1e05      	subs	r5, r0, #0
 800a8c4:	f73f af3c 	bgt.w	800a740 <__sfvwrite_r+0xec>
 800a8c8:	e777      	b.n	800a7ba <__sfvwrite_r+0x166>
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	4651      	mov	r1, sl
 800a8ce:	9301      	str	r3, [sp, #4]
 800a8d0:	f000 f8b8 	bl	800aa44 <memmove>
 800a8d4:	9b01      	ldr	r3, [sp, #4]
 800a8d6:	68a2      	ldr	r2, [r4, #8]
 800a8d8:	461d      	mov	r5, r3
 800a8da:	1ad2      	subs	r2, r2, r3
 800a8dc:	60a2      	str	r2, [r4, #8]
 800a8de:	6822      	ldr	r2, [r4, #0]
 800a8e0:	441a      	add	r2, r3
 800a8e2:	6022      	str	r2, [r4, #0]
 800a8e4:	e72c      	b.n	800a740 <__sfvwrite_r+0xec>
 800a8e6:	2001      	movs	r0, #1
 800a8e8:	e734      	b.n	800a754 <__sfvwrite_r+0x100>
 800a8ea:	bf00      	nop
 800a8ec:	7ffffc00 	.word	0x7ffffc00

0800a8f0 <_fwalk_reent>:
 800a8f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8f4:	4680      	mov	r8, r0
 800a8f6:	4689      	mov	r9, r1
 800a8f8:	2600      	movs	r6, #0
 800a8fa:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 800a8fe:	b914      	cbnz	r4, 800a906 <_fwalk_reent+0x16>
 800a900:	4630      	mov	r0, r6
 800a902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a906:	68a5      	ldr	r5, [r4, #8]
 800a908:	6867      	ldr	r7, [r4, #4]
 800a90a:	3f01      	subs	r7, #1
 800a90c:	d501      	bpl.n	800a912 <_fwalk_reent+0x22>
 800a90e:	6824      	ldr	r4, [r4, #0]
 800a910:	e7f5      	b.n	800a8fe <_fwalk_reent+0xe>
 800a912:	89ab      	ldrh	r3, [r5, #12]
 800a914:	2b01      	cmp	r3, #1
 800a916:	d907      	bls.n	800a928 <_fwalk_reent+0x38>
 800a918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a91c:	3301      	adds	r3, #1
 800a91e:	d003      	beq.n	800a928 <_fwalk_reent+0x38>
 800a920:	4629      	mov	r1, r5
 800a922:	4640      	mov	r0, r8
 800a924:	47c8      	blx	r9
 800a926:	4306      	orrs	r6, r0
 800a928:	3568      	adds	r5, #104	; 0x68
 800a92a:	e7ee      	b.n	800a90a <_fwalk_reent+0x1a>

0800a92c <_localeconv_r>:
 800a92c:	4b04      	ldr	r3, [pc, #16]	; (800a940 <_localeconv_r+0x14>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	6a18      	ldr	r0, [r3, #32]
 800a932:	4b04      	ldr	r3, [pc, #16]	; (800a944 <_localeconv_r+0x18>)
 800a934:	2800      	cmp	r0, #0
 800a936:	bf08      	it	eq
 800a938:	4618      	moveq	r0, r3
 800a93a:	30f0      	adds	r0, #240	; 0xf0
 800a93c:	4770      	bx	lr
 800a93e:	bf00      	nop
 800a940:	20000064 	.word	0x20000064
 800a944:	20000568 	.word	0x20000568

0800a948 <__retarget_lock_init_recursive>:
 800a948:	4770      	bx	lr

0800a94a <__retarget_lock_close_recursive>:
 800a94a:	4770      	bx	lr

0800a94c <__retarget_lock_acquire_recursive>:
 800a94c:	4770      	bx	lr

0800a94e <__retarget_lock_release_recursive>:
 800a94e:	4770      	bx	lr

0800a950 <__swhatbuf_r>:
 800a950:	b570      	push	{r4, r5, r6, lr}
 800a952:	460e      	mov	r6, r1
 800a954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a958:	b090      	sub	sp, #64	; 0x40
 800a95a:	2900      	cmp	r1, #0
 800a95c:	4614      	mov	r4, r2
 800a95e:	461d      	mov	r5, r3
 800a960:	da09      	bge.n	800a976 <__swhatbuf_r+0x26>
 800a962:	2200      	movs	r2, #0
 800a964:	89b3      	ldrh	r3, [r6, #12]
 800a966:	602a      	str	r2, [r5, #0]
 800a968:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a96c:	d116      	bne.n	800a99c <__swhatbuf_r+0x4c>
 800a96e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a972:	6023      	str	r3, [r4, #0]
 800a974:	e015      	b.n	800a9a2 <__swhatbuf_r+0x52>
 800a976:	aa01      	add	r2, sp, #4
 800a978:	f000 feea 	bl	800b750 <_fstat_r>
 800a97c:	2800      	cmp	r0, #0
 800a97e:	dbf0      	blt.n	800a962 <__swhatbuf_r+0x12>
 800a980:	9a02      	ldr	r2, [sp, #8]
 800a982:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a986:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a98a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a98e:	425a      	negs	r2, r3
 800a990:	415a      	adcs	r2, r3
 800a992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a996:	602a      	str	r2, [r5, #0]
 800a998:	6023      	str	r3, [r4, #0]
 800a99a:	e002      	b.n	800a9a2 <__swhatbuf_r+0x52>
 800a99c:	2340      	movs	r3, #64	; 0x40
 800a99e:	4610      	mov	r0, r2
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	b010      	add	sp, #64	; 0x40
 800a9a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a9a8 <__smakebuf_r>:
 800a9a8:	898b      	ldrh	r3, [r1, #12]
 800a9aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9ac:	079d      	lsls	r5, r3, #30
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	d507      	bpl.n	800a9c4 <__smakebuf_r+0x1c>
 800a9b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9b8:	6023      	str	r3, [r4, #0]
 800a9ba:	6123      	str	r3, [r4, #16]
 800a9bc:	2301      	movs	r3, #1
 800a9be:	6163      	str	r3, [r4, #20]
 800a9c0:	b002      	add	sp, #8
 800a9c2:	bd70      	pop	{r4, r5, r6, pc}
 800a9c4:	ab01      	add	r3, sp, #4
 800a9c6:	466a      	mov	r2, sp
 800a9c8:	f7ff ffc2 	bl	800a950 <__swhatbuf_r>
 800a9cc:	9900      	ldr	r1, [sp, #0]
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7fc f97f 	bl	8006cd4 <_malloc_r>
 800a9d6:	b948      	cbnz	r0, 800a9ec <__smakebuf_r+0x44>
 800a9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9dc:	059a      	lsls	r2, r3, #22
 800a9de:	d4ef      	bmi.n	800a9c0 <__smakebuf_r+0x18>
 800a9e0:	f023 0303 	bic.w	r3, r3, #3
 800a9e4:	f043 0302 	orr.w	r3, r3, #2
 800a9e8:	81a3      	strh	r3, [r4, #12]
 800a9ea:	e7e3      	b.n	800a9b4 <__smakebuf_r+0xc>
 800a9ec:	4b0d      	ldr	r3, [pc, #52]	; (800aa24 <__smakebuf_r+0x7c>)
 800a9ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	6020      	str	r0, [r4, #0]
 800a9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9f8:	81a3      	strh	r3, [r4, #12]
 800a9fa:	9b00      	ldr	r3, [sp, #0]
 800a9fc:	6120      	str	r0, [r4, #16]
 800a9fe:	6163      	str	r3, [r4, #20]
 800aa00:	9b01      	ldr	r3, [sp, #4]
 800aa02:	b15b      	cbz	r3, 800aa1c <__smakebuf_r+0x74>
 800aa04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f000 feb3 	bl	800b774 <_isatty_r>
 800aa0e:	b128      	cbz	r0, 800aa1c <__smakebuf_r+0x74>
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	f023 0303 	bic.w	r3, r3, #3
 800aa16:	f043 0301 	orr.w	r3, r3, #1
 800aa1a:	81a3      	strh	r3, [r4, #12]
 800aa1c:	89a3      	ldrh	r3, [r4, #12]
 800aa1e:	431d      	orrs	r5, r3
 800aa20:	81a5      	strh	r5, [r4, #12]
 800aa22:	e7cd      	b.n	800a9c0 <__smakebuf_r+0x18>
 800aa24:	0800a27d 	.word	0x0800a27d

0800aa28 <memchr>:
 800aa28:	b510      	push	{r4, lr}
 800aa2a:	b2c9      	uxtb	r1, r1
 800aa2c:	4402      	add	r2, r0
 800aa2e:	4290      	cmp	r0, r2
 800aa30:	4603      	mov	r3, r0
 800aa32:	d101      	bne.n	800aa38 <memchr+0x10>
 800aa34:	2000      	movs	r0, #0
 800aa36:	bd10      	pop	{r4, pc}
 800aa38:	781c      	ldrb	r4, [r3, #0]
 800aa3a:	3001      	adds	r0, #1
 800aa3c:	428c      	cmp	r4, r1
 800aa3e:	d1f6      	bne.n	800aa2e <memchr+0x6>
 800aa40:	4618      	mov	r0, r3
 800aa42:	bd10      	pop	{r4, pc}

0800aa44 <memmove>:
 800aa44:	4288      	cmp	r0, r1
 800aa46:	b510      	push	{r4, lr}
 800aa48:	eb01 0302 	add.w	r3, r1, r2
 800aa4c:	d803      	bhi.n	800aa56 <memmove+0x12>
 800aa4e:	1e42      	subs	r2, r0, #1
 800aa50:	4299      	cmp	r1, r3
 800aa52:	d10c      	bne.n	800aa6e <memmove+0x2a>
 800aa54:	bd10      	pop	{r4, pc}
 800aa56:	4298      	cmp	r0, r3
 800aa58:	d2f9      	bcs.n	800aa4e <memmove+0xa>
 800aa5a:	1881      	adds	r1, r0, r2
 800aa5c:	1ad2      	subs	r2, r2, r3
 800aa5e:	42d3      	cmn	r3, r2
 800aa60:	d100      	bne.n	800aa64 <memmove+0x20>
 800aa62:	bd10      	pop	{r4, pc}
 800aa64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa68:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800aa6c:	e7f7      	b.n	800aa5e <memmove+0x1a>
 800aa6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa72:	f802 4f01 	strb.w	r4, [r2, #1]!
 800aa76:	e7eb      	b.n	800aa50 <memmove+0xc>

0800aa78 <_Balloc>:
 800aa78:	b570      	push	{r4, r5, r6, lr}
 800aa7a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	460e      	mov	r6, r1
 800aa80:	b93d      	cbnz	r5, 800aa92 <_Balloc+0x1a>
 800aa82:	2010      	movs	r0, #16
 800aa84:	f7fc f91e 	bl	8006cc4 <malloc>
 800aa88:	6260      	str	r0, [r4, #36]	; 0x24
 800aa8a:	6045      	str	r5, [r0, #4]
 800aa8c:	6085      	str	r5, [r0, #8]
 800aa8e:	6005      	str	r5, [r0, #0]
 800aa90:	60c5      	str	r5, [r0, #12]
 800aa92:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa94:	68eb      	ldr	r3, [r5, #12]
 800aa96:	b183      	cbz	r3, 800aaba <_Balloc+0x42>
 800aa98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aaa0:	b9b8      	cbnz	r0, 800aad2 <_Balloc+0x5a>
 800aaa2:	2101      	movs	r1, #1
 800aaa4:	fa01 f506 	lsl.w	r5, r1, r6
 800aaa8:	1d6a      	adds	r2, r5, #5
 800aaaa:	0092      	lsls	r2, r2, #2
 800aaac:	4620      	mov	r0, r4
 800aaae:	f000 fd3b 	bl	800b528 <_calloc_r>
 800aab2:	b160      	cbz	r0, 800aace <_Balloc+0x56>
 800aab4:	6046      	str	r6, [r0, #4]
 800aab6:	6085      	str	r5, [r0, #8]
 800aab8:	e00e      	b.n	800aad8 <_Balloc+0x60>
 800aaba:	2221      	movs	r2, #33	; 0x21
 800aabc:	2104      	movs	r1, #4
 800aabe:	4620      	mov	r0, r4
 800aac0:	f000 fd32 	bl	800b528 <_calloc_r>
 800aac4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aac6:	60e8      	str	r0, [r5, #12]
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1e4      	bne.n	800aa98 <_Balloc+0x20>
 800aace:	2000      	movs	r0, #0
 800aad0:	bd70      	pop	{r4, r5, r6, pc}
 800aad2:	6802      	ldr	r2, [r0, #0]
 800aad4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aad8:	2300      	movs	r3, #0
 800aada:	6103      	str	r3, [r0, #16]
 800aadc:	60c3      	str	r3, [r0, #12]
 800aade:	bd70      	pop	{r4, r5, r6, pc}

0800aae0 <_Bfree>:
 800aae0:	b570      	push	{r4, r5, r6, lr}
 800aae2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aae4:	4606      	mov	r6, r0
 800aae6:	460d      	mov	r5, r1
 800aae8:	b93c      	cbnz	r4, 800aafa <_Bfree+0x1a>
 800aaea:	2010      	movs	r0, #16
 800aaec:	f7fc f8ea 	bl	8006cc4 <malloc>
 800aaf0:	6270      	str	r0, [r6, #36]	; 0x24
 800aaf2:	6044      	str	r4, [r0, #4]
 800aaf4:	6084      	str	r4, [r0, #8]
 800aaf6:	6004      	str	r4, [r0, #0]
 800aaf8:	60c4      	str	r4, [r0, #12]
 800aafa:	b13d      	cbz	r5, 800ab0c <_Bfree+0x2c>
 800aafc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aafe:	686a      	ldr	r2, [r5, #4]
 800ab00:	68db      	ldr	r3, [r3, #12]
 800ab02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab06:	6029      	str	r1, [r5, #0]
 800ab08:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ab0c:	bd70      	pop	{r4, r5, r6, pc}

0800ab0e <__multadd>:
 800ab0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab12:	461f      	mov	r7, r3
 800ab14:	4606      	mov	r6, r0
 800ab16:	460c      	mov	r4, r1
 800ab18:	2300      	movs	r3, #0
 800ab1a:	690d      	ldr	r5, [r1, #16]
 800ab1c:	f101 0e14 	add.w	lr, r1, #20
 800ab20:	f8de 0000 	ldr.w	r0, [lr]
 800ab24:	3301      	adds	r3, #1
 800ab26:	b281      	uxth	r1, r0
 800ab28:	fb02 7101 	mla	r1, r2, r1, r7
 800ab2c:	0c00      	lsrs	r0, r0, #16
 800ab2e:	0c0f      	lsrs	r7, r1, #16
 800ab30:	fb02 7000 	mla	r0, r2, r0, r7
 800ab34:	b289      	uxth	r1, r1
 800ab36:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ab3a:	429d      	cmp	r5, r3
 800ab3c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ab40:	f84e 1b04 	str.w	r1, [lr], #4
 800ab44:	dcec      	bgt.n	800ab20 <__multadd+0x12>
 800ab46:	b1d7      	cbz	r7, 800ab7e <__multadd+0x70>
 800ab48:	68a3      	ldr	r3, [r4, #8]
 800ab4a:	429d      	cmp	r5, r3
 800ab4c:	db12      	blt.n	800ab74 <__multadd+0x66>
 800ab4e:	6861      	ldr	r1, [r4, #4]
 800ab50:	4630      	mov	r0, r6
 800ab52:	3101      	adds	r1, #1
 800ab54:	f7ff ff90 	bl	800aa78 <_Balloc>
 800ab58:	4680      	mov	r8, r0
 800ab5a:	6922      	ldr	r2, [r4, #16]
 800ab5c:	f104 010c 	add.w	r1, r4, #12
 800ab60:	3202      	adds	r2, #2
 800ab62:	0092      	lsls	r2, r2, #2
 800ab64:	300c      	adds	r0, #12
 800ab66:	f7fc fac1 	bl	80070ec <memcpy>
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	4630      	mov	r0, r6
 800ab6e:	f7ff ffb7 	bl	800aae0 <_Bfree>
 800ab72:	4644      	mov	r4, r8
 800ab74:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab78:	3501      	adds	r5, #1
 800ab7a:	615f      	str	r7, [r3, #20]
 800ab7c:	6125      	str	r5, [r4, #16]
 800ab7e:	4620      	mov	r0, r4
 800ab80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ab84 <__hi0bits>:
 800ab84:	0c02      	lsrs	r2, r0, #16
 800ab86:	0412      	lsls	r2, r2, #16
 800ab88:	4603      	mov	r3, r0
 800ab8a:	b9b2      	cbnz	r2, 800abba <__hi0bits+0x36>
 800ab8c:	0403      	lsls	r3, r0, #16
 800ab8e:	2010      	movs	r0, #16
 800ab90:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ab94:	bf04      	itt	eq
 800ab96:	021b      	lsleq	r3, r3, #8
 800ab98:	3008      	addeq	r0, #8
 800ab9a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ab9e:	bf04      	itt	eq
 800aba0:	011b      	lsleq	r3, r3, #4
 800aba2:	3004      	addeq	r0, #4
 800aba4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800aba8:	bf04      	itt	eq
 800abaa:	009b      	lsleq	r3, r3, #2
 800abac:	3002      	addeq	r0, #2
 800abae:	2b00      	cmp	r3, #0
 800abb0:	db06      	blt.n	800abc0 <__hi0bits+0x3c>
 800abb2:	005b      	lsls	r3, r3, #1
 800abb4:	d503      	bpl.n	800abbe <__hi0bits+0x3a>
 800abb6:	3001      	adds	r0, #1
 800abb8:	4770      	bx	lr
 800abba:	2000      	movs	r0, #0
 800abbc:	e7e8      	b.n	800ab90 <__hi0bits+0xc>
 800abbe:	2020      	movs	r0, #32
 800abc0:	4770      	bx	lr

0800abc2 <__lo0bits>:
 800abc2:	6803      	ldr	r3, [r0, #0]
 800abc4:	4601      	mov	r1, r0
 800abc6:	f013 0207 	ands.w	r2, r3, #7
 800abca:	d00b      	beq.n	800abe4 <__lo0bits+0x22>
 800abcc:	07da      	lsls	r2, r3, #31
 800abce:	d423      	bmi.n	800ac18 <__lo0bits+0x56>
 800abd0:	0798      	lsls	r0, r3, #30
 800abd2:	bf49      	itett	mi
 800abd4:	085b      	lsrmi	r3, r3, #1
 800abd6:	089b      	lsrpl	r3, r3, #2
 800abd8:	2001      	movmi	r0, #1
 800abda:	600b      	strmi	r3, [r1, #0]
 800abdc:	bf5c      	itt	pl
 800abde:	600b      	strpl	r3, [r1, #0]
 800abe0:	2002      	movpl	r0, #2
 800abe2:	4770      	bx	lr
 800abe4:	b298      	uxth	r0, r3
 800abe6:	b9a8      	cbnz	r0, 800ac14 <__lo0bits+0x52>
 800abe8:	2010      	movs	r0, #16
 800abea:	0c1b      	lsrs	r3, r3, #16
 800abec:	f013 0fff 	tst.w	r3, #255	; 0xff
 800abf0:	bf04      	itt	eq
 800abf2:	0a1b      	lsreq	r3, r3, #8
 800abf4:	3008      	addeq	r0, #8
 800abf6:	071a      	lsls	r2, r3, #28
 800abf8:	bf04      	itt	eq
 800abfa:	091b      	lsreq	r3, r3, #4
 800abfc:	3004      	addeq	r0, #4
 800abfe:	079a      	lsls	r2, r3, #30
 800ac00:	bf04      	itt	eq
 800ac02:	089b      	lsreq	r3, r3, #2
 800ac04:	3002      	addeq	r0, #2
 800ac06:	07da      	lsls	r2, r3, #31
 800ac08:	d402      	bmi.n	800ac10 <__lo0bits+0x4e>
 800ac0a:	085b      	lsrs	r3, r3, #1
 800ac0c:	d006      	beq.n	800ac1c <__lo0bits+0x5a>
 800ac0e:	3001      	adds	r0, #1
 800ac10:	600b      	str	r3, [r1, #0]
 800ac12:	4770      	bx	lr
 800ac14:	4610      	mov	r0, r2
 800ac16:	e7e9      	b.n	800abec <__lo0bits+0x2a>
 800ac18:	2000      	movs	r0, #0
 800ac1a:	4770      	bx	lr
 800ac1c:	2020      	movs	r0, #32
 800ac1e:	4770      	bx	lr

0800ac20 <__i2b>:
 800ac20:	b510      	push	{r4, lr}
 800ac22:	460c      	mov	r4, r1
 800ac24:	2101      	movs	r1, #1
 800ac26:	f7ff ff27 	bl	800aa78 <_Balloc>
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	6144      	str	r4, [r0, #20]
 800ac2e:	6102      	str	r2, [r0, #16]
 800ac30:	bd10      	pop	{r4, pc}

0800ac32 <__multiply>:
 800ac32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac36:	4614      	mov	r4, r2
 800ac38:	690a      	ldr	r2, [r1, #16]
 800ac3a:	6923      	ldr	r3, [r4, #16]
 800ac3c:	4689      	mov	r9, r1
 800ac3e:	429a      	cmp	r2, r3
 800ac40:	bfbe      	ittt	lt
 800ac42:	460b      	movlt	r3, r1
 800ac44:	46a1      	movlt	r9, r4
 800ac46:	461c      	movlt	r4, r3
 800ac48:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac4c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ac50:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800ac54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ac58:	eb07 060a 	add.w	r6, r7, sl
 800ac5c:	429e      	cmp	r6, r3
 800ac5e:	bfc8      	it	gt
 800ac60:	3101      	addgt	r1, #1
 800ac62:	f7ff ff09 	bl	800aa78 <_Balloc>
 800ac66:	f100 0514 	add.w	r5, r0, #20
 800ac6a:	462b      	mov	r3, r5
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ac72:	4543      	cmp	r3, r8
 800ac74:	d316      	bcc.n	800aca4 <__multiply+0x72>
 800ac76:	f104 0214 	add.w	r2, r4, #20
 800ac7a:	f109 0114 	add.w	r1, r9, #20
 800ac7e:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800ac82:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ac86:	9301      	str	r3, [sp, #4]
 800ac88:	9c01      	ldr	r4, [sp, #4]
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	4294      	cmp	r4, r2
 800ac8e:	d80c      	bhi.n	800acaa <__multiply+0x78>
 800ac90:	2e00      	cmp	r6, #0
 800ac92:	dd03      	ble.n	800ac9c <__multiply+0x6a>
 800ac94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d054      	beq.n	800ad46 <__multiply+0x114>
 800ac9c:	6106      	str	r6, [r0, #16]
 800ac9e:	b003      	add	sp, #12
 800aca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca4:	f843 2b04 	str.w	r2, [r3], #4
 800aca8:	e7e3      	b.n	800ac72 <__multiply+0x40>
 800acaa:	f8b3 a000 	ldrh.w	sl, [r3]
 800acae:	3204      	adds	r2, #4
 800acb0:	f1ba 0f00 	cmp.w	sl, #0
 800acb4:	d020      	beq.n	800acf8 <__multiply+0xc6>
 800acb6:	46ae      	mov	lr, r5
 800acb8:	4689      	mov	r9, r1
 800acba:	f04f 0c00 	mov.w	ip, #0
 800acbe:	f859 4b04 	ldr.w	r4, [r9], #4
 800acc2:	f8be b000 	ldrh.w	fp, [lr]
 800acc6:	b2a3      	uxth	r3, r4
 800acc8:	fb0a b303 	mla	r3, sl, r3, fp
 800accc:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800acd0:	f8de 4000 	ldr.w	r4, [lr]
 800acd4:	4463      	add	r3, ip
 800acd6:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800acda:	fb0a c40b 	mla	r4, sl, fp, ip
 800acde:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ace8:	454f      	cmp	r7, r9
 800acea:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800acee:	f84e 3b04 	str.w	r3, [lr], #4
 800acf2:	d8e4      	bhi.n	800acbe <__multiply+0x8c>
 800acf4:	f8ce c000 	str.w	ip, [lr]
 800acf8:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800acfc:	f1b9 0f00 	cmp.w	r9, #0
 800ad00:	d01f      	beq.n	800ad42 <__multiply+0x110>
 800ad02:	46ae      	mov	lr, r5
 800ad04:	468c      	mov	ip, r1
 800ad06:	f04f 0a00 	mov.w	sl, #0
 800ad0a:	682b      	ldr	r3, [r5, #0]
 800ad0c:	f8bc 4000 	ldrh.w	r4, [ip]
 800ad10:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ad14:	b29b      	uxth	r3, r3
 800ad16:	fb09 b404 	mla	r4, r9, r4, fp
 800ad1a:	44a2      	add	sl, r4
 800ad1c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800ad20:	f84e 3b04 	str.w	r3, [lr], #4
 800ad24:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad28:	f8be 4000 	ldrh.w	r4, [lr]
 800ad2c:	0c1b      	lsrs	r3, r3, #16
 800ad2e:	fb09 4303 	mla	r3, r9, r3, r4
 800ad32:	4567      	cmp	r7, ip
 800ad34:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800ad38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad3c:	d8e6      	bhi.n	800ad0c <__multiply+0xda>
 800ad3e:	f8ce 3000 	str.w	r3, [lr]
 800ad42:	3504      	adds	r5, #4
 800ad44:	e7a0      	b.n	800ac88 <__multiply+0x56>
 800ad46:	3e01      	subs	r6, #1
 800ad48:	e7a2      	b.n	800ac90 <__multiply+0x5e>
	...

0800ad4c <__pow5mult>:
 800ad4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad50:	4615      	mov	r5, r2
 800ad52:	f012 0203 	ands.w	r2, r2, #3
 800ad56:	4606      	mov	r6, r0
 800ad58:	460f      	mov	r7, r1
 800ad5a:	d007      	beq.n	800ad6c <__pow5mult+0x20>
 800ad5c:	4c21      	ldr	r4, [pc, #132]	; (800ade4 <__pow5mult+0x98>)
 800ad5e:	3a01      	subs	r2, #1
 800ad60:	2300      	movs	r3, #0
 800ad62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad66:	f7ff fed2 	bl	800ab0e <__multadd>
 800ad6a:	4607      	mov	r7, r0
 800ad6c:	10ad      	asrs	r5, r5, #2
 800ad6e:	d035      	beq.n	800addc <__pow5mult+0x90>
 800ad70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ad72:	b93c      	cbnz	r4, 800ad84 <__pow5mult+0x38>
 800ad74:	2010      	movs	r0, #16
 800ad76:	f7fb ffa5 	bl	8006cc4 <malloc>
 800ad7a:	6270      	str	r0, [r6, #36]	; 0x24
 800ad7c:	6044      	str	r4, [r0, #4]
 800ad7e:	6084      	str	r4, [r0, #8]
 800ad80:	6004      	str	r4, [r0, #0]
 800ad82:	60c4      	str	r4, [r0, #12]
 800ad84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad8c:	b94c      	cbnz	r4, 800ada2 <__pow5mult+0x56>
 800ad8e:	f240 2171 	movw	r1, #625	; 0x271
 800ad92:	4630      	mov	r0, r6
 800ad94:	f7ff ff44 	bl	800ac20 <__i2b>
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	f8c8 0008 	str.w	r0, [r8, #8]
 800ada0:	6003      	str	r3, [r0, #0]
 800ada2:	f04f 0800 	mov.w	r8, #0
 800ada6:	07eb      	lsls	r3, r5, #31
 800ada8:	d50a      	bpl.n	800adc0 <__pow5mult+0x74>
 800adaa:	4639      	mov	r1, r7
 800adac:	4622      	mov	r2, r4
 800adae:	4630      	mov	r0, r6
 800adb0:	f7ff ff3f 	bl	800ac32 <__multiply>
 800adb4:	4681      	mov	r9, r0
 800adb6:	4639      	mov	r1, r7
 800adb8:	4630      	mov	r0, r6
 800adba:	f7ff fe91 	bl	800aae0 <_Bfree>
 800adbe:	464f      	mov	r7, r9
 800adc0:	106d      	asrs	r5, r5, #1
 800adc2:	d00b      	beq.n	800addc <__pow5mult+0x90>
 800adc4:	6820      	ldr	r0, [r4, #0]
 800adc6:	b938      	cbnz	r0, 800add8 <__pow5mult+0x8c>
 800adc8:	4622      	mov	r2, r4
 800adca:	4621      	mov	r1, r4
 800adcc:	4630      	mov	r0, r6
 800adce:	f7ff ff30 	bl	800ac32 <__multiply>
 800add2:	6020      	str	r0, [r4, #0]
 800add4:	f8c0 8000 	str.w	r8, [r0]
 800add8:	4604      	mov	r4, r0
 800adda:	e7e4      	b.n	800ada6 <__pow5mult+0x5a>
 800addc:	4638      	mov	r0, r7
 800adde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ade2:	bf00      	nop
 800ade4:	0800bc70 	.word	0x0800bc70

0800ade8 <__lshift>:
 800ade8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adec:	460c      	mov	r4, r1
 800adee:	4607      	mov	r7, r0
 800adf0:	4616      	mov	r6, r2
 800adf2:	6923      	ldr	r3, [r4, #16]
 800adf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800adf8:	eb0a 0903 	add.w	r9, sl, r3
 800adfc:	6849      	ldr	r1, [r1, #4]
 800adfe:	68a3      	ldr	r3, [r4, #8]
 800ae00:	f109 0501 	add.w	r5, r9, #1
 800ae04:	42ab      	cmp	r3, r5
 800ae06:	db31      	blt.n	800ae6c <__lshift+0x84>
 800ae08:	4638      	mov	r0, r7
 800ae0a:	f7ff fe35 	bl	800aa78 <_Balloc>
 800ae0e:	2200      	movs	r2, #0
 800ae10:	4680      	mov	r8, r0
 800ae12:	4611      	mov	r1, r2
 800ae14:	f100 0314 	add.w	r3, r0, #20
 800ae18:	4552      	cmp	r2, sl
 800ae1a:	db2a      	blt.n	800ae72 <__lshift+0x8a>
 800ae1c:	6920      	ldr	r0, [r4, #16]
 800ae1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ae22:	f104 0114 	add.w	r1, r4, #20
 800ae26:	f016 021f 	ands.w	r2, r6, #31
 800ae2a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ae2e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800ae32:	d022      	beq.n	800ae7a <__lshift+0x92>
 800ae34:	2000      	movs	r0, #0
 800ae36:	f1c2 0c20 	rsb	ip, r2, #32
 800ae3a:	680e      	ldr	r6, [r1, #0]
 800ae3c:	4096      	lsls	r6, r2
 800ae3e:	4330      	orrs	r0, r6
 800ae40:	f843 0b04 	str.w	r0, [r3], #4
 800ae44:	f851 0b04 	ldr.w	r0, [r1], #4
 800ae48:	458e      	cmp	lr, r1
 800ae4a:	fa20 f00c 	lsr.w	r0, r0, ip
 800ae4e:	d8f4      	bhi.n	800ae3a <__lshift+0x52>
 800ae50:	6018      	str	r0, [r3, #0]
 800ae52:	b108      	cbz	r0, 800ae58 <__lshift+0x70>
 800ae54:	f109 0502 	add.w	r5, r9, #2
 800ae58:	3d01      	subs	r5, #1
 800ae5a:	4638      	mov	r0, r7
 800ae5c:	f8c8 5010 	str.w	r5, [r8, #16]
 800ae60:	4621      	mov	r1, r4
 800ae62:	f7ff fe3d 	bl	800aae0 <_Bfree>
 800ae66:	4640      	mov	r0, r8
 800ae68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae6c:	3101      	adds	r1, #1
 800ae6e:	005b      	lsls	r3, r3, #1
 800ae70:	e7c8      	b.n	800ae04 <__lshift+0x1c>
 800ae72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ae76:	3201      	adds	r2, #1
 800ae78:	e7ce      	b.n	800ae18 <__lshift+0x30>
 800ae7a:	3b04      	subs	r3, #4
 800ae7c:	f851 2b04 	ldr.w	r2, [r1], #4
 800ae80:	458e      	cmp	lr, r1
 800ae82:	f843 2f04 	str.w	r2, [r3, #4]!
 800ae86:	d8f9      	bhi.n	800ae7c <__lshift+0x94>
 800ae88:	e7e6      	b.n	800ae58 <__lshift+0x70>

0800ae8a <__mcmp>:
 800ae8a:	6903      	ldr	r3, [r0, #16]
 800ae8c:	690a      	ldr	r2, [r1, #16]
 800ae8e:	b530      	push	{r4, r5, lr}
 800ae90:	1a9b      	subs	r3, r3, r2
 800ae92:	d10c      	bne.n	800aeae <__mcmp+0x24>
 800ae94:	0092      	lsls	r2, r2, #2
 800ae96:	3014      	adds	r0, #20
 800ae98:	3114      	adds	r1, #20
 800ae9a:	1884      	adds	r4, r0, r2
 800ae9c:	4411      	add	r1, r2
 800ae9e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aea2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aea6:	4295      	cmp	r5, r2
 800aea8:	d003      	beq.n	800aeb2 <__mcmp+0x28>
 800aeaa:	d305      	bcc.n	800aeb8 <__mcmp+0x2e>
 800aeac:	2301      	movs	r3, #1
 800aeae:	4618      	mov	r0, r3
 800aeb0:	bd30      	pop	{r4, r5, pc}
 800aeb2:	42a0      	cmp	r0, r4
 800aeb4:	d3f3      	bcc.n	800ae9e <__mcmp+0x14>
 800aeb6:	e7fa      	b.n	800aeae <__mcmp+0x24>
 800aeb8:	f04f 33ff 	mov.w	r3, #4294967295
 800aebc:	e7f7      	b.n	800aeae <__mcmp+0x24>

0800aebe <__mdiff>:
 800aebe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aec2:	460d      	mov	r5, r1
 800aec4:	4607      	mov	r7, r0
 800aec6:	4611      	mov	r1, r2
 800aec8:	4628      	mov	r0, r5
 800aeca:	4614      	mov	r4, r2
 800aecc:	f7ff ffdd 	bl	800ae8a <__mcmp>
 800aed0:	1e06      	subs	r6, r0, #0
 800aed2:	d108      	bne.n	800aee6 <__mdiff+0x28>
 800aed4:	4631      	mov	r1, r6
 800aed6:	4638      	mov	r0, r7
 800aed8:	f7ff fdce 	bl	800aa78 <_Balloc>
 800aedc:	2301      	movs	r3, #1
 800aede:	6146      	str	r6, [r0, #20]
 800aee0:	6103      	str	r3, [r0, #16]
 800aee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aee6:	bfa4      	itt	ge
 800aee8:	4623      	movge	r3, r4
 800aeea:	462c      	movge	r4, r5
 800aeec:	4638      	mov	r0, r7
 800aeee:	6861      	ldr	r1, [r4, #4]
 800aef0:	bfa6      	itte	ge
 800aef2:	461d      	movge	r5, r3
 800aef4:	2600      	movge	r6, #0
 800aef6:	2601      	movlt	r6, #1
 800aef8:	f7ff fdbe 	bl	800aa78 <_Balloc>
 800aefc:	f04f 0c00 	mov.w	ip, #0
 800af00:	60c6      	str	r6, [r0, #12]
 800af02:	692b      	ldr	r3, [r5, #16]
 800af04:	6926      	ldr	r6, [r4, #16]
 800af06:	f104 0214 	add.w	r2, r4, #20
 800af0a:	f105 0914 	add.w	r9, r5, #20
 800af0e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800af12:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800af16:	f100 0114 	add.w	r1, r0, #20
 800af1a:	f852 ab04 	ldr.w	sl, [r2], #4
 800af1e:	f859 5b04 	ldr.w	r5, [r9], #4
 800af22:	fa1f f38a 	uxth.w	r3, sl
 800af26:	4463      	add	r3, ip
 800af28:	b2ac      	uxth	r4, r5
 800af2a:	1b1b      	subs	r3, r3, r4
 800af2c:	0c2c      	lsrs	r4, r5, #16
 800af2e:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800af32:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800af36:	b29b      	uxth	r3, r3
 800af38:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800af3c:	45c8      	cmp	r8, r9
 800af3e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800af42:	4696      	mov	lr, r2
 800af44:	f841 4b04 	str.w	r4, [r1], #4
 800af48:	d8e7      	bhi.n	800af1a <__mdiff+0x5c>
 800af4a:	45be      	cmp	lr, r7
 800af4c:	d305      	bcc.n	800af5a <__mdiff+0x9c>
 800af4e:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800af52:	b18b      	cbz	r3, 800af78 <__mdiff+0xba>
 800af54:	6106      	str	r6, [r0, #16]
 800af56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af5a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800af5e:	b2a2      	uxth	r2, r4
 800af60:	4462      	add	r2, ip
 800af62:	1413      	asrs	r3, r2, #16
 800af64:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800af68:	b292      	uxth	r2, r2
 800af6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800af6e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800af72:	f841 2b04 	str.w	r2, [r1], #4
 800af76:	e7e8      	b.n	800af4a <__mdiff+0x8c>
 800af78:	3e01      	subs	r6, #1
 800af7a:	e7e8      	b.n	800af4e <__mdiff+0x90>

0800af7c <__d2b>:
 800af7c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800af80:	461c      	mov	r4, r3
 800af82:	2101      	movs	r1, #1
 800af84:	4690      	mov	r8, r2
 800af86:	9e08      	ldr	r6, [sp, #32]
 800af88:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800af8a:	f7ff fd75 	bl	800aa78 <_Balloc>
 800af8e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800af92:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800af96:	4607      	mov	r7, r0
 800af98:	bb34      	cbnz	r4, 800afe8 <__d2b+0x6c>
 800af9a:	9201      	str	r2, [sp, #4]
 800af9c:	f1b8 0f00 	cmp.w	r8, #0
 800afa0:	d027      	beq.n	800aff2 <__d2b+0x76>
 800afa2:	a802      	add	r0, sp, #8
 800afa4:	f840 8d08 	str.w	r8, [r0, #-8]!
 800afa8:	f7ff fe0b 	bl	800abc2 <__lo0bits>
 800afac:	9900      	ldr	r1, [sp, #0]
 800afae:	b1f0      	cbz	r0, 800afee <__d2b+0x72>
 800afb0:	9a01      	ldr	r2, [sp, #4]
 800afb2:	f1c0 0320 	rsb	r3, r0, #32
 800afb6:	fa02 f303 	lsl.w	r3, r2, r3
 800afba:	430b      	orrs	r3, r1
 800afbc:	40c2      	lsrs	r2, r0
 800afbe:	617b      	str	r3, [r7, #20]
 800afc0:	9201      	str	r2, [sp, #4]
 800afc2:	9b01      	ldr	r3, [sp, #4]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	bf14      	ite	ne
 800afc8:	2102      	movne	r1, #2
 800afca:	2101      	moveq	r1, #1
 800afcc:	61bb      	str	r3, [r7, #24]
 800afce:	6139      	str	r1, [r7, #16]
 800afd0:	b1c4      	cbz	r4, 800b004 <__d2b+0x88>
 800afd2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800afd6:	4404      	add	r4, r0
 800afd8:	6034      	str	r4, [r6, #0]
 800afda:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afde:	6028      	str	r0, [r5, #0]
 800afe0:	4638      	mov	r0, r7
 800afe2:	b002      	add	sp, #8
 800afe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afe8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800afec:	e7d5      	b.n	800af9a <__d2b+0x1e>
 800afee:	6179      	str	r1, [r7, #20]
 800aff0:	e7e7      	b.n	800afc2 <__d2b+0x46>
 800aff2:	a801      	add	r0, sp, #4
 800aff4:	f7ff fde5 	bl	800abc2 <__lo0bits>
 800aff8:	2101      	movs	r1, #1
 800affa:	9b01      	ldr	r3, [sp, #4]
 800affc:	6139      	str	r1, [r7, #16]
 800affe:	617b      	str	r3, [r7, #20]
 800b000:	3020      	adds	r0, #32
 800b002:	e7e5      	b.n	800afd0 <__d2b+0x54>
 800b004:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b008:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b00c:	6030      	str	r0, [r6, #0]
 800b00e:	6918      	ldr	r0, [r3, #16]
 800b010:	f7ff fdb8 	bl	800ab84 <__hi0bits>
 800b014:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b018:	e7e1      	b.n	800afde <__d2b+0x62>
	...

0800b01c <_realloc_r>:
 800b01c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b020:	4682      	mov	sl, r0
 800b022:	460c      	mov	r4, r1
 800b024:	b929      	cbnz	r1, 800b032 <_realloc_r+0x16>
 800b026:	4611      	mov	r1, r2
 800b028:	b003      	add	sp, #12
 800b02a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02e:	f7fb be51 	b.w	8006cd4 <_malloc_r>
 800b032:	9201      	str	r2, [sp, #4]
 800b034:	f7fc f86e 	bl	8007114 <__malloc_lock>
 800b038:	9a01      	ldr	r2, [sp, #4]
 800b03a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800b03e:	f102 080b 	add.w	r8, r2, #11
 800b042:	f1b8 0f16 	cmp.w	r8, #22
 800b046:	f1a4 0908 	sub.w	r9, r4, #8
 800b04a:	f025 0603 	bic.w	r6, r5, #3
 800b04e:	d90a      	bls.n	800b066 <_realloc_r+0x4a>
 800b050:	f038 0807 	bics.w	r8, r8, #7
 800b054:	d509      	bpl.n	800b06a <_realloc_r+0x4e>
 800b056:	230c      	movs	r3, #12
 800b058:	2700      	movs	r7, #0
 800b05a:	f8ca 3000 	str.w	r3, [sl]
 800b05e:	4638      	mov	r0, r7
 800b060:	b003      	add	sp, #12
 800b062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b066:	f04f 0810 	mov.w	r8, #16
 800b06a:	4590      	cmp	r8, r2
 800b06c:	d3f3      	bcc.n	800b056 <_realloc_r+0x3a>
 800b06e:	45b0      	cmp	r8, r6
 800b070:	f340 8148 	ble.w	800b304 <_realloc_r+0x2e8>
 800b074:	4ba9      	ldr	r3, [pc, #676]	; (800b31c <_realloc_r+0x300>)
 800b076:	eb09 0106 	add.w	r1, r9, r6
 800b07a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800b07e:	469b      	mov	fp, r3
 800b080:	4571      	cmp	r1, lr
 800b082:	684b      	ldr	r3, [r1, #4]
 800b084:	d005      	beq.n	800b092 <_realloc_r+0x76>
 800b086:	f023 0001 	bic.w	r0, r3, #1
 800b08a:	4408      	add	r0, r1
 800b08c:	6840      	ldr	r0, [r0, #4]
 800b08e:	07c7      	lsls	r7, r0, #31
 800b090:	d447      	bmi.n	800b122 <_realloc_r+0x106>
 800b092:	f023 0303 	bic.w	r3, r3, #3
 800b096:	4571      	cmp	r1, lr
 800b098:	eb06 0703 	add.w	r7, r6, r3
 800b09c:	d119      	bne.n	800b0d2 <_realloc_r+0xb6>
 800b09e:	f108 0010 	add.w	r0, r8, #16
 800b0a2:	4287      	cmp	r7, r0
 800b0a4:	db3f      	blt.n	800b126 <_realloc_r+0x10a>
 800b0a6:	eba7 0708 	sub.w	r7, r7, r8
 800b0aa:	eb09 0308 	add.w	r3, r9, r8
 800b0ae:	f047 0701 	orr.w	r7, r7, #1
 800b0b2:	f8cb 3008 	str.w	r3, [fp, #8]
 800b0b6:	605f      	str	r7, [r3, #4]
 800b0b8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b0bc:	4650      	mov	r0, sl
 800b0be:	f003 0301 	and.w	r3, r3, #1
 800b0c2:	ea43 0308 	orr.w	r3, r3, r8
 800b0c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0ca:	f7fc f829 	bl	8007120 <__malloc_unlock>
 800b0ce:	4627      	mov	r7, r4
 800b0d0:	e7c5      	b.n	800b05e <_realloc_r+0x42>
 800b0d2:	45b8      	cmp	r8, r7
 800b0d4:	dc27      	bgt.n	800b126 <_realloc_r+0x10a>
 800b0d6:	68cb      	ldr	r3, [r1, #12]
 800b0d8:	688a      	ldr	r2, [r1, #8]
 800b0da:	60d3      	str	r3, [r2, #12]
 800b0dc:	609a      	str	r2, [r3, #8]
 800b0de:	eba7 0008 	sub.w	r0, r7, r8
 800b0e2:	280f      	cmp	r0, #15
 800b0e4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b0e8:	eb09 0207 	add.w	r2, r9, r7
 800b0ec:	f240 810c 	bls.w	800b308 <_realloc_r+0x2ec>
 800b0f0:	f003 0301 	and.w	r3, r3, #1
 800b0f4:	eb09 0108 	add.w	r1, r9, r8
 800b0f8:	ea43 0308 	orr.w	r3, r3, r8
 800b0fc:	f040 0001 	orr.w	r0, r0, #1
 800b100:	f8c9 3004 	str.w	r3, [r9, #4]
 800b104:	6048      	str	r0, [r1, #4]
 800b106:	6853      	ldr	r3, [r2, #4]
 800b108:	3108      	adds	r1, #8
 800b10a:	f043 0301 	orr.w	r3, r3, #1
 800b10e:	6053      	str	r3, [r2, #4]
 800b110:	4650      	mov	r0, sl
 800b112:	f7ff f9e3 	bl	800a4dc <_free_r>
 800b116:	4650      	mov	r0, sl
 800b118:	f7fc f802 	bl	8007120 <__malloc_unlock>
 800b11c:	f109 0708 	add.w	r7, r9, #8
 800b120:	e79d      	b.n	800b05e <_realloc_r+0x42>
 800b122:	2300      	movs	r3, #0
 800b124:	4619      	mov	r1, r3
 800b126:	07e8      	lsls	r0, r5, #31
 800b128:	f100 8085 	bmi.w	800b236 <_realloc_r+0x21a>
 800b12c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800b130:	eba9 0505 	sub.w	r5, r9, r5
 800b134:	6868      	ldr	r0, [r5, #4]
 800b136:	f020 0003 	bic.w	r0, r0, #3
 800b13a:	4430      	add	r0, r6
 800b13c:	2900      	cmp	r1, #0
 800b13e:	d077      	beq.n	800b230 <_realloc_r+0x214>
 800b140:	4571      	cmp	r1, lr
 800b142:	d151      	bne.n	800b1e8 <_realloc_r+0x1cc>
 800b144:	4403      	add	r3, r0
 800b146:	f108 0110 	add.w	r1, r8, #16
 800b14a:	428b      	cmp	r3, r1
 800b14c:	db70      	blt.n	800b230 <_realloc_r+0x214>
 800b14e:	462f      	mov	r7, r5
 800b150:	68ea      	ldr	r2, [r5, #12]
 800b152:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800b156:	60ca      	str	r2, [r1, #12]
 800b158:	6091      	str	r1, [r2, #8]
 800b15a:	1f32      	subs	r2, r6, #4
 800b15c:	2a24      	cmp	r2, #36	; 0x24
 800b15e:	d83c      	bhi.n	800b1da <_realloc_r+0x1be>
 800b160:	2a13      	cmp	r2, #19
 800b162:	d937      	bls.n	800b1d4 <_realloc_r+0x1b8>
 800b164:	6821      	ldr	r1, [r4, #0]
 800b166:	2a1b      	cmp	r2, #27
 800b168:	60a9      	str	r1, [r5, #8]
 800b16a:	6861      	ldr	r1, [r4, #4]
 800b16c:	60e9      	str	r1, [r5, #12]
 800b16e:	d81c      	bhi.n	800b1aa <_realloc_r+0x18e>
 800b170:	f105 0210 	add.w	r2, r5, #16
 800b174:	f104 0108 	add.w	r1, r4, #8
 800b178:	6808      	ldr	r0, [r1, #0]
 800b17a:	6010      	str	r0, [r2, #0]
 800b17c:	6848      	ldr	r0, [r1, #4]
 800b17e:	6050      	str	r0, [r2, #4]
 800b180:	6889      	ldr	r1, [r1, #8]
 800b182:	6091      	str	r1, [r2, #8]
 800b184:	eba3 0308 	sub.w	r3, r3, r8
 800b188:	eb05 0208 	add.w	r2, r5, r8
 800b18c:	f043 0301 	orr.w	r3, r3, #1
 800b190:	f8cb 2008 	str.w	r2, [fp, #8]
 800b194:	6053      	str	r3, [r2, #4]
 800b196:	686b      	ldr	r3, [r5, #4]
 800b198:	f003 0301 	and.w	r3, r3, #1
 800b19c:	ea43 0308 	orr.w	r3, r3, r8
 800b1a0:	606b      	str	r3, [r5, #4]
 800b1a2:	4650      	mov	r0, sl
 800b1a4:	f7fb ffbc 	bl	8007120 <__malloc_unlock>
 800b1a8:	e759      	b.n	800b05e <_realloc_r+0x42>
 800b1aa:	68a1      	ldr	r1, [r4, #8]
 800b1ac:	2a24      	cmp	r2, #36	; 0x24
 800b1ae:	6129      	str	r1, [r5, #16]
 800b1b0:	68e1      	ldr	r1, [r4, #12]
 800b1b2:	bf18      	it	ne
 800b1b4:	f105 0218 	addne.w	r2, r5, #24
 800b1b8:	6169      	str	r1, [r5, #20]
 800b1ba:	bf09      	itett	eq
 800b1bc:	6922      	ldreq	r2, [r4, #16]
 800b1be:	f104 0110 	addne.w	r1, r4, #16
 800b1c2:	61aa      	streq	r2, [r5, #24]
 800b1c4:	6960      	ldreq	r0, [r4, #20]
 800b1c6:	bf02      	ittt	eq
 800b1c8:	f105 0220 	addeq.w	r2, r5, #32
 800b1cc:	f104 0118 	addeq.w	r1, r4, #24
 800b1d0:	61e8      	streq	r0, [r5, #28]
 800b1d2:	e7d1      	b.n	800b178 <_realloc_r+0x15c>
 800b1d4:	463a      	mov	r2, r7
 800b1d6:	4621      	mov	r1, r4
 800b1d8:	e7ce      	b.n	800b178 <_realloc_r+0x15c>
 800b1da:	4621      	mov	r1, r4
 800b1dc:	4638      	mov	r0, r7
 800b1de:	9301      	str	r3, [sp, #4]
 800b1e0:	f7ff fc30 	bl	800aa44 <memmove>
 800b1e4:	9b01      	ldr	r3, [sp, #4]
 800b1e6:	e7cd      	b.n	800b184 <_realloc_r+0x168>
 800b1e8:	18c7      	adds	r7, r0, r3
 800b1ea:	45b8      	cmp	r8, r7
 800b1ec:	dc20      	bgt.n	800b230 <_realloc_r+0x214>
 800b1ee:	68cb      	ldr	r3, [r1, #12]
 800b1f0:	688a      	ldr	r2, [r1, #8]
 800b1f2:	60d3      	str	r3, [r2, #12]
 800b1f4:	609a      	str	r2, [r3, #8]
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	68eb      	ldr	r3, [r5, #12]
 800b1fa:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800b1fe:	60d3      	str	r3, [r2, #12]
 800b200:	609a      	str	r2, [r3, #8]
 800b202:	1f32      	subs	r2, r6, #4
 800b204:	2a24      	cmp	r2, #36	; 0x24
 800b206:	d843      	bhi.n	800b290 <_realloc_r+0x274>
 800b208:	2a13      	cmp	r2, #19
 800b20a:	d93f      	bls.n	800b28c <_realloc_r+0x270>
 800b20c:	6823      	ldr	r3, [r4, #0]
 800b20e:	2a1b      	cmp	r2, #27
 800b210:	60ab      	str	r3, [r5, #8]
 800b212:	6863      	ldr	r3, [r4, #4]
 800b214:	60eb      	str	r3, [r5, #12]
 800b216:	d824      	bhi.n	800b262 <_realloc_r+0x246>
 800b218:	f105 0010 	add.w	r0, r5, #16
 800b21c:	f104 0308 	add.w	r3, r4, #8
 800b220:	681a      	ldr	r2, [r3, #0]
 800b222:	6002      	str	r2, [r0, #0]
 800b224:	685a      	ldr	r2, [r3, #4]
 800b226:	6042      	str	r2, [r0, #4]
 800b228:	689b      	ldr	r3, [r3, #8]
 800b22a:	6083      	str	r3, [r0, #8]
 800b22c:	46a9      	mov	r9, r5
 800b22e:	e756      	b.n	800b0de <_realloc_r+0xc2>
 800b230:	4580      	cmp	r8, r0
 800b232:	4607      	mov	r7, r0
 800b234:	dddf      	ble.n	800b1f6 <_realloc_r+0x1da>
 800b236:	4611      	mov	r1, r2
 800b238:	4650      	mov	r0, sl
 800b23a:	f7fb fd4b 	bl	8006cd4 <_malloc_r>
 800b23e:	4607      	mov	r7, r0
 800b240:	2800      	cmp	r0, #0
 800b242:	d0ae      	beq.n	800b1a2 <_realloc_r+0x186>
 800b244:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b248:	f1a0 0208 	sub.w	r2, r0, #8
 800b24c:	f023 0301 	bic.w	r3, r3, #1
 800b250:	444b      	add	r3, r9
 800b252:	429a      	cmp	r2, r3
 800b254:	d120      	bne.n	800b298 <_realloc_r+0x27c>
 800b256:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b25a:	f027 0703 	bic.w	r7, r7, #3
 800b25e:	4437      	add	r7, r6
 800b260:	e73d      	b.n	800b0de <_realloc_r+0xc2>
 800b262:	68a3      	ldr	r3, [r4, #8]
 800b264:	2a24      	cmp	r2, #36	; 0x24
 800b266:	612b      	str	r3, [r5, #16]
 800b268:	68e3      	ldr	r3, [r4, #12]
 800b26a:	bf18      	it	ne
 800b26c:	f105 0018 	addne.w	r0, r5, #24
 800b270:	616b      	str	r3, [r5, #20]
 800b272:	bf09      	itett	eq
 800b274:	6923      	ldreq	r3, [r4, #16]
 800b276:	f104 0310 	addne.w	r3, r4, #16
 800b27a:	61ab      	streq	r3, [r5, #24]
 800b27c:	6962      	ldreq	r2, [r4, #20]
 800b27e:	bf02      	ittt	eq
 800b280:	f105 0020 	addeq.w	r0, r5, #32
 800b284:	f104 0318 	addeq.w	r3, r4, #24
 800b288:	61ea      	streq	r2, [r5, #28]
 800b28a:	e7c9      	b.n	800b220 <_realloc_r+0x204>
 800b28c:	4623      	mov	r3, r4
 800b28e:	e7c7      	b.n	800b220 <_realloc_r+0x204>
 800b290:	4621      	mov	r1, r4
 800b292:	f7ff fbd7 	bl	800aa44 <memmove>
 800b296:	e7c9      	b.n	800b22c <_realloc_r+0x210>
 800b298:	1f32      	subs	r2, r6, #4
 800b29a:	2a24      	cmp	r2, #36	; 0x24
 800b29c:	d82e      	bhi.n	800b2fc <_realloc_r+0x2e0>
 800b29e:	2a13      	cmp	r2, #19
 800b2a0:	d929      	bls.n	800b2f6 <_realloc_r+0x2da>
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	2a1b      	cmp	r2, #27
 800b2a6:	6003      	str	r3, [r0, #0]
 800b2a8:	6863      	ldr	r3, [r4, #4]
 800b2aa:	6043      	str	r3, [r0, #4]
 800b2ac:	d80e      	bhi.n	800b2cc <_realloc_r+0x2b0>
 800b2ae:	f100 0308 	add.w	r3, r0, #8
 800b2b2:	f104 0208 	add.w	r2, r4, #8
 800b2b6:	6811      	ldr	r1, [r2, #0]
 800b2b8:	6019      	str	r1, [r3, #0]
 800b2ba:	6851      	ldr	r1, [r2, #4]
 800b2bc:	6059      	str	r1, [r3, #4]
 800b2be:	6892      	ldr	r2, [r2, #8]
 800b2c0:	609a      	str	r2, [r3, #8]
 800b2c2:	4621      	mov	r1, r4
 800b2c4:	4650      	mov	r0, sl
 800b2c6:	f7ff f909 	bl	800a4dc <_free_r>
 800b2ca:	e76a      	b.n	800b1a2 <_realloc_r+0x186>
 800b2cc:	68a3      	ldr	r3, [r4, #8]
 800b2ce:	2a24      	cmp	r2, #36	; 0x24
 800b2d0:	6083      	str	r3, [r0, #8]
 800b2d2:	68e3      	ldr	r3, [r4, #12]
 800b2d4:	bf18      	it	ne
 800b2d6:	f104 0210 	addne.w	r2, r4, #16
 800b2da:	60c3      	str	r3, [r0, #12]
 800b2dc:	bf09      	itett	eq
 800b2de:	6923      	ldreq	r3, [r4, #16]
 800b2e0:	f100 0310 	addne.w	r3, r0, #16
 800b2e4:	6103      	streq	r3, [r0, #16]
 800b2e6:	6961      	ldreq	r1, [r4, #20]
 800b2e8:	bf02      	ittt	eq
 800b2ea:	f100 0318 	addeq.w	r3, r0, #24
 800b2ee:	f104 0218 	addeq.w	r2, r4, #24
 800b2f2:	6141      	streq	r1, [r0, #20]
 800b2f4:	e7df      	b.n	800b2b6 <_realloc_r+0x29a>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	4622      	mov	r2, r4
 800b2fa:	e7dc      	b.n	800b2b6 <_realloc_r+0x29a>
 800b2fc:	4621      	mov	r1, r4
 800b2fe:	f7ff fba1 	bl	800aa44 <memmove>
 800b302:	e7de      	b.n	800b2c2 <_realloc_r+0x2a6>
 800b304:	4637      	mov	r7, r6
 800b306:	e6ea      	b.n	800b0de <_realloc_r+0xc2>
 800b308:	f003 0301 	and.w	r3, r3, #1
 800b30c:	431f      	orrs	r7, r3
 800b30e:	f8c9 7004 	str.w	r7, [r9, #4]
 800b312:	6853      	ldr	r3, [r2, #4]
 800b314:	f043 0301 	orr.w	r3, r3, #1
 800b318:	6053      	str	r3, [r2, #4]
 800b31a:	e6fc      	b.n	800b116 <_realloc_r+0xfa>
 800b31c:	20000158 	.word	0x20000158

0800b320 <__sread>:
 800b320:	b510      	push	{r4, lr}
 800b322:	460c      	mov	r4, r1
 800b324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b328:	f000 fa66 	bl	800b7f8 <_read_r>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	bfab      	itete	ge
 800b330:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b332:	89a3      	ldrhlt	r3, [r4, #12]
 800b334:	181b      	addge	r3, r3, r0
 800b336:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b33a:	bfac      	ite	ge
 800b33c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b33e:	81a3      	strhlt	r3, [r4, #12]
 800b340:	bd10      	pop	{r4, pc}

0800b342 <__swrite>:
 800b342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b346:	461f      	mov	r7, r3
 800b348:	898b      	ldrh	r3, [r1, #12]
 800b34a:	4605      	mov	r5, r0
 800b34c:	05db      	lsls	r3, r3, #23
 800b34e:	460c      	mov	r4, r1
 800b350:	4616      	mov	r6, r2
 800b352:	d505      	bpl.n	800b360 <__swrite+0x1e>
 800b354:	2302      	movs	r3, #2
 800b356:	2200      	movs	r2, #0
 800b358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b35c:	f000 fa28 	bl	800b7b0 <_lseek_r>
 800b360:	89a3      	ldrh	r3, [r4, #12]
 800b362:	4632      	mov	r2, r6
 800b364:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b368:	81a3      	strh	r3, [r4, #12]
 800b36a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b36e:	463b      	mov	r3, r7
 800b370:	4628      	mov	r0, r5
 800b372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b376:	f000 b8c5 	b.w	800b504 <_write_r>

0800b37a <__sseek>:
 800b37a:	b510      	push	{r4, lr}
 800b37c:	460c      	mov	r4, r1
 800b37e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b382:	f000 fa15 	bl	800b7b0 <_lseek_r>
 800b386:	1c43      	adds	r3, r0, #1
 800b388:	89a3      	ldrh	r3, [r4, #12]
 800b38a:	bf15      	itete	ne
 800b38c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b38e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b392:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b396:	81a3      	strheq	r3, [r4, #12]
 800b398:	bf18      	it	ne
 800b39a:	81a3      	strhne	r3, [r4, #12]
 800b39c:	bd10      	pop	{r4, pc}

0800b39e <__sclose>:
 800b39e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3a2:	f000 b8ef 	b.w	800b584 <_close_r>

0800b3a6 <__ssprint_r>:
 800b3a6:	6893      	ldr	r3, [r2, #8]
 800b3a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ac:	4681      	mov	r9, r0
 800b3ae:	460c      	mov	r4, r1
 800b3b0:	4617      	mov	r7, r2
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d060      	beq.n	800b478 <__ssprint_r+0xd2>
 800b3b6:	f04f 0b00 	mov.w	fp, #0
 800b3ba:	465e      	mov	r6, fp
 800b3bc:	f8d2 a000 	ldr.w	sl, [r2]
 800b3c0:	b356      	cbz	r6, 800b418 <__ssprint_r+0x72>
 800b3c2:	68a3      	ldr	r3, [r4, #8]
 800b3c4:	429e      	cmp	r6, r3
 800b3c6:	d344      	bcc.n	800b452 <__ssprint_r+0xac>
 800b3c8:	89a2      	ldrh	r2, [r4, #12]
 800b3ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3ce:	d03e      	beq.n	800b44e <__ssprint_r+0xa8>
 800b3d0:	2302      	movs	r3, #2
 800b3d2:	6825      	ldr	r5, [r4, #0]
 800b3d4:	6921      	ldr	r1, [r4, #16]
 800b3d6:	eba5 0801 	sub.w	r8, r5, r1
 800b3da:	6965      	ldr	r5, [r4, #20]
 800b3dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3e0:	fb95 f5f3 	sdiv	r5, r5, r3
 800b3e4:	f108 0301 	add.w	r3, r8, #1
 800b3e8:	4433      	add	r3, r6
 800b3ea:	429d      	cmp	r5, r3
 800b3ec:	bf38      	it	cc
 800b3ee:	461d      	movcc	r5, r3
 800b3f0:	0553      	lsls	r3, r2, #21
 800b3f2:	d546      	bpl.n	800b482 <__ssprint_r+0xdc>
 800b3f4:	4629      	mov	r1, r5
 800b3f6:	4648      	mov	r0, r9
 800b3f8:	f7fb fc6c 	bl	8006cd4 <_malloc_r>
 800b3fc:	b998      	cbnz	r0, 800b426 <__ssprint_r+0x80>
 800b3fe:	230c      	movs	r3, #12
 800b400:	f8c9 3000 	str.w	r3, [r9]
 800b404:	89a3      	ldrh	r3, [r4, #12]
 800b406:	f04f 30ff 	mov.w	r0, #4294967295
 800b40a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b40e:	81a3      	strh	r3, [r4, #12]
 800b410:	2300      	movs	r3, #0
 800b412:	60bb      	str	r3, [r7, #8]
 800b414:	607b      	str	r3, [r7, #4]
 800b416:	e031      	b.n	800b47c <__ssprint_r+0xd6>
 800b418:	f8da b000 	ldr.w	fp, [sl]
 800b41c:	f8da 6004 	ldr.w	r6, [sl, #4]
 800b420:	f10a 0a08 	add.w	sl, sl, #8
 800b424:	e7cc      	b.n	800b3c0 <__ssprint_r+0x1a>
 800b426:	4642      	mov	r2, r8
 800b428:	6921      	ldr	r1, [r4, #16]
 800b42a:	9001      	str	r0, [sp, #4]
 800b42c:	f7fb fe5e 	bl	80070ec <memcpy>
 800b430:	89a2      	ldrh	r2, [r4, #12]
 800b432:	9b01      	ldr	r3, [sp, #4]
 800b434:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b438:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b43c:	81a2      	strh	r2, [r4, #12]
 800b43e:	6123      	str	r3, [r4, #16]
 800b440:	4443      	add	r3, r8
 800b442:	6023      	str	r3, [r4, #0]
 800b444:	4633      	mov	r3, r6
 800b446:	6165      	str	r5, [r4, #20]
 800b448:	eba5 0508 	sub.w	r5, r5, r8
 800b44c:	60a5      	str	r5, [r4, #8]
 800b44e:	429e      	cmp	r6, r3
 800b450:	d200      	bcs.n	800b454 <__ssprint_r+0xae>
 800b452:	4633      	mov	r3, r6
 800b454:	461a      	mov	r2, r3
 800b456:	4659      	mov	r1, fp
 800b458:	6820      	ldr	r0, [r4, #0]
 800b45a:	9301      	str	r3, [sp, #4]
 800b45c:	f7ff faf2 	bl	800aa44 <memmove>
 800b460:	68a2      	ldr	r2, [r4, #8]
 800b462:	9b01      	ldr	r3, [sp, #4]
 800b464:	1ad2      	subs	r2, r2, r3
 800b466:	60a2      	str	r2, [r4, #8]
 800b468:	6822      	ldr	r2, [r4, #0]
 800b46a:	4413      	add	r3, r2
 800b46c:	6023      	str	r3, [r4, #0]
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	1b9e      	subs	r6, r3, r6
 800b472:	60be      	str	r6, [r7, #8]
 800b474:	2e00      	cmp	r6, #0
 800b476:	d1cf      	bne.n	800b418 <__ssprint_r+0x72>
 800b478:	2000      	movs	r0, #0
 800b47a:	6078      	str	r0, [r7, #4]
 800b47c:	b003      	add	sp, #12
 800b47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b482:	462a      	mov	r2, r5
 800b484:	4648      	mov	r0, r9
 800b486:	f7ff fdc9 	bl	800b01c <_realloc_r>
 800b48a:	4603      	mov	r3, r0
 800b48c:	2800      	cmp	r0, #0
 800b48e:	d1d6      	bne.n	800b43e <__ssprint_r+0x98>
 800b490:	6921      	ldr	r1, [r4, #16]
 800b492:	4648      	mov	r0, r9
 800b494:	f7ff f822 	bl	800a4dc <_free_r>
 800b498:	e7b1      	b.n	800b3fe <__ssprint_r+0x58>

0800b49a <__sprint_r>:
 800b49a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49e:	6893      	ldr	r3, [r2, #8]
 800b4a0:	4680      	mov	r8, r0
 800b4a2:	460f      	mov	r7, r1
 800b4a4:	4614      	mov	r4, r2
 800b4a6:	b91b      	cbnz	r3, 800b4b0 <__sprint_r+0x16>
 800b4a8:	6053      	str	r3, [r2, #4]
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b4b2:	049d      	lsls	r5, r3, #18
 800b4b4:	d523      	bpl.n	800b4fe <__sprint_r+0x64>
 800b4b6:	6815      	ldr	r5, [r2, #0]
 800b4b8:	68a0      	ldr	r0, [r4, #8]
 800b4ba:	3508      	adds	r5, #8
 800b4bc:	b920      	cbnz	r0, 800b4c8 <__sprint_r+0x2e>
 800b4be:	2300      	movs	r3, #0
 800b4c0:	60a3      	str	r3, [r4, #8]
 800b4c2:	6063      	str	r3, [r4, #4]
 800b4c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c8:	f04f 0900 	mov.w	r9, #0
 800b4cc:	f855 6c04 	ldr.w	r6, [r5, #-4]
 800b4d0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 800b4d4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800b4d8:	45ca      	cmp	sl, r9
 800b4da:	dc05      	bgt.n	800b4e8 <__sprint_r+0x4e>
 800b4dc:	68a3      	ldr	r3, [r4, #8]
 800b4de:	f026 0603 	bic.w	r6, r6, #3
 800b4e2:	1b9e      	subs	r6, r3, r6
 800b4e4:	60a6      	str	r6, [r4, #8]
 800b4e6:	e7e7      	b.n	800b4b8 <__sprint_r+0x1e>
 800b4e8:	463a      	mov	r2, r7
 800b4ea:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800b4ee:	4640      	mov	r0, r8
 800b4f0:	f000 f905 	bl	800b6fe <_fputwc_r>
 800b4f4:	1c43      	adds	r3, r0, #1
 800b4f6:	d0e2      	beq.n	800b4be <__sprint_r+0x24>
 800b4f8:	f109 0901 	add.w	r9, r9, #1
 800b4fc:	e7ec      	b.n	800b4d8 <__sprint_r+0x3e>
 800b4fe:	f7ff f8a9 	bl	800a654 <__sfvwrite_r>
 800b502:	e7dc      	b.n	800b4be <__sprint_r+0x24>

0800b504 <_write_r>:
 800b504:	b538      	push	{r3, r4, r5, lr}
 800b506:	4605      	mov	r5, r0
 800b508:	4608      	mov	r0, r1
 800b50a:	4611      	mov	r1, r2
 800b50c:	2200      	movs	r2, #0
 800b50e:	4c05      	ldr	r4, [pc, #20]	; (800b524 <_write_r+0x20>)
 800b510:	6022      	str	r2, [r4, #0]
 800b512:	461a      	mov	r2, r3
 800b514:	f7fb fb07 	bl	8006b26 <_write>
 800b518:	1c43      	adds	r3, r0, #1
 800b51a:	d102      	bne.n	800b522 <_write_r+0x1e>
 800b51c:	6823      	ldr	r3, [r4, #0]
 800b51e:	b103      	cbz	r3, 800b522 <_write_r+0x1e>
 800b520:	602b      	str	r3, [r5, #0]
 800b522:	bd38      	pop	{r3, r4, r5, pc}
 800b524:	2000108c 	.word	0x2000108c

0800b528 <_calloc_r>:
 800b528:	b510      	push	{r4, lr}
 800b52a:	4351      	muls	r1, r2
 800b52c:	f7fb fbd2 	bl	8006cd4 <_malloc_r>
 800b530:	4604      	mov	r4, r0
 800b532:	b198      	cbz	r0, 800b55c <_calloc_r+0x34>
 800b534:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b538:	f022 0203 	bic.w	r2, r2, #3
 800b53c:	3a04      	subs	r2, #4
 800b53e:	2a24      	cmp	r2, #36	; 0x24
 800b540:	d81b      	bhi.n	800b57a <_calloc_r+0x52>
 800b542:	2a13      	cmp	r2, #19
 800b544:	d917      	bls.n	800b576 <_calloc_r+0x4e>
 800b546:	2100      	movs	r1, #0
 800b548:	2a1b      	cmp	r2, #27
 800b54a:	6001      	str	r1, [r0, #0]
 800b54c:	6041      	str	r1, [r0, #4]
 800b54e:	d807      	bhi.n	800b560 <_calloc_r+0x38>
 800b550:	f100 0308 	add.w	r3, r0, #8
 800b554:	2200      	movs	r2, #0
 800b556:	601a      	str	r2, [r3, #0]
 800b558:	605a      	str	r2, [r3, #4]
 800b55a:	609a      	str	r2, [r3, #8]
 800b55c:	4620      	mov	r0, r4
 800b55e:	bd10      	pop	{r4, pc}
 800b560:	2a24      	cmp	r2, #36	; 0x24
 800b562:	6081      	str	r1, [r0, #8]
 800b564:	60c1      	str	r1, [r0, #12]
 800b566:	bf11      	iteee	ne
 800b568:	f100 0310 	addne.w	r3, r0, #16
 800b56c:	6101      	streq	r1, [r0, #16]
 800b56e:	f100 0318 	addeq.w	r3, r0, #24
 800b572:	6141      	streq	r1, [r0, #20]
 800b574:	e7ee      	b.n	800b554 <_calloc_r+0x2c>
 800b576:	4603      	mov	r3, r0
 800b578:	e7ec      	b.n	800b554 <_calloc_r+0x2c>
 800b57a:	2100      	movs	r1, #0
 800b57c:	f7fb fdc1 	bl	8007102 <memset>
 800b580:	e7ec      	b.n	800b55c <_calloc_r+0x34>
	...

0800b584 <_close_r>:
 800b584:	b538      	push	{r3, r4, r5, lr}
 800b586:	2300      	movs	r3, #0
 800b588:	4c05      	ldr	r4, [pc, #20]	; (800b5a0 <_close_r+0x1c>)
 800b58a:	4605      	mov	r5, r0
 800b58c:	4608      	mov	r0, r1
 800b58e:	6023      	str	r3, [r4, #0]
 800b590:	f7fb fb12 	bl	8006bb8 <_close>
 800b594:	1c43      	adds	r3, r0, #1
 800b596:	d102      	bne.n	800b59e <_close_r+0x1a>
 800b598:	6823      	ldr	r3, [r4, #0]
 800b59a:	b103      	cbz	r3, 800b59e <_close_r+0x1a>
 800b59c:	602b      	str	r3, [r5, #0]
 800b59e:	bd38      	pop	{r3, r4, r5, pc}
 800b5a0:	2000108c 	.word	0x2000108c

0800b5a4 <_fclose_r>:
 800b5a4:	b570      	push	{r4, r5, r6, lr}
 800b5a6:	4605      	mov	r5, r0
 800b5a8:	460c      	mov	r4, r1
 800b5aa:	b911      	cbnz	r1, 800b5b2 <_fclose_r+0xe>
 800b5ac:	2600      	movs	r6, #0
 800b5ae:	4630      	mov	r0, r6
 800b5b0:	bd70      	pop	{r4, r5, r6, pc}
 800b5b2:	b118      	cbz	r0, 800b5bc <_fclose_r+0x18>
 800b5b4:	6983      	ldr	r3, [r0, #24]
 800b5b6:	b90b      	cbnz	r3, 800b5bc <_fclose_r+0x18>
 800b5b8:	f7fe feb8 	bl	800a32c <__sinit>
 800b5bc:	4b2c      	ldr	r3, [pc, #176]	; (800b670 <_fclose_r+0xcc>)
 800b5be:	429c      	cmp	r4, r3
 800b5c0:	d114      	bne.n	800b5ec <_fclose_r+0x48>
 800b5c2:	686c      	ldr	r4, [r5, #4]
 800b5c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b5c6:	07d8      	lsls	r0, r3, #31
 800b5c8:	d405      	bmi.n	800b5d6 <_fclose_r+0x32>
 800b5ca:	89a3      	ldrh	r3, [r4, #12]
 800b5cc:	0599      	lsls	r1, r3, #22
 800b5ce:	d402      	bmi.n	800b5d6 <_fclose_r+0x32>
 800b5d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5d2:	f7ff f9bb 	bl	800a94c <__retarget_lock_acquire_recursive>
 800b5d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5da:	b98b      	cbnz	r3, 800b600 <_fclose_r+0x5c>
 800b5dc:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800b5de:	f016 0601 	ands.w	r6, r6, #1
 800b5e2:	d1e3      	bne.n	800b5ac <_fclose_r+0x8>
 800b5e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5e6:	f7ff f9b2 	bl	800a94e <__retarget_lock_release_recursive>
 800b5ea:	e7e0      	b.n	800b5ae <_fclose_r+0xa>
 800b5ec:	4b21      	ldr	r3, [pc, #132]	; (800b674 <_fclose_r+0xd0>)
 800b5ee:	429c      	cmp	r4, r3
 800b5f0:	d101      	bne.n	800b5f6 <_fclose_r+0x52>
 800b5f2:	68ac      	ldr	r4, [r5, #8]
 800b5f4:	e7e6      	b.n	800b5c4 <_fclose_r+0x20>
 800b5f6:	4b20      	ldr	r3, [pc, #128]	; (800b678 <_fclose_r+0xd4>)
 800b5f8:	429c      	cmp	r4, r3
 800b5fa:	bf08      	it	eq
 800b5fc:	68ec      	ldreq	r4, [r5, #12]
 800b5fe:	e7e1      	b.n	800b5c4 <_fclose_r+0x20>
 800b600:	4621      	mov	r1, r4
 800b602:	4628      	mov	r0, r5
 800b604:	f7fe fd6c 	bl	800a0e0 <__sflush_r>
 800b608:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b60a:	4606      	mov	r6, r0
 800b60c:	b133      	cbz	r3, 800b61c <_fclose_r+0x78>
 800b60e:	6a21      	ldr	r1, [r4, #32]
 800b610:	4628      	mov	r0, r5
 800b612:	4798      	blx	r3
 800b614:	2800      	cmp	r0, #0
 800b616:	bfb8      	it	lt
 800b618:	f04f 36ff 	movlt.w	r6, #4294967295
 800b61c:	89a3      	ldrh	r3, [r4, #12]
 800b61e:	061a      	lsls	r2, r3, #24
 800b620:	d503      	bpl.n	800b62a <_fclose_r+0x86>
 800b622:	6921      	ldr	r1, [r4, #16]
 800b624:	4628      	mov	r0, r5
 800b626:	f7fe ff59 	bl	800a4dc <_free_r>
 800b62a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b62c:	b141      	cbz	r1, 800b640 <_fclose_r+0x9c>
 800b62e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b632:	4299      	cmp	r1, r3
 800b634:	d002      	beq.n	800b63c <_fclose_r+0x98>
 800b636:	4628      	mov	r0, r5
 800b638:	f7fe ff50 	bl	800a4dc <_free_r>
 800b63c:	2300      	movs	r3, #0
 800b63e:	6363      	str	r3, [r4, #52]	; 0x34
 800b640:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b642:	b121      	cbz	r1, 800b64e <_fclose_r+0xaa>
 800b644:	4628      	mov	r0, r5
 800b646:	f7fe ff49 	bl	800a4dc <_free_r>
 800b64a:	2300      	movs	r3, #0
 800b64c:	64a3      	str	r3, [r4, #72]	; 0x48
 800b64e:	f7fe fe55 	bl	800a2fc <__sfp_lock_acquire>
 800b652:	2300      	movs	r3, #0
 800b654:	81a3      	strh	r3, [r4, #12]
 800b656:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b658:	07db      	lsls	r3, r3, #31
 800b65a:	d402      	bmi.n	800b662 <_fclose_r+0xbe>
 800b65c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b65e:	f7ff f976 	bl	800a94e <__retarget_lock_release_recursive>
 800b662:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b664:	f7ff f971 	bl	800a94a <__retarget_lock_close_recursive>
 800b668:	f7fe fe4e 	bl	800a308 <__sfp_lock_release>
 800b66c:	e79f      	b.n	800b5ae <_fclose_r+0xa>
 800b66e:	bf00      	nop
 800b670:	0800bb3c 	.word	0x0800bb3c
 800b674:	0800bb5c 	.word	0x0800bb5c
 800b678:	0800bb1c 	.word	0x0800bb1c

0800b67c <__fputwc>:
 800b67c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b680:	4680      	mov	r8, r0
 800b682:	460e      	mov	r6, r1
 800b684:	4614      	mov	r4, r2
 800b686:	f000 f885 	bl	800b794 <__locale_mb_cur_max>
 800b68a:	2801      	cmp	r0, #1
 800b68c:	d11c      	bne.n	800b6c8 <__fputwc+0x4c>
 800b68e:	1e73      	subs	r3, r6, #1
 800b690:	2bfe      	cmp	r3, #254	; 0xfe
 800b692:	d819      	bhi.n	800b6c8 <__fputwc+0x4c>
 800b694:	4605      	mov	r5, r0
 800b696:	f88d 6004 	strb.w	r6, [sp, #4]
 800b69a:	2700      	movs	r7, #0
 800b69c:	f10d 0904 	add.w	r9, sp, #4
 800b6a0:	42af      	cmp	r7, r5
 800b6a2:	d020      	beq.n	800b6e6 <__fputwc+0x6a>
 800b6a4:	68a3      	ldr	r3, [r4, #8]
 800b6a6:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b6aa:	3b01      	subs	r3, #1
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	60a3      	str	r3, [r4, #8]
 800b6b0:	da04      	bge.n	800b6bc <__fputwc+0x40>
 800b6b2:	69a2      	ldr	r2, [r4, #24]
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	db1a      	blt.n	800b6ee <__fputwc+0x72>
 800b6b8:	290a      	cmp	r1, #10
 800b6ba:	d018      	beq.n	800b6ee <__fputwc+0x72>
 800b6bc:	6823      	ldr	r3, [r4, #0]
 800b6be:	1c5a      	adds	r2, r3, #1
 800b6c0:	6022      	str	r2, [r4, #0]
 800b6c2:	7019      	strb	r1, [r3, #0]
 800b6c4:	3701      	adds	r7, #1
 800b6c6:	e7eb      	b.n	800b6a0 <__fputwc+0x24>
 800b6c8:	4632      	mov	r2, r6
 800b6ca:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800b6ce:	a901      	add	r1, sp, #4
 800b6d0:	4640      	mov	r0, r8
 800b6d2:	f000 f901 	bl	800b8d8 <_wcrtomb_r>
 800b6d6:	1c42      	adds	r2, r0, #1
 800b6d8:	4605      	mov	r5, r0
 800b6da:	d1de      	bne.n	800b69a <__fputwc+0x1e>
 800b6dc:	4606      	mov	r6, r0
 800b6de:	89a3      	ldrh	r3, [r4, #12]
 800b6e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6e4:	81a3      	strh	r3, [r4, #12]
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	b003      	add	sp, #12
 800b6ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6ee:	4622      	mov	r2, r4
 800b6f0:	4640      	mov	r0, r8
 800b6f2:	f000 f893 	bl	800b81c <__swbuf_r>
 800b6f6:	1c43      	adds	r3, r0, #1
 800b6f8:	d1e4      	bne.n	800b6c4 <__fputwc+0x48>
 800b6fa:	4606      	mov	r6, r0
 800b6fc:	e7f3      	b.n	800b6e6 <__fputwc+0x6a>

0800b6fe <_fputwc_r>:
 800b6fe:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b700:	b570      	push	{r4, r5, r6, lr}
 800b702:	07db      	lsls	r3, r3, #31
 800b704:	4605      	mov	r5, r0
 800b706:	460e      	mov	r6, r1
 800b708:	4614      	mov	r4, r2
 800b70a:	d405      	bmi.n	800b718 <_fputwc_r+0x1a>
 800b70c:	8993      	ldrh	r3, [r2, #12]
 800b70e:	0598      	lsls	r0, r3, #22
 800b710:	d402      	bmi.n	800b718 <_fputwc_r+0x1a>
 800b712:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b714:	f7ff f91a 	bl	800a94c <__retarget_lock_acquire_recursive>
 800b718:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b71c:	0499      	lsls	r1, r3, #18
 800b71e:	d406      	bmi.n	800b72e <_fputwc_r+0x30>
 800b720:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b724:	81a3      	strh	r3, [r4, #12]
 800b726:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b728:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b72c:	6663      	str	r3, [r4, #100]	; 0x64
 800b72e:	4622      	mov	r2, r4
 800b730:	4628      	mov	r0, r5
 800b732:	4631      	mov	r1, r6
 800b734:	f7ff ffa2 	bl	800b67c <__fputwc>
 800b738:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b73a:	4605      	mov	r5, r0
 800b73c:	07da      	lsls	r2, r3, #31
 800b73e:	d405      	bmi.n	800b74c <_fputwc_r+0x4e>
 800b740:	89a3      	ldrh	r3, [r4, #12]
 800b742:	059b      	lsls	r3, r3, #22
 800b744:	d402      	bmi.n	800b74c <_fputwc_r+0x4e>
 800b746:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b748:	f7ff f901 	bl	800a94e <__retarget_lock_release_recursive>
 800b74c:	4628      	mov	r0, r5
 800b74e:	bd70      	pop	{r4, r5, r6, pc}

0800b750 <_fstat_r>:
 800b750:	b538      	push	{r3, r4, r5, lr}
 800b752:	2300      	movs	r3, #0
 800b754:	4c06      	ldr	r4, [pc, #24]	; (800b770 <_fstat_r+0x20>)
 800b756:	4605      	mov	r5, r0
 800b758:	4608      	mov	r0, r1
 800b75a:	4611      	mov	r1, r2
 800b75c:	6023      	str	r3, [r4, #0]
 800b75e:	f7fb fa36 	bl	8006bce <_fstat>
 800b762:	1c43      	adds	r3, r0, #1
 800b764:	d102      	bne.n	800b76c <_fstat_r+0x1c>
 800b766:	6823      	ldr	r3, [r4, #0]
 800b768:	b103      	cbz	r3, 800b76c <_fstat_r+0x1c>
 800b76a:	602b      	str	r3, [r5, #0]
 800b76c:	bd38      	pop	{r3, r4, r5, pc}
 800b76e:	bf00      	nop
 800b770:	2000108c 	.word	0x2000108c

0800b774 <_isatty_r>:
 800b774:	b538      	push	{r3, r4, r5, lr}
 800b776:	2300      	movs	r3, #0
 800b778:	4c05      	ldr	r4, [pc, #20]	; (800b790 <_isatty_r+0x1c>)
 800b77a:	4605      	mov	r5, r0
 800b77c:	4608      	mov	r0, r1
 800b77e:	6023      	str	r3, [r4, #0]
 800b780:	f7fb fa34 	bl	8006bec <_isatty>
 800b784:	1c43      	adds	r3, r0, #1
 800b786:	d102      	bne.n	800b78e <_isatty_r+0x1a>
 800b788:	6823      	ldr	r3, [r4, #0]
 800b78a:	b103      	cbz	r3, 800b78e <_isatty_r+0x1a>
 800b78c:	602b      	str	r3, [r5, #0]
 800b78e:	bd38      	pop	{r3, r4, r5, pc}
 800b790:	2000108c 	.word	0x2000108c

0800b794 <__locale_mb_cur_max>:
 800b794:	4b04      	ldr	r3, [pc, #16]	; (800b7a8 <__locale_mb_cur_max+0x14>)
 800b796:	4a05      	ldr	r2, [pc, #20]	; (800b7ac <__locale_mb_cur_max+0x18>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	6a1b      	ldr	r3, [r3, #32]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	bf08      	it	eq
 800b7a0:	4613      	moveq	r3, r2
 800b7a2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b7a6:	4770      	bx	lr
 800b7a8:	20000064 	.word	0x20000064
 800b7ac:	20000568 	.word	0x20000568

0800b7b0 <_lseek_r>:
 800b7b0:	b538      	push	{r3, r4, r5, lr}
 800b7b2:	4605      	mov	r5, r0
 800b7b4:	4608      	mov	r0, r1
 800b7b6:	4611      	mov	r1, r2
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	4c05      	ldr	r4, [pc, #20]	; (800b7d0 <_lseek_r+0x20>)
 800b7bc:	6022      	str	r2, [r4, #0]
 800b7be:	461a      	mov	r2, r3
 800b7c0:	f7fb fa1e 	bl	8006c00 <_lseek>
 800b7c4:	1c43      	adds	r3, r0, #1
 800b7c6:	d102      	bne.n	800b7ce <_lseek_r+0x1e>
 800b7c8:	6823      	ldr	r3, [r4, #0]
 800b7ca:	b103      	cbz	r3, 800b7ce <_lseek_r+0x1e>
 800b7cc:	602b      	str	r3, [r5, #0]
 800b7ce:	bd38      	pop	{r3, r4, r5, pc}
 800b7d0:	2000108c 	.word	0x2000108c

0800b7d4 <__ascii_mbtowc>:
 800b7d4:	b082      	sub	sp, #8
 800b7d6:	b901      	cbnz	r1, 800b7da <__ascii_mbtowc+0x6>
 800b7d8:	a901      	add	r1, sp, #4
 800b7da:	b142      	cbz	r2, 800b7ee <__ascii_mbtowc+0x1a>
 800b7dc:	b14b      	cbz	r3, 800b7f2 <__ascii_mbtowc+0x1e>
 800b7de:	7813      	ldrb	r3, [r2, #0]
 800b7e0:	600b      	str	r3, [r1, #0]
 800b7e2:	7812      	ldrb	r2, [r2, #0]
 800b7e4:	1c10      	adds	r0, r2, #0
 800b7e6:	bf18      	it	ne
 800b7e8:	2001      	movne	r0, #1
 800b7ea:	b002      	add	sp, #8
 800b7ec:	4770      	bx	lr
 800b7ee:	4610      	mov	r0, r2
 800b7f0:	e7fb      	b.n	800b7ea <__ascii_mbtowc+0x16>
 800b7f2:	f06f 0001 	mvn.w	r0, #1
 800b7f6:	e7f8      	b.n	800b7ea <__ascii_mbtowc+0x16>

0800b7f8 <_read_r>:
 800b7f8:	b538      	push	{r3, r4, r5, lr}
 800b7fa:	4605      	mov	r5, r0
 800b7fc:	4608      	mov	r0, r1
 800b7fe:	4611      	mov	r1, r2
 800b800:	2200      	movs	r2, #0
 800b802:	4c05      	ldr	r4, [pc, #20]	; (800b818 <_read_r+0x20>)
 800b804:	6022      	str	r2, [r4, #0]
 800b806:	461a      	mov	r2, r3
 800b808:	f7fb f970 	bl	8006aec <_read>
 800b80c:	1c43      	adds	r3, r0, #1
 800b80e:	d102      	bne.n	800b816 <_read_r+0x1e>
 800b810:	6823      	ldr	r3, [r4, #0]
 800b812:	b103      	cbz	r3, 800b816 <_read_r+0x1e>
 800b814:	602b      	str	r3, [r5, #0]
 800b816:	bd38      	pop	{r3, r4, r5, pc}
 800b818:	2000108c 	.word	0x2000108c

0800b81c <__swbuf_r>:
 800b81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b81e:	460e      	mov	r6, r1
 800b820:	4614      	mov	r4, r2
 800b822:	4605      	mov	r5, r0
 800b824:	b118      	cbz	r0, 800b82e <__swbuf_r+0x12>
 800b826:	6983      	ldr	r3, [r0, #24]
 800b828:	b90b      	cbnz	r3, 800b82e <__swbuf_r+0x12>
 800b82a:	f7fe fd7f 	bl	800a32c <__sinit>
 800b82e:	4b27      	ldr	r3, [pc, #156]	; (800b8cc <__swbuf_r+0xb0>)
 800b830:	429c      	cmp	r4, r3
 800b832:	d12f      	bne.n	800b894 <__swbuf_r+0x78>
 800b834:	686c      	ldr	r4, [r5, #4]
 800b836:	69a3      	ldr	r3, [r4, #24]
 800b838:	60a3      	str	r3, [r4, #8]
 800b83a:	89a3      	ldrh	r3, [r4, #12]
 800b83c:	0719      	lsls	r1, r3, #28
 800b83e:	d533      	bpl.n	800b8a8 <__swbuf_r+0x8c>
 800b840:	6923      	ldr	r3, [r4, #16]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d030      	beq.n	800b8a8 <__swbuf_r+0x8c>
 800b846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b84a:	b2f6      	uxtb	r6, r6
 800b84c:	049a      	lsls	r2, r3, #18
 800b84e:	4637      	mov	r7, r6
 800b850:	d534      	bpl.n	800b8bc <__swbuf_r+0xa0>
 800b852:	6923      	ldr	r3, [r4, #16]
 800b854:	6820      	ldr	r0, [r4, #0]
 800b856:	1ac0      	subs	r0, r0, r3
 800b858:	6963      	ldr	r3, [r4, #20]
 800b85a:	4298      	cmp	r0, r3
 800b85c:	db04      	blt.n	800b868 <__swbuf_r+0x4c>
 800b85e:	4621      	mov	r1, r4
 800b860:	4628      	mov	r0, r5
 800b862:	f7fe fccf 	bl	800a204 <_fflush_r>
 800b866:	bb28      	cbnz	r0, 800b8b4 <__swbuf_r+0x98>
 800b868:	68a3      	ldr	r3, [r4, #8]
 800b86a:	3001      	adds	r0, #1
 800b86c:	3b01      	subs	r3, #1
 800b86e:	60a3      	str	r3, [r4, #8]
 800b870:	6823      	ldr	r3, [r4, #0]
 800b872:	1c5a      	adds	r2, r3, #1
 800b874:	6022      	str	r2, [r4, #0]
 800b876:	701e      	strb	r6, [r3, #0]
 800b878:	6963      	ldr	r3, [r4, #20]
 800b87a:	4298      	cmp	r0, r3
 800b87c:	d004      	beq.n	800b888 <__swbuf_r+0x6c>
 800b87e:	89a3      	ldrh	r3, [r4, #12]
 800b880:	07db      	lsls	r3, r3, #31
 800b882:	d519      	bpl.n	800b8b8 <__swbuf_r+0x9c>
 800b884:	2e0a      	cmp	r6, #10
 800b886:	d117      	bne.n	800b8b8 <__swbuf_r+0x9c>
 800b888:	4621      	mov	r1, r4
 800b88a:	4628      	mov	r0, r5
 800b88c:	f7fe fcba 	bl	800a204 <_fflush_r>
 800b890:	b190      	cbz	r0, 800b8b8 <__swbuf_r+0x9c>
 800b892:	e00f      	b.n	800b8b4 <__swbuf_r+0x98>
 800b894:	4b0e      	ldr	r3, [pc, #56]	; (800b8d0 <__swbuf_r+0xb4>)
 800b896:	429c      	cmp	r4, r3
 800b898:	d101      	bne.n	800b89e <__swbuf_r+0x82>
 800b89a:	68ac      	ldr	r4, [r5, #8]
 800b89c:	e7cb      	b.n	800b836 <__swbuf_r+0x1a>
 800b89e:	4b0d      	ldr	r3, [pc, #52]	; (800b8d4 <__swbuf_r+0xb8>)
 800b8a0:	429c      	cmp	r4, r3
 800b8a2:	bf08      	it	eq
 800b8a4:	68ec      	ldreq	r4, [r5, #12]
 800b8a6:	e7c6      	b.n	800b836 <__swbuf_r+0x1a>
 800b8a8:	4621      	mov	r1, r4
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	f7fd fd48 	bl	8009340 <__swsetup_r>
 800b8b0:	2800      	cmp	r0, #0
 800b8b2:	d0c8      	beq.n	800b846 <__swbuf_r+0x2a>
 800b8b4:	f04f 37ff 	mov.w	r7, #4294967295
 800b8b8:	4638      	mov	r0, r7
 800b8ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8bc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b8c0:	81a3      	strh	r3, [r4, #12]
 800b8c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b8c8:	6663      	str	r3, [r4, #100]	; 0x64
 800b8ca:	e7c2      	b.n	800b852 <__swbuf_r+0x36>
 800b8cc:	0800bb3c 	.word	0x0800bb3c
 800b8d0:	0800bb5c 	.word	0x0800bb5c
 800b8d4:	0800bb1c 	.word	0x0800bb1c

0800b8d8 <_wcrtomb_r>:
 800b8d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8da:	4605      	mov	r5, r0
 800b8dc:	b085      	sub	sp, #20
 800b8de:	461e      	mov	r6, r3
 800b8e0:	460f      	mov	r7, r1
 800b8e2:	4c0f      	ldr	r4, [pc, #60]	; (800b920 <_wcrtomb_r+0x48>)
 800b8e4:	b991      	cbnz	r1, 800b90c <_wcrtomb_r+0x34>
 800b8e6:	6822      	ldr	r2, [r4, #0]
 800b8e8:	490e      	ldr	r1, [pc, #56]	; (800b924 <_wcrtomb_r+0x4c>)
 800b8ea:	6a12      	ldr	r2, [r2, #32]
 800b8ec:	2a00      	cmp	r2, #0
 800b8ee:	bf08      	it	eq
 800b8f0:	460a      	moveq	r2, r1
 800b8f2:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 800b8f6:	463a      	mov	r2, r7
 800b8f8:	a901      	add	r1, sp, #4
 800b8fa:	47a0      	blx	r4
 800b8fc:	1c43      	adds	r3, r0, #1
 800b8fe:	bf01      	itttt	eq
 800b900:	2300      	moveq	r3, #0
 800b902:	6033      	streq	r3, [r6, #0]
 800b904:	238a      	moveq	r3, #138	; 0x8a
 800b906:	602b      	streq	r3, [r5, #0]
 800b908:	b005      	add	sp, #20
 800b90a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b90c:	6824      	ldr	r4, [r4, #0]
 800b90e:	4f05      	ldr	r7, [pc, #20]	; (800b924 <_wcrtomb_r+0x4c>)
 800b910:	6a24      	ldr	r4, [r4, #32]
 800b912:	2c00      	cmp	r4, #0
 800b914:	bf08      	it	eq
 800b916:	463c      	moveq	r4, r7
 800b918:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800b91c:	e7ed      	b.n	800b8fa <_wcrtomb_r+0x22>
 800b91e:	bf00      	nop
 800b920:	20000064 	.word	0x20000064
 800b924:	20000568 	.word	0x20000568

0800b928 <__ascii_wctomb>:
 800b928:	b149      	cbz	r1, 800b93e <__ascii_wctomb+0x16>
 800b92a:	2aff      	cmp	r2, #255	; 0xff
 800b92c:	bf8b      	itete	hi
 800b92e:	238a      	movhi	r3, #138	; 0x8a
 800b930:	700a      	strbls	r2, [r1, #0]
 800b932:	6003      	strhi	r3, [r0, #0]
 800b934:	2001      	movls	r0, #1
 800b936:	bf88      	it	hi
 800b938:	f04f 30ff 	movhi.w	r0, #4294967295
 800b93c:	4770      	bx	lr
 800b93e:	4608      	mov	r0, r1
 800b940:	4770      	bx	lr
	...

0800b944 <_init>:
 800b944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b946:	bf00      	nop
 800b948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b94a:	bc08      	pop	{r3}
 800b94c:	469e      	mov	lr, r3
 800b94e:	4770      	bx	lr

0800b950 <_fini>:
 800b950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b952:	bf00      	nop
 800b954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b956:	bc08      	pop	{r3}
 800b958:	469e      	mov	lr, r3
 800b95a:	4770      	bx	lr
