write_verilog -exclude {empty_modules feedthrough_cells physical_only_cells} CHIP_pr.v
write_sdf CHIP_pr.sdf
