{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 27 17:27:32 2015 " "Info: Processing started: Fri Feb 27 17:27:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab2_Quartus_Comparator -c Lab2_Quartus_Comparator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2_Quartus_Comparator -c Lab2_Quartus_Comparator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[5\] output 13.302 ns Longest " "Info: Longest tpd from source pin \"b\[5\]\" to destination pin \"output\" is 13.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns b\[5\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'b\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[5] } "NODE_NAME" } } { "8bit_comparator.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab2 Comparator on Quartus/8bit_comparator.bdf" { { 104 24 192 120 "b\[7..0\]" "" } { 112 240 256 208 "b\[0\]" "" } { 112 440 456 208 "b\[1\]" "" } { 112 632 648 208 "b\[2\]" "" } { 112 808 824 208 "b\[3\]" "" } { 112 200 216 352 "b\[4\]" "" } { 112 616 632 352 "b\[7\]" "" } { 112 424 436 352 "b\[5\]" "" } { 96 256 432 112 "b\[7..0\]" "" } { 112 808 820 352 "b\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.179 ns) + CELL(0.275 ns) 7.286 ns inst9~1 2 COMB LCCOMB_X32_Y16_N2 1 " "Info: 2: + IC(6.179 ns) + CELL(0.275 ns) = 7.286 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; COMB Node = 'inst9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { b[5] inst9~1 } "NODE_NAME" } } { "8bit_comparator.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab2 Comparator on Quartus/8bit_comparator.bdf" { { 112 1056 1120 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.393 ns) 7.926 ns inst9~4 3 COMB LCCOMB_X32_Y16_N24 1 " "Info: 3: + IC(0.247 ns) + CELL(0.393 ns) = 7.926 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 1; COMB Node = 'inst9~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inst9~1 inst9~4 } "NODE_NAME" } } { "8bit_comparator.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab2 Comparator on Quartus/8bit_comparator.bdf" { { 112 1056 1120 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(2.818 ns) 13.302 ns output 4 PIN PIN_AE23 0 " "Info: 4: + IC(2.558 ns) + CELL(2.818 ns) = 13.302 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { inst9~4 output } "NODE_NAME" } } { "8bit_comparator.bdf" "" { Schematic "C:/Users/Stefan/Documents/CCNY CSc 343/Lab2 Comparator on Quartus/8bit_comparator.bdf" { { 176 1128 1304 192 "output" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.318 ns ( 32.46 % ) " "Info: Total cell delay = 4.318 ns ( 32.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.984 ns ( 67.54 % ) " "Info: Total interconnect delay = 8.984 ns ( 67.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.302 ns" { b[5] inst9~1 inst9~4 output } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.302 ns" { b[5] {} b[5]~combout {} inst9~1 {} inst9~4 {} output {} } { 0.000ns 0.000ns 6.179ns 0.247ns 2.558ns } { 0.000ns 0.832ns 0.275ns 0.393ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 27 17:27:33 2015 " "Info: Processing ended: Fri Feb 27 17:27:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
