|ozy_eval
ENC_CLK => ENC_CLK~0.IN1
FX2_CLK => ~NO_FANOUT~
IFCLK => IFCLK~0.IN1
DA[0] => ADC[0].DATAIN
DA[1] => ADC[1].DATAIN
DA[2] => ADC[2].DATAIN
DA[3] => ADC[3].DATAIN
DA[4] => ADC[4].DATAIN
DA[5] => ADC[5].DATAIN
DA[6] => ADC[6].DATAIN
DA[7] => ADC[7].DATAIN
DA[8] => ADC[8].DATAIN
DA[9] => ADC[9].DATAIN
DA[10] => ADC[10].DATAIN
DA[11] => ADC[11].DATAIN
DA[12] => ADC[12].DATAIN
DA[13] => ADC[13].DATAIN
DA[14] => ADC[14].DATAIN
DA[15] => ADC[15].DATAIN
FD[0] <= tx_fifo:tx_fifo.q
FD[1] <= tx_fifo:tx_fifo.q
FD[2] <= tx_fifo:tx_fifo.q
FD[3] <= tx_fifo:tx_fifo.q
FD[4] <= tx_fifo:tx_fifo.q
FD[5] <= tx_fifo:tx_fifo.q
FD[6] <= tx_fifo:tx_fifo.q
FD[7] <= tx_fifo:tx_fifo.q
FD[8] <= tx_fifo:tx_fifo.q
FD[9] <= tx_fifo:tx_fifo.q
FD[10] <= tx_fifo:tx_fifo.q
FD[11] <= tx_fifo:tx_fifo.q
FD[12] <= tx_fifo:tx_fifo.q
FD[13] <= tx_fifo:tx_fifo.q
FD[14] <= tx_fifo:tx_fifo.q
FD[15] <= tx_fifo:tx_fifo.q
SLWR <= WRITE_FX2FIFO~0.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= <VCC>
SLOE <= <VCC>
FIFO_ADR[0] <= <GND>
FIFO_ADR[1] <= <VCC>
FLAGA => GPIO5.DATAIN
FLAGB => usb_write.IN1
FLAGB => GPIO6.DATAIN
FLAGC => GPIO7.DATAIN
GPIO1 <= tx_fifo:tx_fifo.wrempty
GPIO2 <= tx_fifo:tx_fifo.wrfull
GPIO3 <= tx_fifo:tx_fifo.rdempty
GPIO4 <= tx_fifo:tx_fifo.rdfull
GPIO5 <= FLAGA.DB_MAX_OUTPUT_PORT_TYPE
GPIO6 <= FLAGB.DB_MAX_OUTPUT_PORT_TYPE
GPIO7 <= FLAGC.DB_MAX_OUTPUT_PORT_TYPE
EVALPIN39 <= <VCC>


|ozy_eval|tx_fifo:tx_fifo
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_efb1:auto_generated.data[0]
data[1] => dcfifo_efb1:auto_generated.data[1]
data[2] => dcfifo_efb1:auto_generated.data[2]
data[3] => dcfifo_efb1:auto_generated.data[3]
data[4] => dcfifo_efb1:auto_generated.data[4]
data[5] => dcfifo_efb1:auto_generated.data[5]
data[6] => dcfifo_efb1:auto_generated.data[6]
data[7] => dcfifo_efb1:auto_generated.data[7]
data[8] => dcfifo_efb1:auto_generated.data[8]
data[9] => dcfifo_efb1:auto_generated.data[9]
data[10] => dcfifo_efb1:auto_generated.data[10]
data[11] => dcfifo_efb1:auto_generated.data[11]
data[12] => dcfifo_efb1:auto_generated.data[12]
data[13] => dcfifo_efb1:auto_generated.data[13]
data[14] => dcfifo_efb1:auto_generated.data[14]
data[15] => dcfifo_efb1:auto_generated.data[15]
q[0] <= dcfifo_efb1:auto_generated.q[0]
q[1] <= dcfifo_efb1:auto_generated.q[1]
q[2] <= dcfifo_efb1:auto_generated.q[2]
q[3] <= dcfifo_efb1:auto_generated.q[3]
q[4] <= dcfifo_efb1:auto_generated.q[4]
q[5] <= dcfifo_efb1:auto_generated.q[5]
q[6] <= dcfifo_efb1:auto_generated.q[6]
q[7] <= dcfifo_efb1:auto_generated.q[7]
q[8] <= dcfifo_efb1:auto_generated.q[8]
q[9] <= dcfifo_efb1:auto_generated.q[9]
q[10] <= dcfifo_efb1:auto_generated.q[10]
q[11] <= dcfifo_efb1:auto_generated.q[11]
q[12] <= dcfifo_efb1:auto_generated.q[12]
q[13] <= dcfifo_efb1:auto_generated.q[13]
q[14] <= dcfifo_efb1:auto_generated.q[14]
q[15] <= dcfifo_efb1:auto_generated.q[15]
rdclk => dcfifo_efb1:auto_generated.rdclk
rdreq => dcfifo_efb1:auto_generated.rdreq
wrclk => dcfifo_efb1:auto_generated.wrclk
wrreq => dcfifo_efb1:auto_generated.wrreq
aclr => dcfifo_efb1:auto_generated.aclr
rdempty <= dcfifo_efb1:auto_generated.rdempty
rdfull <= dcfifo_efb1:auto_generated.rdfull
wrempty <= dcfifo_efb1:auto_generated.wrempty
wrfull <= dcfifo_efb1:auto_generated.wrfull
rdusedw[0] <= dcfifo_efb1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_efb1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_efb1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_efb1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_efb1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_efb1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_efb1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_efb1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_efb1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_efb1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_efb1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_efb1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_efb1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_efb1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_efb1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_efb1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_efb1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_efb1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_efb1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_efb1:auto_generated.wrusedw[9]


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated
aclr => a_graycounter_k27:wrptr_g1p.aclr
aclr => a_graycounter_j27:wrptr_gp.aclr
aclr => altsyncram_rd11:fifo_ram.aclr1
data[0] => altsyncram_rd11:fifo_ram.data_a[0]
data[1] => altsyncram_rd11:fifo_ram.data_a[1]
data[2] => altsyncram_rd11:fifo_ram.data_a[2]
data[3] => altsyncram_rd11:fifo_ram.data_a[3]
data[4] => altsyncram_rd11:fifo_ram.data_a[4]
data[5] => altsyncram_rd11:fifo_ram.data_a[5]
data[6] => altsyncram_rd11:fifo_ram.data_a[6]
data[7] => altsyncram_rd11:fifo_ram.data_a[7]
data[8] => altsyncram_rd11:fifo_ram.data_a[8]
data[9] => altsyncram_rd11:fifo_ram.data_a[9]
data[10] => altsyncram_rd11:fifo_ram.data_a[10]
data[11] => altsyncram_rd11:fifo_ram.data_a[11]
data[12] => altsyncram_rd11:fifo_ram.data_a[12]
data[13] => altsyncram_rd11:fifo_ram.data_a[13]
data[14] => altsyncram_rd11:fifo_ram.data_a[14]
data[15] => altsyncram_rd11:fifo_ram.data_a[15]
q[0] <= altsyncram_rd11:fifo_ram.q_b[0]
q[1] <= altsyncram_rd11:fifo_ram.q_b[1]
q[2] <= altsyncram_rd11:fifo_ram.q_b[2]
q[3] <= altsyncram_rd11:fifo_ram.q_b[3]
q[4] <= altsyncram_rd11:fifo_ram.q_b[4]
q[5] <= altsyncram_rd11:fifo_ram.q_b[5]
q[6] <= altsyncram_rd11:fifo_ram.q_b[6]
q[7] <= altsyncram_rd11:fifo_ram.q_b[7]
q[8] <= altsyncram_rd11:fifo_ram.q_b[8]
q[9] <= altsyncram_rd11:fifo_ram.q_b[9]
q[10] <= altsyncram_rd11:fifo_ram.q_b[10]
q[11] <= altsyncram_rd11:fifo_ram.q_b[11]
q[12] <= altsyncram_rd11:fifo_ram.q_b[12]
q[13] <= altsyncram_rd11:fifo_ram.q_b[13]
q[14] <= altsyncram_rd11:fifo_ram.q_b[14]
q[15] <= altsyncram_rd11:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_rd11:fifo_ram.clock1
rdclk => alt_synch_pipe_hn7:rdfull_reg.clock
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_0e8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= alt_synch_pipe_hn7:rdfull_reg.q[0]
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_k27:wrptr_g1p.clock
wrclk => a_graycounter_j27:wrptr_gp.clock
wrclk => altsyncram_rd11:fifo_ram.clock0
wrclk => alt_synch_pipe_in7:wrempty_reg.clock
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => previous_wrfull.CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter_ffa[10].ACLR
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_k27:wrptr_g1p
aclr => counter_ffa[10].ACLR
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|a_graycounter_j27:wrptr_gp
aclr => counter_ffa[10].ACLR
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|altsyncram_rd11:fifo_ram
aclr1 => altsyncram_52f1:altsyncram5.aclr1
address_a[0] => altsyncram_52f1:altsyncram5.address_b[0]
address_a[1] => altsyncram_52f1:altsyncram5.address_b[1]
address_a[2] => altsyncram_52f1:altsyncram5.address_b[2]
address_a[3] => altsyncram_52f1:altsyncram5.address_b[3]
address_a[4] => altsyncram_52f1:altsyncram5.address_b[4]
address_a[5] => altsyncram_52f1:altsyncram5.address_b[5]
address_a[6] => altsyncram_52f1:altsyncram5.address_b[6]
address_a[7] => altsyncram_52f1:altsyncram5.address_b[7]
address_a[8] => altsyncram_52f1:altsyncram5.address_b[8]
address_a[9] => altsyncram_52f1:altsyncram5.address_b[9]
address_b[0] => altsyncram_52f1:altsyncram5.address_a[0]
address_b[1] => altsyncram_52f1:altsyncram5.address_a[1]
address_b[2] => altsyncram_52f1:altsyncram5.address_a[2]
address_b[3] => altsyncram_52f1:altsyncram5.address_a[3]
address_b[4] => altsyncram_52f1:altsyncram5.address_a[4]
address_b[5] => altsyncram_52f1:altsyncram5.address_a[5]
address_b[6] => altsyncram_52f1:altsyncram5.address_a[6]
address_b[7] => altsyncram_52f1:altsyncram5.address_a[7]
address_b[8] => altsyncram_52f1:altsyncram5.address_a[8]
address_b[9] => altsyncram_52f1:altsyncram5.address_a[9]
addressstall_b => altsyncram_52f1:altsyncram5.addressstall_a
clock0 => altsyncram_52f1:altsyncram5.clock1
clock1 => altsyncram_52f1:altsyncram5.clock0
clocken1 => altsyncram_52f1:altsyncram5.clocken0
data_a[0] => altsyncram_52f1:altsyncram5.data_b[0]
data_a[1] => altsyncram_52f1:altsyncram5.data_b[1]
data_a[2] => altsyncram_52f1:altsyncram5.data_b[2]
data_a[3] => altsyncram_52f1:altsyncram5.data_b[3]
data_a[4] => altsyncram_52f1:altsyncram5.data_b[4]
data_a[5] => altsyncram_52f1:altsyncram5.data_b[5]
data_a[6] => altsyncram_52f1:altsyncram5.data_b[6]
data_a[7] => altsyncram_52f1:altsyncram5.data_b[7]
data_a[8] => altsyncram_52f1:altsyncram5.data_b[8]
data_a[9] => altsyncram_52f1:altsyncram5.data_b[9]
data_a[10] => altsyncram_52f1:altsyncram5.data_b[10]
data_a[11] => altsyncram_52f1:altsyncram5.data_b[11]
data_a[12] => altsyncram_52f1:altsyncram5.data_b[12]
data_a[13] => altsyncram_52f1:altsyncram5.data_b[13]
data_a[14] => altsyncram_52f1:altsyncram5.data_b[14]
data_a[15] => altsyncram_52f1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_52f1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_52f1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_52f1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_52f1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_52f1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_52f1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_52f1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_52f1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_52f1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_52f1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_52f1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_52f1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_52f1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_52f1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_52f1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_52f1:altsyncram5.q_a[15]
wren_a => altsyncram_52f1:altsyncram5.clocken1
wren_a => altsyncram_52f1:altsyncram5.wren_b


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|altsyncram_rd11:fifo_ram|altsyncram_52f1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
aclr1 => ram_block6a12.CLR1
aclr1 => ram_block6a13.CLR1
aclr1 => ram_block6a14.CLR1
aclr1 => ram_block6a15.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_a[9] => ram_block6a0.PORTAADDR9
address_a[9] => ram_block6a1.PORTAADDR9
address_a[9] => ram_block6a2.PORTAADDR9
address_a[9] => ram_block6a3.PORTAADDR9
address_a[9] => ram_block6a4.PORTAADDR9
address_a[9] => ram_block6a5.PORTAADDR9
address_a[9] => ram_block6a6.PORTAADDR9
address_a[9] => ram_block6a7.PORTAADDR9
address_a[9] => ram_block6a8.PORTAADDR9
address_a[9] => ram_block6a9.PORTAADDR9
address_a[9] => ram_block6a10.PORTAADDR9
address_a[9] => ram_block6a11.PORTAADDR9
address_a[9] => ram_block6a12.PORTAADDR9
address_a[9] => ram_block6a13.PORTAADDR9
address_a[9] => ram_block6a14.PORTAADDR9
address_a[9] => ram_block6a15.PORTAADDR9
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
address_b[9] => ram_block6a0.PORTBADDR9
address_b[9] => ram_block6a1.PORTBADDR9
address_b[9] => ram_block6a2.PORTBADDR9
address_b[9] => ram_block6a3.PORTBADDR9
address_b[9] => ram_block6a4.PORTBADDR9
address_b[9] => ram_block6a5.PORTBADDR9
address_b[9] => ram_block6a6.PORTBADDR9
address_b[9] => ram_block6a7.PORTBADDR9
address_b[9] => ram_block6a8.PORTBADDR9
address_b[9] => ram_block6a9.PORTBADDR9
address_b[9] => ram_block6a10.PORTBADDR9
address_b[9] => ram_block6a11.PORTBADDR9
address_b[9] => ram_block6a12.PORTBADDR9
address_b[9] => ram_block6a13.PORTBADDR9
address_b[9] => ram_block6a14.PORTBADDR9
address_b[9] => ram_block6a15.PORTBADDR9
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_hn7:rdfull_reg
clock => dffpipe_bo8:dffpipe7.clock
clrn => dffpipe_bo8:dffpipe7.clrn
d[0] => dffpipe_bo8:dffpipe7.d[0]
q[0] <= dffpipe_bo8:dffpipe7.q[0]


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_hn7:rdfull_reg|dffpipe_bo8:dffpipe7
clock => dffe8a[0].CLK
clrn => dffe8a[0].ACLR
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_0e8:rs_dgwp
clock => dffpipe_qe9:dffpipe10.clock
clrn => dffpipe_qe9:dffpipe10.clrn
d[0] => dffpipe_qe9:dffpipe10.d[0]
d[1] => dffpipe_qe9:dffpipe10.d[1]
d[2] => dffpipe_qe9:dffpipe10.d[2]
d[3] => dffpipe_qe9:dffpipe10.d[3]
d[4] => dffpipe_qe9:dffpipe10.d[4]
d[5] => dffpipe_qe9:dffpipe10.d[5]
d[6] => dffpipe_qe9:dffpipe10.d[6]
d[7] => dffpipe_qe9:dffpipe10.d[7]
d[8] => dffpipe_qe9:dffpipe10.d[8]
d[9] => dffpipe_qe9:dffpipe10.d[9]
d[10] => dffpipe_qe9:dffpipe10.d[10]
q[0] <= dffpipe_qe9:dffpipe10.q[0]
q[1] <= dffpipe_qe9:dffpipe10.q[1]
q[2] <= dffpipe_qe9:dffpipe10.q[2]
q[3] <= dffpipe_qe9:dffpipe10.q[3]
q[4] <= dffpipe_qe9:dffpipe10.q[4]
q[5] <= dffpipe_qe9:dffpipe10.q[5]
q[6] <= dffpipe_qe9:dffpipe10.q[6]
q[7] <= dffpipe_qe9:dffpipe10.q[7]
q[8] <= dffpipe_qe9:dffpipe10.q[8]
q[9] <= dffpipe_qe9:dffpipe10.q[9]
q[10] <= dffpipe_qe9:dffpipe10.q[10]


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_qe9:dffpipe10
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[10].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_in7:wrempty_reg
clock => dffpipe_co8:dffpipe13.clock
clrn => dffpipe_co8:dffpipe13.clrn
d[0] => dffpipe_co8:dffpipe13.d[0]
q[0] <= dffpipe_co8:dffpipe13.q[0]


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_in7:wrempty_reg|dffpipe_co8:dffpipe13
clock => dffe14a[0].CLK
clrn => dffe14a[0].ACLR
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_re9:dffpipe15.clock
clrn => dffpipe_re9:dffpipe15.clrn
d[0] => dffpipe_re9:dffpipe15.d[0]
d[1] => dffpipe_re9:dffpipe15.d[1]
d[2] => dffpipe_re9:dffpipe15.d[2]
d[3] => dffpipe_re9:dffpipe15.d[3]
d[4] => dffpipe_re9:dffpipe15.d[4]
d[5] => dffpipe_re9:dffpipe15.d[5]
d[6] => dffpipe_re9:dffpipe15.d[6]
d[7] => dffpipe_re9:dffpipe15.d[7]
d[8] => dffpipe_re9:dffpipe15.d[8]
d[9] => dffpipe_re9:dffpipe15.d[9]
d[10] => dffpipe_re9:dffpipe15.d[10]
q[0] <= dffpipe_re9:dffpipe15.q[0]
q[1] <= dffpipe_re9:dffpipe15.q[1]
q[2] <= dffpipe_re9:dffpipe15.q[2]
q[3] <= dffpipe_re9:dffpipe15.q[3]
q[4] <= dffpipe_re9:dffpipe15.q[4]
q[5] <= dffpipe_re9:dffpipe15.q[5]
q[6] <= dffpipe_re9:dffpipe15.q[6]
q[7] <= dffpipe_re9:dffpipe15.q[7]
q[8] <= dffpipe_re9:dffpipe15.q[8]
q[9] <= dffpipe_re9:dffpipe15.q[9]
q[10] <= dffpipe_re9:dffpipe15.q[10]


|ozy_eval|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_efb1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_re9:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


