# Chapter 3.2: Logic Gates and Logic Circuits

> [!NOTE]
> In digital electronics, a **Logic Gate (é€»è¾‘é—¨)** is a fundamental building block of a digital circuit. Most logic gates have two inputs and one output. At any given moment, every terminal is in one of the two binary conditions, `FALSE` (low, 0) or `TRUE` (high, 1), representing different voltage levels.

---

## Types of Logic Gates

The logic gates covered in the ALevel Computer Science syllabus are: **AND**, **OR**, **NOT**, **XOR**, **NAND**, and **NOR**.

### ğŸ”‘ AND Gate

| Property | Description |
| --- | --- |
| **Key Term (å…³é”®æœ¯è¯­)** | **AND Gate (ä¸é—¨)** |
| **Boolean Expression (å¸ƒå°”è¡¨è¾¾å¼)** | `Q = A AND B` <br> `Q = A.B` <br> `Q = A âˆ§ B` |
| **Circuit Symbol (ç”µè·¯ç¬¦å·)** | <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/b/b9/AND_ANSI_Labelled.svg/240px-AND_ANSI_Labelled.svg.png" alt="AND Gate Symbol" width="150"/> |
| **Function (åŠŸèƒ½)** | Outputs `TRUE (1)` if and only if **both** of its inputs are `TRUE (1)`. |

#### Truth Table (çœŸå€¼è¡¨)
A **Truth Table (çœŸå€¼è¡¨)** is a mathematical table used in logic to compute the functional values of logical expressions on each of their functional arguments.

| Input A | Input B | Output Q = A.B |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

---

### ğŸ”‘ OR Gate

| Property | Description |
| --- | --- |
| **Key Term (å…³é”®æœ¯è¯­)** | **OR Gate (æˆ–é—¨)** |
| **Boolean Expression (å¸ƒå°”è¡¨è¾¾å¼)** | `Q = A OR B` <br> `Q = A + B` <br> `Q = A âˆ¨ B` |
| **Circuit Symbol (ç”µè·¯ç¬¦å·)** | <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/16/OR_ANSI_Labelled.svg/240px-OR_ANSI_Labelled.svg.png" alt="OR Gate Symbol" width="150"/> |
| **Function (åŠŸèƒ½)** | Outputs `TRUE (1)` if **at least one** of its inputs is `TRUE (1)`. It outputs `FALSE (0)` only when both inputs are `FALSE (0)`. |

#### Truth Table (çœŸå€¼è¡¨)

| Input A | Input B | Output Q = A+B |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

---

### ğŸ”‘ NOT Gate

> [!IMPORTANT]
> The **NOT Gate (éé—¨)** is the only logic gate with a single input. It is also known as an **Inverter (åç›¸å™¨)**.

| Property | Description |
| --- | --- |
| **Key Term (å…³é”®æœ¯è¯­)** | **NOT Gate (éé—¨)** |
| **Boolean Expression (å¸ƒå°”è¡¨è¾¾å¼)** | `Q = NOT A` <br> `Q = Ä€` <br> `Q = Â¬A` |
| **Circuit Symbol (ç”µè·¯ç¬¦å·)** | <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/6/60/NOT_ANSI_Labelled.svg/240px-NOT_ANSI_Labelled.svg.png" alt="NOT Gate Symbol" width="150"/> |
| **Function (åŠŸèƒ½)** | Outputs the reverse of the input. If the input is `TRUE (1)`, the output is `FALSE (0)`, and vice versa. |

#### Truth Table (çœŸå€¼è¡¨)

| Input A | Output Q = Ä€ |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

---

### ğŸ”‘ XOR Gate (Exclusive OR)

| Property | Description |
| --- | --- |
| **Key Term (å…³é”®æœ¯è¯­)** | **XOR Gate (å¼‚æˆ–é—¨)** |
| **Boolean Expression (å¸ƒå°”è¡¨è¾¾å¼)** | `Q = A XOR B` <br> `Q = A âŠ• B` |
| **Circuit Symbol (ç”µè·¯ç¬¦å·)** | <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/1/17/XOR_ANSI_Labelled.svg/240px-XOR_ANSI_Labelled.svg.png" alt="XOR Gate Symbol" width="150"/> |
| **Function (åŠŸèƒ½)** | Outputs `TRUE (1)` only if the inputs are **different**. If the inputs are the same, the output is `FALSE (0)`. |

> [!WARNING]
> A common mistake is to confuse the **XOR** gate with the **OR** gate. Remember: for an OR gate, `1 OR 1` results in `1`. For an XOR gate, `1 XOR 1` results in `0`.

#### Truth Table (çœŸå€¼è¡¨)

| Input A | Input B | Output Q = A âŠ• B |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

---

### ğŸ”‘ NAND Gate (NOT-AND)

| Property | Description |
| --- | --- |
| **Key Term (å…³é”®æœ¯è¯­)** | **NAND Gate (ä¸éé—¨)** |
| **Boolean Expression (å¸ƒå°”è¡¨è¾¾å¼)** | `Q = A NAND B` <br> `Q = Â¬(A.B)` <br> `Q = (A.B)'` |
| **Circuit Symbol (ç”µè·¯ç¬¦å·)** | <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/240px-NAND_ANSI_Labelled.svg.png" alt="NAND Gate Symbol" width="150"/> |
| **Function (åŠŸèƒ½)** | Outputs `FALSE (0)` only if **both** inputs are `TRUE (1)`. Otherwise, the output is `TRUE (1)`. <ins>It is equivalent to an AND gate followed by a NOT gate.</ins> |

#### Truth Table (çœŸå€¼è¡¨)

| Input A | Input B | Output Q = Â¬(A.B) |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

---

### ğŸ”‘ NOR Gate (NOT-OR)

| Property | Description |
| --- | --- |
| **Key Term (å…³é”®æœ¯è¯­)** | **NOR Gate (æˆ–éé—¨)** |
| **Boolean Expression (å¸ƒå°”è¡¨è¾¾å¼)** | `Q = A NOR B` <br> `Q = Â¬(A+B)` <br> `Q = (A+B)'` |
| **Circuit Symbol (ç”µè·¯ç¬¦å·)** | <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/c/c6/NOR_ANSI_Labelled.svg/240px-NOR_ANSI_Labelled.svg.png" alt="NOR Gate Symbol" width="150"/> |
| **Function (åŠŸèƒ½)** | Outputs `TRUE (1)` only if **both** inputs are `FALSE (0)`. Otherwise, the output is `FALSE (0)`. <ins>It is equivalent to an OR gate followed by a NOT gate.</ins> |

> [!TIP]
> ğŸ’¡ Both **NAND** and **NOR** gates are known as **Universal Gates (é€šç”¨é—¨)**. This means that any other logic gate (AND, OR, NOT, etc.) can be constructed using only NAND gates or only NOR gates. This is a frequent topic in exam questions.

#### Truth Table (çœŸå€¼è¡¨)

| Input A | Input B | Output Q = Â¬(A+B) |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |