set ::env(PROJECT_NAME) cff_ssp
set ::env(DESIGN_TOP) cf_ssp_64_10
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/cf_ssp/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/cf_ssp/rtl/cf_ssp_64_10.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
