
ubuntu-preinstalled/sg_compare_and_write:     file format elf32-littlearm


Disassembly of section .init:

000009cc <.init>:
 9cc:	push	{r3, lr}
 9d0:	bl	145c <set_scsi_pt_cdb@plt+0x8cc>
 9d4:	pop	{r3, pc}

Disassembly of section .plt:

000009d8 <get_scsi_pt_os_err@plt-0x14>:
 9d8:	push	{lr}		; (str lr, [sp, #-4]!)
 9dc:	ldr	lr, [pc, #4]	; 9e8 <get_scsi_pt_os_err@plt-0x4>
 9e0:	add	lr, pc, lr
 9e4:	ldr	pc, [lr, #8]!
 9e8:	andeq	r2, r1, r4, asr r5

000009ec <get_scsi_pt_os_err@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #73728	; 0x12000
 9f4:	ldr	pc, [ip, #1364]!	; 0x554

000009f8 <sg_set_binary_mode@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #73728	; 0x12000
 a00:	ldr	pc, [ip, #1356]!	; 0x54c

00000a04 <__cxa_finalize@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #73728	; 0x12000
 a0c:	ldr	pc, [ip, #1348]!	; 0x544

00000a10 <set_scsi_pt_data_out@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #73728	; 0x12000
 a18:	ldr	pc, [ip, #1340]!	; 0x53c

00000a1c <read@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #73728	; 0x12000
 a24:	ldr	pc, [ip, #1332]!	; 0x534

00000a28 <free@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #73728	; 0x12000
 a30:	ldr	pc, [ip, #1324]!	; 0x52c

00000a34 <construct_scsi_pt_obj@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #73728	; 0x12000
 a3c:	ldr	pc, [ip, #1316]!	; 0x524

00000a40 <__stack_chk_fail@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #73728	; 0x12000
 a48:	ldr	pc, [ip, #1308]!	; 0x51c

00000a4c <pr2serr@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #73728	; 0x12000
 a54:	ldr	pc, [ip, #1300]!	; 0x514

00000a58 <perror@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #73728	; 0x12000
 a60:	ldr	pc, [ip, #1292]!	; 0x50c

00000a64 <open64@plt>:
 a64:	add	ip, pc, #0, 12
 a68:	add	ip, ip, #73728	; 0x12000
 a6c:	ldr	pc, [ip, #1284]!	; 0x504

00000a70 <__libc_start_main@plt>:
 a70:	add	ip, pc, #0, 12
 a74:	add	ip, ip, #73728	; 0x12000
 a78:	ldr	pc, [ip, #1276]!	; 0x4fc

00000a7c <__gmon_start__@plt>:
 a7c:	add	ip, pc, #0, 12
 a80:	add	ip, ip, #73728	; 0x12000
 a84:	ldr	pc, [ip, #1268]!	; 0x4f4

00000a88 <getopt_long@plt>:
 a88:	add	ip, pc, #0, 12
 a8c:	add	ip, ip, #73728	; 0x12000
 a90:	ldr	pc, [ip, #1260]!	; 0x4ec

00000a94 <exit@plt>:
 a94:	add	ip, pc, #0, 12
 a98:	add	ip, ip, #73728	; 0x12000
 a9c:	ldr	pc, [ip, #1252]!	; 0x4e4

00000aa0 <strlen@plt>:
 aa0:	add	ip, pc, #0, 12
 aa4:	add	ip, ip, #73728	; 0x12000
 aa8:	ldr	pc, [ip, #1244]!	; 0x4dc

00000aac <sg_if_can2stderr@plt>:
 aac:	add	ip, pc, #0, 12
 ab0:	add	ip, ip, #73728	; 0x12000
 ab4:	ldr	pc, [ip, #1236]!	; 0x4d4

00000ab8 <do_scsi_pt@plt>:
 ab8:	add	ip, pc, #0, 12
 abc:	add	ip, ip, #73728	; 0x12000
 ac0:	ldr	pc, [ip, #1228]!	; 0x4cc

00000ac4 <__errno_location@plt>:
 ac4:	add	ip, pc, #0, 12
 ac8:	add	ip, ip, #73728	; 0x12000
 acc:	ldr	pc, [ip, #1220]!	; 0x4c4

00000ad0 <destruct_scsi_pt_obj@plt>:
 ad0:	add	ip, pc, #0, 12
 ad4:	add	ip, ip, #73728	; 0x12000
 ad8:	ldr	pc, [ip, #1212]!	; 0x4bc

00000adc <memset@plt>:
 adc:	add	ip, pc, #0, 12
 ae0:	add	ip, ip, #73728	; 0x12000
 ae4:	ldr	pc, [ip, #1204]!	; 0x4b4

00000ae8 <sg_get_llnum@plt>:
 ae8:	add	ip, pc, #0, 12
 aec:	add	ip, ip, #73728	; 0x12000
 af0:	ldr	pc, [ip, #1196]!	; 0x4ac

00000af4 <sg_convert_errno@plt>:
 af4:	add	ip, pc, #0, 12
 af8:	add	ip, ip, #73728	; 0x12000
 afc:	ldr	pc, [ip, #1188]!	; 0x4a4

00000b00 <set_scsi_pt_sense@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #73728	; 0x12000
 b08:	ldr	pc, [ip, #1180]!	; 0x49c

00000b0c <safe_strerror@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #73728	; 0x12000
 b14:	ldr	pc, [ip, #1172]!	; 0x494

00000b18 <get_scsi_pt_sense_len@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #73728	; 0x12000
 b20:	ldr	pc, [ip, #1164]!	; 0x48c

00000b24 <sg_cmds_process_resp@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #73728	; 0x12000
 b2c:	ldr	pc, [ip, #1156]!	; 0x484

00000b30 <sg_get_category_sense_str@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #73728	; 0x12000
 b38:	ldr	pc, [ip, #1148]!	; 0x47c

00000b3c <sg_get_num@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #73728	; 0x12000
 b44:	ldr	pc, [ip, #1140]!	; 0x474

00000b48 <hex2stderr@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #73728	; 0x12000
 b50:	ldr	pc, [ip, #1132]!	; 0x46c

00000b54 <sg_cmds_open_device@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #73728	; 0x12000
 b5c:	ldr	pc, [ip, #1124]!	; 0x464

00000b60 <sg_memalign@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #73728	; 0x12000
 b68:	ldr	pc, [ip, #1116]!	; 0x45c

00000b6c <abort@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #73728	; 0x12000
 b74:	ldr	pc, [ip, #1108]!	; 0x454

00000b78 <close@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #1100]!	; 0x44c

00000b84 <sg_get_sense_info_fld@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #1092]!	; 0x444

00000b90 <set_scsi_pt_cdb@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #1084]!	; 0x43c

Disassembly of section .text:

00000b9c <.text>:
     b9c:	svcmi	0x00f0e92d
     ba0:	stc	3, cr2, [sp, #-0]
     ba4:	ldrmi	r8, [pc], -r2, lsl #22
     ba8:	sbfxgt	pc, pc, #17, #5
     bac:			; <UNDEFINED> instruction: 0xf8df4605
     bb0:	strmi	r4, [lr], -r4, lsr #15
     bb4:			; <UNDEFINED> instruction: 0xf8df44fc
     bb8:	adcslt	sl, r9, r0, lsr #15
     bbc:			; <UNDEFINED> instruction: 0x979cf8df
     bc0:	ldrbtmi	sl, [sl], #2574	; 0xa0e
     bc4:	ldrbtmi	r9, [r9], #516	; 0x204
     bc8:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
     bcc:	ldmdage	r0, {r0, r3, r4, r9, sl, lr}
     bd0:	stmdavs	r4!, {r3, r4, r5, r9, sp}
     bd4:			; <UNDEFINED> instruction: 0xf04f9437
     bd8:			; <UNDEFINED> instruction: 0xf8df0400
     bdc:	ldrtmi	r4, [r8], r4, lsl #15
     be0:	movwls	r4, #46747	; 0xb69b
     be4:			; <UNDEFINED> instruction: 0xf7ff447c
     be8:	movwcs	lr, #8058	; 0x1f7a
     bec:	teqcs	ip, #1140850688	; 0x44000000
     bf0:	blls	125844 <set_scsi_pt_cdb@plt+0x124cb4>
     bf4:	ldrtmi	r4, [r1], -sl, asr #12
     bf8:			; <UNDEFINED> instruction: 0xf8cd4628
     bfc:	movwls	r8, #56	; 0x38
     c00:			; <UNDEFINED> instruction: 0xf7ff4653
     c04:	mcrrne	15, 4, lr, r3, cr2
     c08:	sbcshi	pc, r4, r0
     c0c:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
     c10:	vmul.i8	d2, d0, d25
     c14:	ldm	pc, {r1, r2, r4, r5, r9, pc}^	; <UNPREDICTABLE>
     c18:	sbceq	pc, r5, r1, lsl r0	; <UNPREDICTABLE>
     c1c:	eorseq	r0, r4, #52, 4	; 0x40000003
     c20:	adcseq	r0, lr, r4, lsr r2
     c24:	eorseq	r0, r4, #181	; 0xb5
     c28:	eorseq	r0, r4, #177	; 0xb1
     c2c:	eorseq	r0, r4, #52, 4	; 0x40000003
     c30:	eorseq	r0, r4, #52, 4	; 0x40000003
     c34:	eorseq	r0, r4, #52, 4	; 0x40000003
     c38:	eorseq	r0, r4, #52, 4	; 0x40000003
     c3c:	eorseq	r0, r4, #52, 4	; 0x40000003
     c40:	eorseq	r0, r4, #52, 4	; 0x40000003
     c44:	eorseq	r0, r4, #52, 4	; 0x40000003
     c48:	eorseq	r0, r4, #173	; 0xad
     c4c:	eorseq	r0, r4, #52, 4	; 0x40000003
     c50:	eorseq	r0, r4, #52, 4	; 0x40000003
     c54:	eorseq	r0, r4, #52, 4	; 0x40000003
     c58:	eorseq	r0, r4, #52, 4	; 0x40000003
     c5c:	eorseq	r0, r4, #52, 4	; 0x40000003
     c60:	eorseq	r0, r4, #52, 4	; 0x40000003
     c64:	eorseq	r0, r4, #169	; 0xa9
     c68:	addseq	r0, r5, r5, lsr #1
     c6c:	adcseq	r0, lr, r5, asr #1
     c70:	eorseq	r0, r4, #52, 4	; 0x40000003
     c74:	eorseq	r0, r4, #130	; 0x82
     c78:	eorseq	r0, r4, #114	; 0x72
     c7c:	rsbeq	r0, lr, r4, lsr r2
     c80:	eorseq	r0, r4, #52, 4	; 0x40000003
     c84:	eorseq	r0, r4, #95	; 0x5f
     c88:	subeq	r0, r9, r8, asr r0
     c8c:			; <UNDEFINED> instruction: 0xf8df003a
     c90:	stmdapl	r1!, {r2, r4, r6, r7, r9, sl, ip}^
     c94:			; <UNDEFINED> instruction: 0xf7ff6808
     c98:	stmdacs	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
     c9c:	ble	fea24cf4 <set_scsi_pt_cdb@plt+0xfea24164>
     ca0:			; <UNDEFINED> instruction: 0x06c4f8df
     ca4:			; <UNDEFINED> instruction: 0xf7ff4478
     ca8:	ldrd	lr, [r9, -r2]
     cac:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
     cb0:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
     cb4:	svc	0x0042f7ff
     cb8:	andsls	r0, sp, r3, asr #17
     cbc:			; <UNDEFINED> instruction: 0xf8dfd099
     cc0:	ldrbtmi	r0, [r8], #-1708	; 0xfffff954
     cc4:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     cc8:	ldmdbls	r2, {r1, r3, r4, r5, r6, r7, sp, lr, pc}
     ccc:			; <UNDEFINED> instruction: 0xf88d2001
     cd0:	strmi	r0, [r1], #-65	; 0xffffffbf
     cd4:	usada8	ip, r2, r1, r9
     cd8:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
     cdc:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
     ce0:	svc	0x002cf7ff
     ce4:	andsls	r2, r3, r0, lsl #16
     ce8:			; <UNDEFINED> instruction: 0xf8dfda83
     cec:	ldrbtmi	r0, [r8], #-1668	; 0xfffff97c
     cf0:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     cf4:	smlattcs	r1, r4, r0, lr
     cf8:	subne	pc, r0, sp, lsl #17
     cfc:			; <UNDEFINED> instruction: 0xf8dfe779
     d00:	stmdapl	r1!, {r2, r5, r6, r9, sl, ip}^
     d04:			; <UNDEFINED> instruction: 0xf7ff6808
     d08:	ldmcs	pc!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     d0c:			; <UNDEFINED> instruction: 0xf67f9011
     d10:			; <UNDEFINED> instruction: 0xf8dfaf70
     d14:	ldrbtmi	r0, [r8], #-1632	; 0xfffff9a0
     d18:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
     d1c:			; <UNDEFINED> instruction: 0xf8dfe0d0
     d20:	stmdapl	r1!, {r2, r6, r9, sl, ip}^
     d24:			; <UNDEFINED> instruction: 0xf7ff6808
     d28:	strmi	lr, [fp], -r0, ror #29
     d2c:			; <UNDEFINED> instruction: 0x46021c59
     d30:			; <UNDEFINED> instruction: 0xf1b2bf08
     d34:			; <UNDEFINED> instruction: 0xf0003fff
     d38:			; <UNDEFINED> instruction: 0xf04f82e2
     d3c:	stmib	sp, {r0, r8, r9, fp}^
     d40:	smmla	r6, r6, r3, r2
     d44:			; <UNDEFINED> instruction: 0x161cf8df
     d48:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
     d4c:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
     d50:	andsls	r2, ip, pc, lsr r8
     d54:	svcge	0x004df67f
     d58:			; <UNDEFINED> instruction: 0x061cf8df
     d5c:			; <UNDEFINED> instruction: 0xf7ff4478
     d60:	adc	lr, sp, r6, ror lr
     d64:			; <UNDEFINED> instruction: 0xf88d2101
     d68:	strb	r1, [r2, -sp, rrx]
     d6c:			; <UNDEFINED> instruction: 0xf88d2101
     d70:	ldr	r1, [lr, -ip, rrx]!
     d74:			; <UNDEFINED> instruction: 0xf88d2101
     d78:	ldr	r1, [sl, -r2, asr #32]!
     d7c:			; <UNDEFINED> instruction: 0xf88d2101
     d80:	ldr	r1, [r6, -lr, rrx]!
     d84:	ldrbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
     d88:	stmdapl	r1!, {r0, sp}^
     d8c:	subeq	pc, r3, sp, lsl #17
     d90:	tstls	r9, r9, lsl #16
     d94:			; <UNDEFINED> instruction: 0xf8dfe72d
     d98:	strcs	r1, [r1, -ip, asr #11]
     d9c:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
     da0:			; <UNDEFINED> instruction: 0xe7269118
     da4:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
     da8:			; <UNDEFINED> instruction: 0xf7ff4478
     dac:	andcs	lr, r0, r0, asr lr
     db0:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     db4:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
     db8:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
     dbc:	lfmle	f4, 2, [r5, #-628]!	; 0xfffffd8c
     dc0:	eormi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     dc4:	addsmi	r3, sp, #67108864	; 0x4000000
     dc8:	ldrls	r6, [sl], #-19	; 0xffffffed
     dcc:	adcshi	pc, r1, #0, 6
     dd0:	rsble	r2, fp, r0, lsl #24
     dd4:			; <UNDEFINED> instruction: 0xf0002f00
     dd8:			; <UNDEFINED> instruction: 0xf1bb829c
     ddc:			; <UNDEFINED> instruction: 0xf0000f00
     de0:	blls	521834 <set_scsi_pt_cdb@plt+0x520ca4>
     de4:	blls	46f238 <set_scsi_pt_cdb@plt+0x46e6a8>
     de8:	tstls	r4, #-1342177271	; 0xb0000009
     dec:	umaalcc	pc, r1, sp, r8	; <UNPREDICTABLE>
     df0:	umaalcs	pc, r2, sp, r8	; <UNPREDICTABLE>
     df4:			; <UNDEFINED> instruction: 0xf0002b00
     df8:	bcs	21004 <set_scsi_pt_cdb@plt+0x20474>
     dfc:			; <UNDEFINED> instruction: 0x81a3f040
     e00:			; <UNDEFINED> instruction: 0xf8dd9e12
     e04:	cdpcs	0, 0, cr9, cr0, cr0, {3}
     e08:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
     e0c:			; <UNDEFINED> instruction: 0xf7ff4648
     e10:	stmdacs	r1, {r3, r6, r9, sl, fp, sp, lr, pc}
     e14:	msrhi	SPSR_fs, r0
     e18:	bleq	3cf5c <set_scsi_pt_cdb@plt+0x3c3cc>
     e1c:	ldrbmi	r4, [r9], -r8, asr #12
     e20:	blx	fe03ce2a <set_scsi_pt_cdb@plt+0xfe03c29a>
     e24:	vmull.p8	<illegal reg q8.5>, d0, d5
     e28:			; <UNDEFINED> instruction: 0xf89d8182
     e2c:			; <UNDEFINED> instruction: 0xf1baa043
     e30:			; <UNDEFINED> instruction: 0xf0000f00
     e34:	svcls	0x00198185
     e38:			; <UNDEFINED> instruction: 0xf7ff4638
     e3c:	stmdacs	r1, {r1, r4, r5, r9, sl, fp, sp, lr, pc}
     e40:	ldmdavc	fp!, {r0, r6, r8, ip, lr, pc}
     e44:	teqle	lr, sp, lsr #22
     e48:	ldreq	pc, [r8, #-2271]!	; 0xfffff721
     e4c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
     e50:	strcs	r4, [pc], #-1720	; e58 <set_scsi_pt_cdb@plt+0x2c8>
     e54:			; <UNDEFINED> instruction: 0xf7ff4478
     e58:	stmdals	fp, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     e5c:			; <UNDEFINED> instruction: 0xf7ffb108
     e60:	stccs	13, cr14, [r0, #-912]	; 0xfffffc70
     e64:			; <UNDEFINED> instruction: 0xf1bbdb05
     e68:	tstle	r2, r0, lsl #30
     e6c:			; <UNDEFINED> instruction: 0xf7ff4628
     e70:			; <UNDEFINED> instruction: 0xf1b8ee84
     e74:	blle	84a7c <set_scsi_pt_cdb@plt+0x83eec>
     e78:			; <UNDEFINED> instruction: 0xf7ff4640
     e7c:	svccs	0x0000ee7e
     e80:	smlabbhi	r5, r0, r2, pc	; <UNPREDICTABLE>
     e84:			; <UNDEFINED> instruction: 0xf0002e00
     e88:			; <UNDEFINED> instruction: 0xf8df8126
     e8c:			; <UNDEFINED> instruction: 0xf8df24fc
     e90:	ldrbtmi	r3, [sl], #-1220	; 0xfffffb3c
     e94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     e98:	subsmi	r9, sl, r7, lsr fp
     e9c:	eorshi	pc, lr, #64	; 0x40
     ea0:	eorslt	r4, r9, r0, lsr #12
     ea4:	blhi	bc1a0 <set_scsi_pt_cdb@plt+0xbb610>
     ea8:	svchi	0x00f0e8bd
     eac:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     eb0:			; <UNDEFINED> instruction: 0xf7ff4478
     eb4:			; <UNDEFINED> instruction: 0xf8dfedcc
     eb8:	ldrbtmi	r0, [r8], #-1240	; 0xfffffb28
     ebc:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     ec0:			; <UNDEFINED> instruction: 0xf7ff2001
     ec4:	ldrtmi	lr, [r8], -r8, ror #27
     ec8:			; <UNDEFINED> instruction: 0xf0002100
     ecc:			; <UNDEFINED> instruction: 0xf1b0fb2b
     ed0:	vmlal.s8	q8, d0, d0
     ed4:			; <UNDEFINED> instruction: 0x4632813d
     ed8:	strtmi	r2, [r0], -r0, lsl #2
     edc:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
     ee0:	ble	608704 <set_scsi_pt_cdb@plt+0x607b74>
     ee4:			; <UNDEFINED> instruction: 0xf0402e00
     ee8:	svccs	0x000080ea
     eec:			; <UNDEFINED> instruction: 0xf1c7da13
     ef0:	strbmi	r0, [r8], -r0, lsl #18
     ef4:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
     ef8:	str	r4, [lr, r4, lsl #12]!
     efc:			; <UNDEFINED> instruction: 0xf43f2a00
     f00:			; <UNDEFINED> instruction: 0xf8dfaf7f
     f04:	strcs	r1, [r0], #-1168	; 0xfffffb70
     f08:	streq	pc, [ip], #2271	; 0x8df
     f0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     f10:	ldc	7, cr15, [ip, #1020]	; 0x3fc
     f14:	blls	53ae00 <set_scsi_pt_cdb@plt+0x53a270>
     f18:	bge	2cc72c <set_scsi_pt_cdb@plt+0x2cbb9c>
     f1c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
     f20:	movwls	r4, #22040	; 0x5618
     f24:	movwcs	fp, #4052	; 0xfd4
     f28:			; <UNDEFINED> instruction: 0xf7ff2301
     f2c:	andls	lr, r6, sl, lsl lr
     f30:			; <UNDEFINED> instruction: 0xf0002800
     f34:			; <UNDEFINED> instruction: 0xf1ba818b
     f38:			; <UNDEFINED> instruction: 0xf0000f00
     f3c:	blls	1611f4 <set_scsi_pt_cdb@plt+0x160664>
     f40:	stmdbls	r6, {r3, r5, r9, sl, lr}
     f44:	bvc	ff4fbb58 <set_scsi_pt_cdb@plt+0xff4fafc8>
     f48:	beq	1abb88c <set_scsi_pt_cdb@plt+0x1abacfc>
     f4c:			; <UNDEFINED> instruction: 0xf7ff4652
     f50:	cdpne	13, 0, cr14, cr4, cr6, {3}
     f54:	orrshi	pc, r1, r0, asr #5
     f58:	vrshl.u8	d4, d18, d16
     f5c:	blls	1a1564 <set_scsi_pt_cdb@plt+0x1a09d4>
     f60:			; <UNDEFINED> instruction: 0x46404652
     f64:	tsteq	sl, r3, lsl #22
     f68:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     f6c:	vmull.p8	<illegal reg q8.5>, d0, d4
     f70:	strmi	r8, [r2, #409]!	; 0x199
     f74:	orrhi	pc, r7, r0, lsl #6
     f78:	andcs	r9, r0, #29696	; 0x7400
     f7c:	umaalne	pc, r0, sp, r8	; <UNPREDICTABLE>
     f80:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f84:	mlsmi	ip, sp, r8, pc	; <UNPREDICTABLE>
     f88:	beq	3d0cc <set_scsi_pt_cdb@plt+0x3c53c>
     f8c:	eorls	r0, r2, #-1073741802	; 0xc0000016
     f90:			; <UNDEFINED> instruction: 0xf0819109
     f94:	eorls	r0, r1, #1073741824	; 0x40000000
     f98:	addcs	fp, r9, #-1342177267	; 0xb000000d
     f9c:	stmib	sp, {r3, r8, ip, pc}^
     fa0:			; <UNDEFINED> instruction: 0xf88d9a0c
     fa4:			; <UNDEFINED> instruction: 0xf8dd207c
     fa8:	ldmib	sp, {r2, r6, ip, pc}^
     fac:			; <UNDEFINED> instruction: 0xf89d1e16
     fb0:			; <UNDEFINED> instruction: 0xf89dc06d
     fb4:	bls	701174 <set_scsi_pt_cdb@plt+0x7005e4>
     fb8:			; <UNDEFINED> instruction: 0xf043b10c
     fbc:			; <UNDEFINED> instruction: 0xf88d0310
     fc0:			; <UNDEFINED> instruction: 0xf1bc307d
     fc4:	andle	r0, r5, r0, lsl #30
     fc8:			; <UNDEFINED> instruction: 0x307df89d
     fcc:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
     fd0:	rsbscc	pc, sp, sp, lsl #17
     fd4:			; <UNDEFINED> instruction: 0xf89db128
     fd8:			; <UNDEFINED> instruction: 0xf043307d
     fdc:			; <UNDEFINED> instruction: 0xf88d0302
     fe0:	blls	10d1dc <set_scsi_pt_cdb@plt+0x10c64c>
     fe4:			; <UNDEFINED> instruction: 0xf08efa9e
     fe8:	stmib	sp, {r0, r3, r9, fp, ip, sp, pc}^
     fec:			; <UNDEFINED> instruction: 0xf002010e
     ff0:			; <UNDEFINED> instruction: 0xf88d021f
     ff4:	blgt	e5220 <set_scsi_pt_cdb@plt+0xe4690>
     ff8:			; <UNDEFINED> instruction: 0xf88dac1f
     ffc:			; <UNDEFINED> instruction: 0xf8cd208a
    1000:			; <UNDEFINED> instruction: 0xf8cd007e
    1004:			; <UNDEFINED> instruction: 0xf7ff1082
    1008:	mcr	13, 0, lr, cr8, cr6, {0}
    100c:	stmdacs	r0, {r4, r9, fp}
    1010:	orrhi	pc, r6, r0
    1014:			; <UNDEFINED> instruction: 0x46212210
    1018:	movwls	sl, #31523	; 0x7b23
    101c:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    1020:	beq	43c888 <set_scsi_pt_cdb@plt+0x43bcf8>
    1024:	subcs	r9, r0, #114688	; 0x1c000
    1028:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    102c:	beq	43c894 <set_scsi_pt_cdb@plt+0x43bd04>
    1030:	ldrdcs	lr, [r5, -sp]
    1034:	stcl	7, cr15, [ip], #1020	; 0x3fc
    1038:	vcge.f32	d2, d0, d1
    103c:			; <UNDEFINED> instruction: 0x46338094
    1040:			; <UNDEFINED> instruction: 0x4639223c
    1044:	beq	43c8ac <set_scsi_pt_cdb@plt+0x43bd1c>
    1048:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    104c:	blls	127474 <set_scsi_pt_cdb@plt+0x1268e4>
    1050:	stmdbls	r7, {r0, r8, ip, pc}
    1054:	movwvs	lr, #10701	; 0x29cd
    1058:	mrsls	r2, LR_irq
    105c:	ldrbtmi	r4, [r9], #-2511	; 0xfffff631
    1060:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    1064:			; <UNDEFINED> instruction: 0xf7ff0a10
    1068:	mcrrne	13, 5, lr, r3, cr14
    106c:	rschi	pc, r6, r0
    1070:			; <UNDEFINED> instruction: 0xf0003002
    1074:	cdp	0, 1, cr8, cr8, cr0, {5}
    1078:	strcs	r0, [r0], #-2576	; 0xfffff5f0
    107c:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1080:	strmi	lr, [r1], -fp, ror #13
    1084:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
    1088:	stcl	7, cr15, [r0], #1020	; 0x3fc
    108c:			; <UNDEFINED> instruction: 0x4638e713
    1090:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1094:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1098:	strtmi	r2, [r8], -r5, lsl #2
    109c:	ldc	7, cr15, [lr], #1020	; 0x3fc
    10a0:	vmull.p8	<illegal reg q8.5>, d0, d4
    10a4:	blls	16143c <set_scsi_pt_cdb@plt+0x1608ac>
    10a8:			; <UNDEFINED> instruction: 0xf77f42a3
    10ac:	popmi	{r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    10b0:	bls	1529e4 <set_scsi_pt_cdb@plt+0x151e54>
    10b4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    10b8:	stcl	7, cr15, [r8], {255}	; 0xff
    10bc:			; <UNDEFINED> instruction: 0xf1c7e6cd
    10c0:	strbmi	r0, [r8], -r0, lsl #18
    10c4:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    10c8:	strmi	r4, [r2], -r1, lsr #12
    10cc:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
    10d0:	ldc	7, cr15, [ip], #1020	; 0x3fc
    10d4:	ldmmi	r5!, {r0, r2, r3, r8, r9, sl, sp, lr, pc}
    10d8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    10dc:	stcl	7, cr15, [r6], #1020	; 0x3fc
    10e0:			; <UNDEFINED> instruction: 0xf47f2800
    10e4:	ldmmi	r2!, {r1, r4, r6, r7, r9, sl, fp, sp, pc}
    10e8:			; <UNDEFINED> instruction: 0xf7ff4478
    10ec:			; <UNDEFINED> instruction: 0xe6ccecb0
    10f0:	mullt	r0, r9, r8
    10f4:	eoreq	pc, sp, #-1073741782	; 0xc000002a
    10f8:	bleq	3d848 <set_scsi_pt_cdb@plt+0x3ccb8>
    10fc:	bleq	bbe30 <set_scsi_pt_cdb@plt+0xbb2a0>
    1100:	stmiami	ip!, {r2, r3, r7, r9, sl, sp, lr, pc}
    1104:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1108:	stc	7, cr15, [r0], #1020	; 0x3fc
    110c:	umaalcc	pc, r3, sp, r8	; <UNPREDICTABLE>
    1110:	ldmdals	r3, {r0, r1, r3, r4, r8, r9, fp, ip, sp, pc}
    1114:	bls	5129a0 <set_scsi_pt_cdb@plt+0x511e10>
    1118:	stmib	sp, {r0, r4, r8, r9, fp, ip, pc}^
    111c:	stmiami	r6!, {r0, sp}
    1120:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
    1124:	tstcs	r6, #3620864	; 0x374000
    1128:	ldc	7, cr15, [r0], {255}	; 0xff
    112c:	stmdals	fp, {r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
    1130:	stmdacs	r0, {r2, r3, r5, r6, r9, lr}
    1134:	mcrge	4, 5, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
    1138:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    113c:			; <UNDEFINED> instruction: 0xe68e46b8
    1140:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1144:	ldmmi	sp, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
    1148:			; <UNDEFINED> instruction: 0xf7ff4478
    114c:	ldrb	lr, [r8], r0, lsl #25
    1150:	streq	pc, [r0], #-456	; 0xfffffe38
    1154:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    1158:	ldmmi	r9, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    115c:	ldrbtmi	r9, [r8], #-2329	; 0xfffff6e7
    1160:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1164:	ldmmi	r7, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1168:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    116c:	subsge	pc, r8, #14614528	; 0xdf0000
    1170:			; <UNDEFINED> instruction: 0xf7ff4478
    1174:	ldrbtmi	lr, [sl], #3180	; 0xc6c
    1178:	blne	7f1d0 <set_scsi_pt_cdb@plt+0x7e640>
    117c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1180:			; <UNDEFINED> instruction: 0xf7ff4650
    1184:			; <UNDEFINED> instruction: 0xf1b9ec64
    1188:	mvnsle	r0, r0, lsl pc
    118c:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
    1190:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1194:			; <UNDEFINED> instruction: 0xf77f2e02
    1198:	stcls	15, cr10, [r5], {82}	; 0x52
    119c:			; <UNDEFINED> instruction: 0xf77f2c00
    11a0:	stmmi	fp, {r1, r2, r3, r6, r8, r9, sl, fp, sp, pc}
    11a4:			; <UNDEFINED> instruction: 0xf7ff4478
    11a8:	stmdals	r6, {r1, r4, r6, sl, fp, sp, lr, pc}
    11ac:	andcs	r4, r1, #34603008	; 0x2100000
    11b0:	stcl	7, cr15, [sl], {255}	; 0xff
    11b4:	stcls	7, cr14, [lr], {67}	; 0x43
    11b8:	rsbsle	r2, r9, lr, lsl #24
    11bc:	stccs	12, cr13, [r3], {52}	; 0x34
    11c0:	mnfez	f5, #1.0
    11c4:			; <UNDEFINED> instruction: 0xf7ff0a10
    11c8:	bge	33c470 <set_scsi_pt_cdb@plt+0x33b8e0>
    11cc:	stmdals	r7, {r0, r9, sl, lr}
    11d0:	ldcl	7, cr15, [r8], {255}	; 0xff
    11d4:	rsbsle	r2, r3, r0, lsl #16
    11d8:	movwcs	lr, #51677	; 0xc9dd
    11dc:			; <UNDEFINED> instruction: 0x4691487d
    11e0:	ldrbtmi	r4, [r8], #-1690	; 0xfffff966
    11e4:	bls	3b920 <set_scsi_pt_cdb@plt+0x3ad90>
    11e8:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    11ec:	cdp	12, 1, cr9, cr8, cr14, {0}
    11f0:			; <UNDEFINED> instruction: 0xf7ff0a10
    11f4:	stccs	12, cr14, [r0], {110}	; 0x6e
    11f8:	mcrge	4, 1, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    11fc:			; <UNDEFINED> instruction: 0xf43f2c03
    1200:			; <UNDEFINED> instruction: 0xf1a4ae2c
    1204:	blcs	41e44 <set_scsi_pt_cdb@plt+0x412b4>
    1208:	mcrge	6, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    120c:			; <UNDEFINED> instruction: 0x901cf8dd
    1210:	cmpcs	r0, r3, lsr r6
    1214:	strbmi	r4, [sl], -r0, lsr #12
    1218:	stc	7, cr15, [sl], {255}	; 0xff
    121c:	strbmi	r4, [r9], -lr, ror #16
    1220:			; <UNDEFINED> instruction: 0xf7ff4478
    1224:			; <UNDEFINED> instruction: 0xe618ec14
    1228:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
    122c:			; <UNDEFINED> instruction: 0xf67f2b01
    1230:	cdp	15, 1, cr10, cr8, cr2, {1}
    1234:			; <UNDEFINED> instruction: 0xf7ff0a10
    1238:	strb	lr, [r2, ip, asr #24]!
    123c:	beq	43caa4 <set_scsi_pt_cdb@plt+0x43bf14>
    1240:	bl	ff53f244 <set_scsi_pt_cdb@plt+0xff53e6b4>
    1244:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1248:	ldrb	r4, [r0, r4, lsl #12]
    124c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    1250:	bl	fff3f254 <set_scsi_pt_cdb@plt+0xfff3e6c4>
    1254:			; <UNDEFINED> instruction: 0xf7ff200c
    1258:	strmi	lr, [r4], -lr, asr #24
    125c:	stmdami	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    1260:	ldrbmi	r4, [r2], -fp, asr #12
    1264:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1268:	bl	ffc3f26c <set_scsi_pt_cdb@plt+0xffc3e6dc>
    126c:	ldmdami	sp, {r0, r2, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    1270:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1274:	bl	ffabf278 <set_scsi_pt_cdb@plt+0xffabe6e8>
    1278:	ldmdami	fp, {r0, r1, r2, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    127c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1280:	bl	ff93f284 <set_scsi_pt_cdb@plt+0xff93e6f4>
    1284:	ldmdami	r9, {r0, r3, r5, r6, r7, r8, sl, sp, lr, pc}^
    1288:	blls	652bd8 <set_scsi_pt_cdb@plt+0x652048>
    128c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1290:	bl	ff73f294 <set_scsi_pt_cdb@plt+0xff73e704>
    1294:	cdp	5, 1, cr14, cr8, cr1, {7}
    1298:			; <UNDEFINED> instruction: 0xf7ff0a10
    129c:	stccs	12, cr14, [r0], {26}
    12a0:	ldrb	sp, [sl, #431]	; 0x1af
    12a4:	ldmdbls	r9, {r1, r4, r6, fp, lr}
    12a8:			; <UNDEFINED> instruction: 0xf7ff4478
    12ac:	ldrb	lr, [r4, #3024]	; 0xbd0
    12b0:	blls	26f830 <set_scsi_pt_cdb@plt+0x26eca0>
    12b4:	mnfem	f3, #3.0
    12b8:			; <UNDEFINED> instruction: 0xf7ff0a10
    12bc:	strb	lr, [ip, #3082]	; 0xc0a
    12c0:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
    12c4:	bl	ff0bf2c8 <set_scsi_pt_cdb@plt+0xff0be738>
    12c8:	mrc	7, 0, lr, cr8, cr0, {4}
    12cc:			; <UNDEFINED> instruction: 0xf7ff0a10
    12d0:	bge	33c368 <set_scsi_pt_cdb@plt+0x33b7d8>
    12d4:	stmdals	r7, {r0, r9, sl, lr}
    12d8:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    12dc:	ldmib	sp, {r4, r6, r8, ip, sp, pc}^
    12e0:	stmdami	r5, {r2, r3, r8, r9, sp}^
    12e4:			; <UNDEFINED> instruction: 0x469a4691
    12e8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    12ec:			; <UNDEFINED> instruction: 0xf7ff9a00
    12f0:	strb	lr, [r0, lr, lsr #23]!
    12f4:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    12f8:	bl	fea3f2fc <set_scsi_pt_cdb@plt+0xfea3e76c>
    12fc:	stmdami	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1300:			; <UNDEFINED> instruction: 0xf7ff4478
    1304:	ldrb	lr, [fp, #2980]	; 0xba4
    1308:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
    130c:	bl	fe7bf310 <set_scsi_pt_cdb@plt+0xfe7be780>
    1310:	ldmdami	sp!, {r0, r4, r6, r7, r8, sl, sp, lr, pc}
    1314:			; <UNDEFINED> instruction: 0xf7ff4478
    1318:	strb	lr, [ip, #2970]	; 0xb9a
    131c:	bl	fe43f320 <set_scsi_pt_cdb@plt+0xfe43e790>
    1320:			; <UNDEFINED> instruction: 0xf04f483a
    1324:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    1328:	bl	fe43f32c <set_scsi_pt_cdb@plt+0xfe43e79c>
    132c:	movwls	sl, #31523	; 0x7b23
    1330:	ldcmi	7, cr14, [r7], #-432	; 0xfffffe50
    1334:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
    1338:	eorne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    133c:			; <UNDEFINED> instruction: 0xf7ff4620
    1340:	ldmdavs	fp!, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    1344:	eorsvs	r3, fp, r1, lsl #6
    1348:	lfmle	f4, 2, [r5], #628	; 0x274
    134c:	svclt	0x0000e5b3
    1350:	andeq	r2, r1, r4, lsl #7
    1354:	andeq	r0, r0, r8, lsr #1
    1358:	andeq	r2, r1, r2, asr #8
    135c:	andeq	r0, r0, lr, lsr sl
    1360:	andeq	r2, r1, r4, asr r3
    1364:	andeq	r0, r0, r0, asr #1
    1368:	andeq	r1, r0, r4, lsr r1
    136c:	andeq	r1, r0, r6, ror #1
    1370:	muleq	r0, sl, r0
    1374:	andeq	r1, r0, r6, asr #32
    1378:	andeq	r0, r0, r4, asr #17
    137c:	andeq	r0, r0, r8, lsr #17
    1380:	andeq	r0, r0, ip, lsr #1
    1384:	andeq	r1, r0, ip, lsl r1
    1388:	andeq	r2, r1, r6, lsr #1
    138c:	andeq	r0, r0, ip, ror #30
    1390:	muleq	r0, r6, r7
    1394:	andeq	r0, r0, r0, lsr #31
    1398:	andeq	r0, r0, lr, lsr #31
    139c:	andeq	r1, r0, lr, lsl r0
    13a0:	andeq	r0, r0, r2, ror sp
    13a4:	andeq	r0, r0, r2, lsr #30
    13a8:	strdeq	r0, [r0], -r6
    13ac:	andeq	r1, r0, r2, lsl #1
    13b0:	muleq	r0, r4, r0
    13b4:	ldrdeq	r0, [r0], -sl
    13b8:	andeq	r0, r0, lr, lsl #28
    13bc:	andeq	r0, r0, r0, lsr sp
    13c0:	andeq	r0, r0, sl, asr #27
    13c4:	andeq	r0, r0, r8, asr #29
    13c8:	ldrdeq	r0, [r0], -lr
    13cc:	andeq	r0, r0, r2, lsr #25
    13d0:			; <UNDEFINED> instruction: 0x00000eb8
    13d4:	andeq	r0, r0, lr, lsr #29
    13d8:	andeq	r0, r0, r8, lsl #30
    13dc:	andeq	r0, r0, sl, asr sp
    13e0:	andeq	r0, r0, r2, ror sp
    13e4:	andeq	r0, r0, lr, asr #26
    13e8:	andeq	r0, r0, r2, asr #26
    13ec:	andeq	r0, r0, sl, asr #26
    13f0:	andeq	r0, r0, r8, lsl sp
    13f4:	andeq	r0, r0, r6, lsl #28
    13f8:	strdeq	r0, [r0], -ip
    13fc:	andeq	r0, r0, sl, lsl lr
    1400:	andeq	r0, r0, r0, asr #20
    1404:	andeq	r0, r0, lr, asr fp
    1408:	andeq	r0, r0, r0, asr #22
    140c:	ldrdeq	r0, [r0], -lr
    1410:	strdeq	r0, [r0], -lr
    1414:	bleq	3d558 <set_scsi_pt_cdb@plt+0x3c9c8>
    1418:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    141c:	strbtmi	fp, [sl], -r2, lsl #24
    1420:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1424:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1428:	ldrmi	sl, [sl], #776	; 0x308
    142c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1430:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1434:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1438:			; <UNDEFINED> instruction: 0xf85a4b06
    143c:	stmdami	r6, {r0, r1, ip, sp}
    1440:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1444:	bl	53f448 <set_scsi_pt_cdb@plt+0x53e8b8>
    1448:	bl	fe43f44c <set_scsi_pt_cdb@plt+0xfe43e8bc>
    144c:	strdeq	r1, [r1], -r0
    1450:	muleq	r0, ip, r0
    1454:	strheq	r0, [r0], -r4
    1458:	strheq	r0, [r0], -r8
    145c:	ldr	r3, [pc, #20]	; 1478 <set_scsi_pt_cdb@plt+0x8e8>
    1460:	ldr	r2, [pc, #20]	; 147c <set_scsi_pt_cdb@plt+0x8ec>
    1464:	add	r3, pc, r3
    1468:	ldr	r2, [r3, r2]
    146c:	cmp	r2, #0
    1470:	bxeq	lr
    1474:	b	a7c <__gmon_start__@plt>
    1478:	ldrdeq	r1, [r1], -r0
    147c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1480:	blmi	1d34a0 <set_scsi_pt_cdb@plt+0x1d2910>
    1484:	bmi	1d266c <set_scsi_pt_cdb@plt+0x1d1adc>
    1488:	addmi	r4, r3, #2063597568	; 0x7b000000
    148c:	andle	r4, r3, sl, ror r4
    1490:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1494:	ldrmi	fp, [r8, -r3, lsl #2]
    1498:	svclt	0x00004770
    149c:			; <UNDEFINED> instruction: 0x00011cb0
    14a0:	andeq	r1, r1, ip, lsr #25
    14a4:	andeq	r1, r1, ip, lsr #21
    14a8:	andeq	r0, r0, r4, lsr #1
    14ac:	stmdbmi	r9, {r3, fp, lr}
    14b0:	bmi	252698 <set_scsi_pt_cdb@plt+0x251b08>
    14b4:	bne	2526a0 <set_scsi_pt_cdb@plt+0x251b10>
    14b8:	svceq	0x00cb447a
    14bc:			; <UNDEFINED> instruction: 0x01a1eb03
    14c0:	andle	r1, r3, r9, asr #32
    14c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    14c8:	ldrmi	fp, [r8, -r3, lsl #2]
    14cc:	svclt	0x00004770
    14d0:	andeq	r1, r1, r4, lsl #25
    14d4:	andeq	r1, r1, r0, lsl #25
    14d8:	andeq	r1, r1, r0, lsl #21
    14dc:	strheq	r0, [r0], -ip
    14e0:	blmi	2ae908 <set_scsi_pt_cdb@plt+0x2add78>
    14e4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    14e8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    14ec:	blmi	26faa0 <set_scsi_pt_cdb@plt+0x26ef10>
    14f0:	ldrdlt	r5, [r3, -r3]!
    14f4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    14f8:			; <UNDEFINED> instruction: 0xf7ff6818
    14fc:			; <UNDEFINED> instruction: 0xf7ffea84
    1500:	blmi	1c1404 <set_scsi_pt_cdb@plt+0x1c0874>
    1504:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1508:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    150c:	andeq	r1, r1, lr, asr #24
    1510:	andeq	r1, r1, r0, asr sl
    1514:	andeq	r0, r0, r0, lsr #1
    1518:	andeq	r1, r1, sl, lsl #22
    151c:	andeq	r1, r1, lr, lsr #24
    1520:	svclt	0x0000e7c4
    1524:	ldmdblt	r9, {r3, r4, r5, r8, sl, ip, sp, pc}^
    1528:			; <UNDEFINED> instruction: 0xf7ff4605
    152c:			; <UNDEFINED> instruction: 0x1e04ea9c
    1530:	strtmi	sp, [r0], -r8, lsl #22
    1534:	b	183f538 <set_scsi_pt_cdb@plt+0x183e9a8>
    1538:	blle	44b540 <set_scsi_pt_cdb@plt+0x44a9b0>
    153c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    1540:	ldrb	r2, [r6, r0, lsl #8]!
    1544:	b	fefbf548 <set_scsi_pt_cdb@plt+0xfefbe9b8>
    1548:	streq	pc, [lr], #-111	; 0xffffff91
    154c:			; <UNDEFINED> instruction: 0xf7ff6800
    1550:			; <UNDEFINED> instruction: 0x4629eade
    1554:	stmdami	r6, {r1, r9, sl, lr}
    1558:			; <UNDEFINED> instruction: 0xf7ff4478
    155c:			; <UNDEFINED> instruction: 0xe7edea78
    1560:			; <UNDEFINED> instruction: 0xf06f4804
    1564:	ldrbtmi	r0, [r8], #-1038	; 0xfffffbf2
    1568:	b	1dbf56c <set_scsi_pt_cdb@plt+0x1dbe9dc>
    156c:	svclt	0x0000e7e6
    1570:	andeq	r0, r0, ip, rrx
    1574:	andeq	r0, r0, sl, lsl #1
    1578:	mvnsmi	lr, #737280	; 0xb4000
    157c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1580:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1584:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1588:	b	83f58c <set_scsi_pt_cdb@plt+0x83e9fc>
    158c:	blne	1d92788 <set_scsi_pt_cdb@plt+0x1d91bf8>
    1590:	strhle	r1, [sl], -r6
    1594:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1598:	svccc	0x0004f855
    159c:	strbmi	r3, [sl], -r1, lsl #8
    15a0:	ldrtmi	r4, [r8], -r1, asr #12
    15a4:	adcmi	r4, r6, #152, 14	; 0x2600000
    15a8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    15ac:	svclt	0x000083f8
    15b0:	andeq	r1, r1, r6, lsr #17
    15b4:	muleq	r1, ip, r8
    15b8:	svclt	0x00004770

Disassembly of section .fini:

000015bc <.fini>:
    15bc:	push	{r3, lr}
    15c0:	pop	{r3, pc}
