//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.01
//Created Time: Mon Dec 06 09:29:20 2021

module apsram_top(
	clk,
	memory_clk,
	rst_n,
	pll_lock,
	wr_data,
	wr_en,
	addr,
	cmd,
	cmd_en,
	data_mask,
	burst_num,
	O_apsram_ck,
	O_apsram_cs_n,
	rd_data,
	rd_data_valid,
	init_calib,
	clk_out,
	cmd_rdy,
	IO_apsram_dq,
	IO_apsram_dqsm
);
input clk;
input memory_clk;
input rst_n;
input pll_lock;
input [31:0] wr_data;
input wr_en;
input [25:0] addr;
input cmd;
input cmd_en;
input [3:0] data_mask;
input [9:0] burst_num;
output O_apsram_ck;
output [1:0] O_apsram_cs_n;
output [31:0] rd_data;
output rd_data_valid;
output init_calib;
output clk_out;
output cmd_rdy;
inout [7:0] IO_apsram_dq;
inout [1:0] IO_apsram_dqsm;
wire GND;
wire [7:0] IO_apsram_dq;
wire [1:0] IO_apsram_dqsm;
wire O_apsram_ck;
wire [1:0] O_apsram_cs_n;
wire SDTAP;
wire Tvcs_done_Z;
wire VALUE;
wire VCC;
wire [25:0] addr;
wire [15:0] addr_d;
wire [9:0] burst_num;
wire [2:2] burst_num_calib;
wire [9:0] burst_num_d;
wire \c_state.IDLE ;
wire calib;
wire clk;
wire clk_out;
wire clk_x2;
wire cmd;
wire cmd_calib;
wire cmd_en;
wire cmd_en_calib;
wire cmd_en_d;
wire cmd_rdy;
wire config_done_Z;
wire [3:3] cs_memsync;
wire [3:0] data_mask;
wire [3:0] data_mask_d;
wire ddr_rsti;
wire dll_lock;
wire dll_rsti;
wire [7:0] dll_step;
wire init_calib;
wire init_cs_Z;
wire [31:13] init_dq_Z;
wire memory_clk;
wire n150_5;
wire n151_5;
wire n152_5;
wire n153_5;
wire n154_5;
wire n155_5;
wire n156_5;
wire n157_5;
wire n158_5;
wire n159_5;
wire n160_5;
wire n161_5;
wire n162_5;
wire n163_5;
wire n164_5;
wire n165_5;
wire n166_5;
wire n167_5;
wire n168_5;
wire n169_5;
wire n170_5;
wire n171_5;
wire n172_5;
wire n173_5;
wire n174_5;
wire n175_5;
wire n176_5;
wire n177_5;
wire n178_5;
wire n179_5;
wire n180_5;
wire n181_5;
wire n279_5;
wire n458_6;
wire n465_6;
wire pll_lock;
wire [31:0] rd_data;
wire [31:0] rd_data_d;
wire rd_data_valid;
wire rd_data_valid_calib;
wire rd_data_valid_d;
wire rd_data_valid_d0_Z;
wire [31:0] rdbk_data_d0;
wire readd_Z;
wire ready;
wire rst_n;
wire stop;
wire uddcntln;
wire [31:0] wr_data;
wire [31:26] wr_data_calib;
wire [31:0] wr_data_d;
wire wr_en;
wire wr_en_calib;
wire wr_en_d;
wire \u_psram_wd/n212_11 ;
wire \u_psram_wd/n292_5 ;
wire \u_psram_wd/dll_lock_d ;
wire \u_psram_wd/dll_lock_d0 ;
wire \u_psram_wd/iodelay_ck_1_DF ;
wire \u_psram_wd/n202_20_SUM ;
wire \u_psram_wd/n202_24 ;
wire \u_psram_wd/n202_21_SUM ;
wire \u_psram_wd/n202_26 ;
wire \u_psram_wd/n202_22_SUM ;
wire \u_psram_wd/n202_28 ;
wire \u_psram_wd/n202_23_SUM ;
wire \u_psram_wd/n202_30 ;
wire \u_psram_wd/n202_24_SUM ;
wire \u_psram_wd/n202_32 ;
wire \u_psram_wd/n202_25_SUM ;
wire \u_psram_wd/n202_34 ;
wire \u_psram_wd/n202_26_SUM ;
wire \u_psram_wd/n202_36 ;
wire \u_psram_wd/n202_27_SUM ;
wire \u_psram_wd/n202_38 ;
wire \u_psram_wd/n211_1 ;
wire \u_psram_wd/n211_2 ;
wire \u_psram_wd/n210_1 ;
wire \u_psram_wd/n210_2 ;
wire \u_psram_wd/n209_1 ;
wire \u_psram_wd/n209_2 ;
wire \u_psram_wd/n208_1 ;
wire \u_psram_wd/n208_2 ;
wire \u_psram_wd/n207_1 ;
wire \u_psram_wd/n207_2 ;
wire \u_psram_wd/n206_1 ;
wire \u_psram_wd/n206_2 ;
wire \u_psram_wd/n205_1 ;
wire \u_psram_wd/n205_2 ;
wire \u_psram_wd/n204_1 ;
wire \u_psram_wd/n204_0_COUT ;
wire [7:0] \u_psram_wd/in_dq ;
wire [1:0] \u_psram_wd/in_dqs ;
wire [8:0] \u_psram_wd/step ;
wire [0:0] \u_psram_wd/clk_out_d_0 ;
wire [7:0] \u_psram_wd/in_dq_p ;
wire [7:0] \u_psram_wd/DF_d ;
wire [1:0] \u_psram_wd/o_dm ;
wire [1:0] \u_psram_wd/o_dmts ;
wire [1:0] \u_psram_wd/wr_cs ;
wire [7:0] \u_psram_wd/oser4_dq ;
wire [7:0] \u_psram_wd/oser4_dqts ;
wire [0:0] \u_psram_wd/clk_out ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n158_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n159_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n160_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n161_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n162_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n163_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n164_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n165_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n166_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n726_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n748_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_db ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n837_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n838_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n840_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n841_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n842_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n844_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n845_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n846_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n848_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n849_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n850_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n852_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n853_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n854_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n856_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n857_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n858_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n860_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n861_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n862_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n864_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n865_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n866_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n867_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n868_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n907_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n915_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n935_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n936_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n937_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n938_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n939_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n940_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n941_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n942_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n943_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n944_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n945_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n946_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n947_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n948_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n949_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n950_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n951_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n952_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n953_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n954_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n955_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n956_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n957_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n958_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n959_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n960_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n961_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n962_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n963_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n964_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n965_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n966_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n967_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n968_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1101_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n784_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_20 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA0_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA0_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA1_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_LA_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_20 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_20 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA1_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_LA_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_20 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_20 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n839_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n843_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n847_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n851_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n855_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n859_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n863_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1083_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1082_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n537_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n536_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n519_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n425_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n424_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n423_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n422_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n421_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n420_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n419_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n418_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n417_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n143_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n135_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n726_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_9 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_9 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_10 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_11 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_9 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_9 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n423_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n420_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n417_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_12 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_13 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_14 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_15 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_16 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_17 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_18 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_23 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_24 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_22 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_22 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_19 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_20 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_21 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_22 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_23 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_24 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_25 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n787_7 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n794_7 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n419_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n422_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_24 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n137_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n145_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n136_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n141_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n142_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n144_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n146_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n147_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n148_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n149_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n150_9 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n426_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n520_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_13 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n538_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_10 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1084_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n1085_8 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_stb ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1b ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40_1_Q1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41_1_Q1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n698_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n785_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n792_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n475_7 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/n506_7 ;
wire [15:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 ;
wire [9:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 ;
wire [3:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 ;
wire [31:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d ;
wire [31:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq ;
wire [4:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid ;
wire [1:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 ;
wire [31:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg ;
wire [9:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt ;
wire [1:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt ;
wire [2:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt ;
wire [4:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/ss ;
wire [31:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 ;
wire [3:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n11_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_4 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_5 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n7_6 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_0_2 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_1_2 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_2_2 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_3_0_COUT ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_0_2 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_1_2 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_2_2 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_3_0_COUT ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_1_SUM ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_1_SUM ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_3 ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_1_SUM ;
wire \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_3 ;
wire [3:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin ;
wire [3:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin ;
wire [3:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next ;
wire [3:0] \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next ;
wire \u_psram_init/n430_3 ;
wire \u_psram_init/n941_3 ;
wire \u_psram_init/n986_3 ;
wire \u_psram_init/n2149_3 ;
wire \u_psram_init/n1418_3 ;
wire \u_psram_init/n1435_4 ;
wire \u_psram_init/n1456_3 ;
wire \u_psram_init/n1471_3 ;
wire \u_psram_init/n1649_3 ;
wire \u_psram_init/n1650_3 ;
wire \u_psram_init/n1651_3 ;
wire \u_psram_init/n1652_3 ;
wire \u_psram_init/n1653_3 ;
wire \u_psram_init/n1654_3 ;
wire \u_psram_init/n1655_3 ;
wire \u_psram_init/n1656_3 ;
wire \u_psram_init/n1657_3 ;
wire \u_psram_init/n1658_3 ;
wire \u_psram_init/n1659_3 ;
wire \u_psram_init/n1660_3 ;
wire \u_psram_init/n1661_3 ;
wire \u_psram_init/n1662_3 ;
wire \u_psram_init/n1663_3 ;
wire \u_psram_init/n1664_3 ;
wire \u_psram_init/n1665_3 ;
wire \u_psram_init/n1666_3 ;
wire \u_psram_init/n1667_3 ;
wire \u_psram_init/n1668_3 ;
wire \u_psram_init/n1669_3 ;
wire \u_psram_init/n1670_3 ;
wire \u_psram_init/n1671_3 ;
wire \u_psram_init/n1672_3 ;
wire \u_psram_init/n1673_3 ;
wire \u_psram_init/n1674_3 ;
wire \u_psram_init/n1675_3 ;
wire \u_psram_init/n1676_3 ;
wire \u_psram_init/n1677_3 ;
wire \u_psram_init/n1678_3 ;
wire \u_psram_init/n1679_3 ;
wire \u_psram_init/n1680_3 ;
wire \u_psram_init/n1826_3 ;
wire \u_psram_init/n1850_3 ;
wire \u_psram_init/waite_cnt_2_8 ;
wire \u_psram_init/wr_data_31_5 ;
wire \u_psram_init/wr_en_5 ;
wire \u_psram_init/read_calibration[0].wr_ptr_2_8 ;
wire \u_psram_init/VALUE_0_5 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_8 ;
wire \u_psram_init/n_state.IDLE_30 ;
wire \u_psram_init/n_state.TVCS_WAITE_31 ;
wire \u_psram_init/n_state.CLK_WAITE_30 ;
wire \u_psram_init/n_state.GRST_31 ;
wire \u_psram_init/n_state.GRST_WAITE_30 ;
wire \u_psram_init/n_state.CONFIG_MR0_30 ;
wire \u_psram_init/n_state.CONFIG_MR0_WAITE_31 ;
wire \u_psram_init/n_state.CONFIG_MR4_31 ;
wire \u_psram_init/n_state.CONFIG_MR4_WAITE_31 ;
wire \u_psram_init/n_state.CONFIG_MR8_31 ;
wire \u_psram_init/n_state.CONFIG_MR8_WAITE_31 ;
wire \u_psram_init/n_state.WRITE_DATA_31 ;
wire \u_psram_init/n_state.READ_CHECK_DATA_31 ;
wire \u_psram_init/n_state.ADJUST_PHASE_WAITE_30 ;
wire \u_psram_init/n_state.ADJUST_PHASE_31 ;
wire \u_psram_init/n_state.INIT_CALIB_WAITE_31 ;
wire \u_psram_init/n_state.ADJUST_DELAY_WAITE_31 ;
wire \u_psram_init/n_state.ADJUST_DELAY_30 ;
wire \u_psram_init/n_state.INIT_CALIB_DONE_31 ;
wire \u_psram_init/n1592_5 ;
wire \u_psram_init/n1591_5 ;
wire \u_psram_init/n1589_5 ;
wire \u_psram_init/n1588_5 ;
wire \u_psram_init/n1587_5 ;
wire \u_psram_init/n1406_6 ;
wire \u_psram_init/n1405_6 ;
wire \u_psram_init/n1372_5 ;
wire \u_psram_init/n1370_5 ;
wire \u_psram_init/n1292_5 ;
wire \u_psram_init/n1291_5 ;
wire \u_psram_init/n1289_5 ;
wire \u_psram_init/n1288_5 ;
wire \u_psram_init/n1286_5 ;
wire \u_psram_init/n1285_5 ;
wire \u_psram_init/n1284_5 ;
wire \u_psram_init/n1140_6 ;
wire \u_psram_init/n554_6 ;
wire \u_psram_init/n553_6 ;
wire \u_psram_init/n552_6 ;
wire \u_psram_init/n464_5 ;
wire \u_psram_init/n463_5 ;
wire \u_psram_init/n462_5 ;
wire \u_psram_init/n461_5 ;
wire \u_psram_init/n460_5 ;
wire \u_psram_init/n459_5 ;
wire \u_psram_init/n458_5 ;
wire \u_psram_init/n455_5 ;
wire \u_psram_init/n454_5 ;
wire \u_psram_init/n452_5 ;
wire \u_psram_init/n1455_5 ;
wire \u_psram_init/n1454_5 ;
wire \u_psram_init/n1144_5 ;
wire \u_psram_init/n954_5 ;
wire \u_psram_init/n952_5 ;
wire \u_psram_init/n587_5 ;
wire \u_psram_init/n584_5 ;
wire \u_psram_init/n583_5 ;
wire \u_psram_init/n450_5 ;
wire \u_psram_init/n1768_5 ;
wire \u_psram_init/n1767_5 ;
wire \u_psram_init/n1766_5 ;
wire \u_psram_init/n1765_5 ;
wire \u_psram_init/n1764_5 ;
wire \u_psram_init/n1763_5 ;
wire \u_psram_init/n1762_5 ;
wire \u_psram_init/n1761_5 ;
wire \u_psram_init/n1760_5 ;
wire \u_psram_init/n1759_5 ;
wire \u_psram_init/n1758_5 ;
wire \u_psram_init/n1757_5 ;
wire \u_psram_init/n1756_5 ;
wire \u_psram_init/n1755_5 ;
wire \u_psram_init/n1754_5 ;
wire \u_psram_init/n1753_5 ;
wire \u_psram_init/n1752_5 ;
wire \u_psram_init/n1751_5 ;
wire \u_psram_init/n1750_5 ;
wire \u_psram_init/n1749_5 ;
wire \u_psram_init/n1748_5 ;
wire \u_psram_init/n1747_5 ;
wire \u_psram_init/n1746_5 ;
wire \u_psram_init/n1745_5 ;
wire \u_psram_init/n1744_5 ;
wire \u_psram_init/n1743_5 ;
wire \u_psram_init/n1742_5 ;
wire \u_psram_init/n1741_5 ;
wire \u_psram_init/n1740_5 ;
wire \u_psram_init/n1739_5 ;
wire \u_psram_init/n1738_5 ;
wire \u_psram_init/n1148_5 ;
wire \u_psram_init/n762_4 ;
wire \u_psram_init/n761_5 ;
wire \u_psram_init/n749_5 ;
wire \u_psram_init/n430_4 ;
wire \u_psram_init/n430_5 ;
wire \u_psram_init/n430_6 ;
wire \u_psram_init/n430_7 ;
wire \u_psram_init/n533_4 ;
wire \u_psram_init/n2177_4 ;
wire \u_psram_init/n833_4 ;
wire \u_psram_init/n986_4 ;
wire \u_psram_init/n1356_4 ;
wire \u_psram_init/n1356_5 ;
wire \u_psram_init/n1435_5 ;
wire \u_psram_init/n1471_4 ;
wire \u_psram_init/n1471_5 ;
wire \u_psram_init/n1471_6 ;
wire \u_psram_init/n1616_4 ;
wire \u_psram_init/n1616_5 ;
wire \u_psram_init/n1616_6 ;
wire \u_psram_init/n1650_4 ;
wire \u_psram_init/n1651_4 ;
wire \u_psram_init/n1652_4 ;
wire \u_psram_init/n1653_4 ;
wire \u_psram_init/n1654_4 ;
wire \u_psram_init/n1655_4 ;
wire \u_psram_init/n1656_4 ;
wire \u_psram_init/n1657_4 ;
wire \u_psram_init/n1665_4 ;
wire \u_psram_init/n1673_4 ;
wire \u_psram_init/GRST_cnt_1_9 ;
wire \u_psram_init/waite_cnt_2_9 ;
wire \u_psram_init/tRST_cnt_7_9 ;
wire \u_psram_init/wr_data_31_6 ;
wire \u_psram_init/burst_num_2_6 ;
wire \u_psram_init/burst_num_2_7 ;
wire \u_psram_init/read_over_9 ;
wire \u_psram_init/read_over_10 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_9 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_10 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_11 ;
wire \u_psram_init/n_state.IDLE_31 ;
wire \u_psram_init/n_state.CLK_WAITE_31 ;
wire \u_psram_init/n_state.CONFIG_MR0_31 ;
wire \u_psram_init/n_state.CONFIG_MR0_WAITE_32 ;
wire \u_psram_init/n_state.ADJUST_PHASE_WAITE_31 ;
wire \u_psram_init/n_state.ADJUST_PHASE_WAITE_32 ;
wire \u_psram_init/n_state.ADJUST_PHASE_WAITE_33 ;
wire \u_psram_init/n_state.ADJUST_DELAY_WAITE_32 ;
wire \u_psram_init/n_state.ADJUST_DELAY_31 ;
wire \u_psram_init/n_state.ADJUST_DELAY_32 ;
wire \u_psram_init/n1590_6 ;
wire \u_psram_init/n1404_7 ;
wire \u_psram_init/n1373_6 ;
wire \u_psram_init/n1290_6 ;
wire \u_psram_init/n1285_6 ;
wire \u_psram_init/n461_6 ;
wire \u_psram_init/n458_6 ;
wire \u_psram_init/n457_6 ;
wire \u_psram_init/n453_6 ;
wire \u_psram_init/n451_6 ;
wire \u_psram_init/n588_6 ;
wire \u_psram_init/n587_6 ;
wire \u_psram_init/n586_6 ;
wire \u_psram_init/n585_6 ;
wire \u_psram_init/n761_6 ;
wire \u_psram_init/n2177_5 ;
wire \u_psram_init/n2177_6 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_12 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_13 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_14 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_15 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_16 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_17 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_18 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_19 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_20 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_21 ;
wire \u_psram_init/n_state.IDLE_32 ;
wire \u_psram_init/n_state.IDLE_33 ;
wire \u_psram_init/n_state.IDLE_34 ;
wire \u_psram_init/n_state.IDLE_35 ;
wire \u_psram_init/n_state.READ_CHECK_DATA_33 ;
wire \u_psram_init/n_state.ADJUST_PHASE_WAITE_34 ;
wire \u_psram_init/n_state.ADJUST_DELAY_33 ;
wire \u_psram_init/n455_7 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_22 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_23 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_24 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_25 ;
wire \u_psram_init/read_calibration[0].check_cnt_5_26 ;
wire \u_psram_init/n_state.IDLE_36 ;
wire \u_psram_init/n_state.IDLE_37 ;
wire \u_psram_init/n1284_8 ;
wire \u_psram_init/SDTAP_0_7 ;
wire \u_psram_init/n1850_6 ;
wire \u_psram_init/n455_9 ;
wire \u_psram_init/n588_8 ;
wire \u_psram_init/n_state.READ_CHECK_DATA_35 ;
wire \u_psram_init/n_state.CONFIG_MR0_34 ;
wire \u_psram_init/read_cnt_8_10 ;
wire \u_psram_init/n1141_8 ;
wire \u_psram_init/n1143_8 ;
wire \u_psram_init/n1288_8 ;
wire \u_psram_init/n1290_8 ;
wire \u_psram_init/n1371_8 ;
wire \u_psram_init/n1373_8 ;
wire \u_psram_init/read_calibration[0].wr_ptr_2_11 ;
wire \u_psram_init/n1404_9 ;
wire \u_psram_init/n1588_8 ;
wire \u_psram_init/n1590_8 ;
wire \u_psram_init/n453_8 ;
wire \u_psram_init/n585_8 ;
wire \u_psram_init/n941_6 ;
wire \u_psram_init/n953_7 ;
wire \u_psram_init/burst_num_2_9 ;
wire \u_psram_init/n1356_7 ;
wire \u_psram_init/n1616_8 ;
wire \u_psram_init/n451_8 ;
wire \u_psram_init/n456_7 ;
wire \u_psram_init/n457_8 ;
wire \u_psram_init/n533_6 ;
wire \u_psram_init/n1287_7 ;
wire \u_psram_init/read_over_12 ;
wire \u_psram_init/n629_8 ;
wire \u_psram_init/n955_7 ;
wire \u_psram_init/n589_7 ;
wire \u_psram_init/n833_6 ;
wire \u_psram_init/n772_7 ;
wire \u_psram_init/n1481_8 ;
wire \u_psram_init/n2167_5 ;
wire \u_psram_init/n1699_8 ;
wire \u_psram_init/n2177_8 ;
wire \u_psram_init/n465_8 ;
wire \u_psram_init/tvcs_cnt_15_10 ;
wire \u_psram_init/n518_9 ;
wire \u_psram_init/n519_9 ;
wire \u_psram_init/n586_9 ;
wire \u_psram_init/tRST_cnt_7_14 ;
wire \u_psram_init/n590_10 ;
wire \u_psram_init/n628_9 ;
wire \u_psram_init/MR_cnt_1_12 ;
wire \u_psram_init/n950_8 ;
wire \u_psram_init/timer_cnt0_5_15 ;
wire \u_psram_init/n951_8 ;
wire \u_psram_init/n1371_11 ;
wire \u_psram_init/timer_cnt1_5_12 ;
wire \u_psram_init/n1374_8 ;
wire \u_psram_init/n1375_8 ;
wire \u_psram_init/c_state.TVCS_WAITE ;
wire \u_psram_init/c_state.CLK_WAITE ;
wire \u_psram_init/c_state.GRST ;
wire \u_psram_init/c_state.GRST_WAITE ;
wire \u_psram_init/c_state.CONFIG_MR0 ;
wire \u_psram_init/c_state.CONFIG_MR0_WAITE ;
wire \u_psram_init/c_state.CONFIG_MR4 ;
wire \u_psram_init/c_state.CONFIG_MR4_WAITE ;
wire \u_psram_init/c_state.CONFIG_MR8 ;
wire \u_psram_init/c_state.CONFIG_MR8_WAITE ;
wire \u_psram_init/c_state.WRITE_DATA ;
wire \u_psram_init/c_state.READ_CHECK_DATA ;
wire \u_psram_init/c_state.ADJUST_PHASE_WAITE ;
wire \u_psram_init/c_state.ADJUST_PHASE ;
wire \u_psram_init/c_state.INIT_CALIB_WAITE ;
wire \u_psram_init/c_state.ADJUST_DELAY_WAITE ;
wire \u_psram_init/c_state.ADJUST_DELAY ;
wire \u_psram_init/c_state.INIT_CALIB_DONE ;
wire \u_psram_init/write_done ;
wire \u_psram_init/rd_data_valid_d_2 ;
wire \u_psram_init/timer_cnt1_clr ;
wire \u_psram_init/phase_over ;
wire \u_psram_init/c_state.IDLE ;
wire \u_psram_init/read_over ;
wire \u_psram_init/n1336_1 ;
wire \u_psram_init/n1336_2 ;
wire \u_psram_init/n1335_1 ;
wire \u_psram_init/n1335_2 ;
wire \u_psram_init/n1334_1 ;
wire \u_psram_init/n1334_2 ;
wire \u_psram_init/n1333_1 ;
wire \u_psram_init/n1333_0_COUT ;
wire \u_psram_init/n1480_1 ;
wire \u_psram_init/n1480_2 ;
wire \u_psram_init/n1479_1 ;
wire \u_psram_init/n1479_2 ;
wire \u_psram_init/n1478_1 ;
wire \u_psram_init/n1478_2 ;
wire \u_psram_init/n1477_1 ;
wire \u_psram_init/n1477_2 ;
wire \u_psram_init/n1476_1 ;
wire \u_psram_init/n1476_2 ;
wire \u_psram_init/n1475_1 ;
wire \u_psram_init/n1475_2 ;
wire \u_psram_init/n1474_1 ;
wire \u_psram_init/n1474_0_COUT ;
wire \u_psram_init/n1698_1 ;
wire \u_psram_init/n1698_2 ;
wire \u_psram_init/n1697_1 ;
wire \u_psram_init/n1697_2 ;
wire \u_psram_init/n1696_1 ;
wire \u_psram_init/n1696_2 ;
wire \u_psram_init/n1695_1 ;
wire \u_psram_init/n1695_0_COUT ;
wire \u_psram_init/calib_0_5 ;
wire \u_psram_init/n1320_7 ;
wire \u_psram_init/n1337_6 ;
wire [1:0] \u_psram_init/ready_d ;
wire [4:0] \u_psram_init/phase_cnt ;
wire [2:0] \u_psram_init/read_calibration[0].add_cnt ;
wire [7:0] \u_psram_init/read_calibration[0].add_cnt0 ;
wire [0:0] \u_psram_init/adjust_over ;
wire [4:0] \u_psram_init/read_calibration[0].times_reg ;
wire [0:0] \u_psram_init/delay_wait_over ;
wire [0:0] \u_psram_init/calib_done ;
wire [15:0] \u_psram_init/tvcs_cnt ;
wire [2:0] \u_psram_init/waite_cnt ;
wire [7:0] \u_psram_init/tRST_cnt ;
wire [1:0] \u_psram_init/MR_cnt ;
wire [5:0] \u_psram_init/timer_cnt0 ;
wire [8:0] \u_psram_init/read_cnt ;
wire [5:0] \u_psram_init/timer_cnt1 ;
wire [2:0] \u_psram_init/read_calibration[0].wr_ptr ;
wire [5:0] \u_psram_init/read_calibration[0].check_cnt ;
wire [31:0] \u_psram_init/read_calibration[0].id_reg ;
wire [1:0] \u_psram_init/GRST_cnt ;
wire \u_psram_sync/n13_3 ;
wire \u_psram_sync/n86_3 ;
wire \u_psram_sync/n348_9 ;
wire \u_psram_sync/n359_10 ;
wire \u_psram_sync/n282_16 ;
wire \u_psram_sync/n293_16 ;
wire \u_psram_sync/n304_16 ;
wire \u_psram_sync/n315_16 ;
wire \u_psram_sync/n326_16 ;
wire \u_psram_sync/n337_16 ;
wire \u_psram_sync/n388_5 ;
wire \u_psram_sync/n387_5 ;
wire \u_psram_sync/n48_5 ;
wire \u_psram_sync/n45_5 ;
wire \u_psram_sync/n44_5 ;
wire \u_psram_sync/n42_5 ;
wire \u_psram_sync/n40_5 ;
wire \u_psram_sync/n37_5 ;
wire \u_psram_sync/n36_5 ;
wire \u_psram_sync/n86_4 ;
wire \u_psram_sync/n86_5 ;
wire \u_psram_sync/n86_6 ;
wire \u_psram_sync/n86_7 ;
wire \u_psram_sync/n348_10 ;
wire \u_psram_sync/n348_11 ;
wire \u_psram_sync/n359_11 ;
wire \u_psram_sync/n359_12 ;
wire \u_psram_sync/n282_19 ;
wire \u_psram_sync/n293_18 ;
wire \u_psram_sync/n304_17 ;
wire \u_psram_sync/n315_17 ;
wire \u_psram_sync/n315_18 ;
wire \u_psram_sync/n326_17 ;
wire \u_psram_sync/n337_17 ;
wire \u_psram_sync/n389_6 ;
wire \u_psram_sync/n388_6 ;
wire \u_psram_sync/n387_6 ;
wire \u_psram_sync/n51_6 ;
wire \u_psram_sync/n49_6 ;
wire \u_psram_sync/n47_6 ;
wire \u_psram_sync/n46_6 ;
wire \u_psram_sync/n44_6 ;
wire \u_psram_sync/n41_6 ;
wire \u_psram_sync/n39_6 ;
wire \u_psram_sync/n38_6 ;
wire \u_psram_sync/n348_12 ;
wire \u_psram_sync/n348_13 ;
wire \u_psram_sync/n359_13 ;
wire \u_psram_sync/n282_20 ;
wire \u_psram_sync/n282_21 ;
wire \u_psram_sync/n282_22 ;
wire \u_psram_sync/n282_23 ;
wire \u_psram_sync/n43_7 ;
wire \u_psram_sync/n39_7 ;
wire \u_psram_sync/n282_25 ;
wire \u_psram_sync/n49_8 ;
wire \u_psram_sync/n293_20 ;
wire \u_psram_sync/n282_27 ;
wire \u_psram_sync/n389_8 ;
wire \u_psram_sync/n38_8 ;
wire \u_psram_sync/n43_9 ;
wire \u_psram_sync/n326_20 ;
wire \u_psram_sync/n46_8 ;
wire \u_psram_sync/n39_12 ;
wire \u_psram_sync/lock_cnt_15_15 ;
wire \u_psram_sync/n41_11 ;
wire \u_psram_sync/n43_14 ;
wire \u_psram_sync/n47_11 ;
wire \u_psram_sync/n50_10 ;
wire \u_psram_sync/n51_11 ;
wire \u_psram_sync/lock_d2 ;
wire [1:0] \u_psram_sync/lock_syn ;
wire [5:2] \u_psram_sync/cs_memsync_0 ;
wire [1:0] \u_psram_sync/flag ;
wire [2:0] \u_psram_sync/count ;
wire [15:0] \u_psram_sync/lock_cnt ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IOBUF \u_psram_wd/dq_iobuf_gen[0].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [0]),
	.OEN(\u_psram_wd/oser4_dqts [0]),
	.IO(IO_apsram_dq[0]),
	.O(\u_psram_wd/in_dq [0])
);
IOBUF \u_psram_wd/dq_iobuf_gen[1].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [1]),
	.OEN(\u_psram_wd/oser4_dqts [1]),
	.IO(IO_apsram_dq[1]),
	.O(\u_psram_wd/in_dq [1])
);
IOBUF \u_psram_wd/dq_iobuf_gen[2].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [2]),
	.OEN(\u_psram_wd/oser4_dqts [2]),
	.IO(IO_apsram_dq[2]),
	.O(\u_psram_wd/in_dq [2])
);
IOBUF \u_psram_wd/dq_iobuf_gen[3].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [3]),
	.OEN(\u_psram_wd/oser4_dqts [3]),
	.IO(IO_apsram_dq[3]),
	.O(\u_psram_wd/in_dq [3])
);
IOBUF \u_psram_wd/dq_iobuf_gen[4].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [4]),
	.OEN(\u_psram_wd/oser4_dqts [4]),
	.IO(IO_apsram_dq[4]),
	.O(\u_psram_wd/in_dq [4])
);
IOBUF \u_psram_wd/dq_iobuf_gen[5].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [5]),
	.OEN(\u_psram_wd/oser4_dqts [5]),
	.IO(IO_apsram_dq[5]),
	.O(\u_psram_wd/in_dq [5])
);
IOBUF \u_psram_wd/dq_iobuf_gen[6].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [6]),
	.OEN(\u_psram_wd/oser4_dqts [6]),
	.IO(IO_apsram_dq[6]),
	.O(\u_psram_wd/in_dq [6])
);
IOBUF \u_psram_wd/dq_iobuf_gen[7].dq_iobuf  (
	.I(\u_psram_wd/oser4_dq [7]),
	.OEN(\u_psram_wd/oser4_dqts [7]),
	.IO(IO_apsram_dq[7]),
	.O(\u_psram_wd/in_dq [7])
);
OBUF \u_psram_wd/u_clk_gen0  (
	.I(\u_psram_wd/clk_out_d_0 [0]),
	.O(O_apsram_ck)
);
IOBUF \u_psram_wd/dqsm_iobuf_gen[0].dqsm_iobuf  (
	.I(\u_psram_wd/o_dm [0]),
	.OEN(\u_psram_wd/o_dmts [0]),
	.IO(IO_apsram_dqsm[0]),
	.O(\u_psram_wd/in_dqs [0])
);
IOBUF \u_psram_wd/dqsm_iobuf_gen[1].dqsm_iobuf  (
	.I(\u_psram_wd/o_dm [1]),
	.OEN(\u_psram_wd/o_dmts [1]),
	.IO(IO_apsram_dqsm[1]),
	.O(\u_psram_wd/in_dqs [1])
);
OBUF \u_psram_wd/cs_iobuf_gen[0].cs_obuf  (
	.I(\u_psram_wd/wr_cs [0]),
	.O(O_apsram_cs_n[0])
);
OBUF \u_psram_wd/cs_iobuf_gen[1].cs_obuf  (
	.I(\u_psram_wd/wr_cs [1]),
	.O(O_apsram_cs_n[1])
);
LUT3 wr_data_d_31_s0 (
	.I0(wr_data[31]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[31])
);
defparam wr_data_d_31_s0.INIT=8'hAC;
LUT3 wr_data_d_30_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[30]),
	.I2(init_calib),
	.F(wr_data_d[30])
);
defparam wr_data_d_30_s0.INIT=8'hCA;
LUT3 wr_data_d_29_s0 (
	.I0(wr_data[29]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[29])
);
defparam wr_data_d_29_s0.INIT=8'hAC;
LUT3 wr_data_d_28_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[28]),
	.I2(init_calib),
	.F(wr_data_d[28])
);
defparam wr_data_d_28_s0.INIT=8'hCA;
LUT3 wr_data_d_27_s0 (
	.I0(wr_data[27]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[27])
);
defparam wr_data_d_27_s0.INIT=8'hAC;
LUT3 wr_data_d_26_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[26]),
	.I2(init_calib),
	.F(wr_data_d[26])
);
defparam wr_data_d_26_s0.INIT=8'hCA;
LUT3 wr_data_d_24_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[24]),
	.I2(init_calib),
	.F(wr_data_d[24])
);
defparam wr_data_d_24_s0.INIT=8'hCA;
LUT3 wr_data_d_23_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[23]),
	.I2(init_calib),
	.F(wr_data_d[23])
);
defparam wr_data_d_23_s0.INIT=8'hCA;
LUT3 wr_data_d_22_s0 (
	.I0(wr_data[22]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[22])
);
defparam wr_data_d_22_s0.INIT=8'hAC;
LUT3 wr_data_d_21_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[21]),
	.I2(init_calib),
	.F(wr_data_d[21])
);
defparam wr_data_d_21_s0.INIT=8'hCA;
LUT3 wr_data_d_20_s0 (
	.I0(wr_data[20]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[20])
);
defparam wr_data_d_20_s0.INIT=8'hAC;
LUT3 wr_data_d_19_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[19]),
	.I2(init_calib),
	.F(wr_data_d[19])
);
defparam wr_data_d_19_s0.INIT=8'hCA;
LUT3 wr_data_d_18_s0 (
	.I0(wr_data[18]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[18])
);
defparam wr_data_d_18_s0.INIT=8'hAC;
LUT3 wr_data_d_17_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[17]),
	.I2(init_calib),
	.F(wr_data_d[17])
);
defparam wr_data_d_17_s0.INIT=8'hCA;
LUT3 wr_data_d_15_s0 (
	.I0(wr_data[15]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[15])
);
defparam wr_data_d_15_s0.INIT=8'hAC;
LUT3 wr_data_d_14_s0 (
	.I0(wr_data[14]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[14])
);
defparam wr_data_d_14_s0.INIT=8'hAC;
LUT3 wr_data_d_13_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[13]),
	.I2(init_calib),
	.F(wr_data_d[13])
);
defparam wr_data_d_13_s0.INIT=8'hCA;
LUT3 wr_data_d_12_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[12]),
	.I2(init_calib),
	.F(wr_data_d[12])
);
defparam wr_data_d_12_s0.INIT=8'hCA;
LUT3 wr_data_d_9_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[9]),
	.I2(init_calib),
	.F(wr_data_d[9])
);
defparam wr_data_d_9_s0.INIT=8'hCA;
LUT3 wr_data_d_8_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[8]),
	.I2(init_calib),
	.F(wr_data_d[8])
);
defparam wr_data_d_8_s0.INIT=8'hCA;
LUT3 wr_data_d_7_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[7]),
	.I2(init_calib),
	.F(wr_data_d[7])
);
defparam wr_data_d_7_s0.INIT=8'hCA;
LUT3 wr_data_d_6_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[6]),
	.I2(init_calib),
	.F(wr_data_d[6])
);
defparam wr_data_d_6_s0.INIT=8'hCA;
LUT3 wr_data_d_4_s0 (
	.I0(wr_data[4]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[4])
);
defparam wr_data_d_4_s0.INIT=8'hAC;
LUT3 wr_data_d_3_s0 (
	.I0(wr_data_calib[26]),
	.I1(wr_data[3]),
	.I2(init_calib),
	.F(wr_data_d[3])
);
defparam wr_data_d_3_s0.INIT=8'hCA;
LUT3 wr_data_d_2_s0 (
	.I0(wr_data_calib[30]),
	.I1(wr_data[2]),
	.I2(init_calib),
	.F(wr_data_d[2])
);
defparam wr_data_d_2_s0.INIT=8'hCA;
LUT3 wr_data_d_0_s0 (
	.I0(wr_data[0]),
	.I1(wr_data_calib[31]),
	.I2(init_calib),
	.F(wr_data_d[0])
);
defparam wr_data_d_0_s0.INIT=8'hAC;
LUT3 cmd_en_d_s0 (
	.I0(cmd_en_calib),
	.I1(cmd_en),
	.I2(init_calib),
	.F(cmd_en_d)
);
defparam cmd_en_d_s0.INIT=8'hCA;
LUT3 burst_num_d_2_s0 (
	.I0(burst_num_calib[2]),
	.I1(burst_num[2]),
	.I2(init_calib),
	.F(burst_num_d[2])
);
defparam burst_num_d_2_s0.INIT=8'hCA;
LUT3 burst_num_d_1_s0 (
	.I0(burst_num_calib[2]),
	.I1(burst_num[1]),
	.I2(init_calib),
	.F(burst_num_d[1])
);
defparam burst_num_d_1_s0.INIT=8'hCA;
LUT3 burst_num_d_0_s0 (
	.I0(burst_num_calib[2]),
	.I1(burst_num[0]),
	.I2(init_calib),
	.F(burst_num_d[0])
);
defparam burst_num_d_0_s0.INIT=8'hCA;
LUT3 wr_en_d_s0 (
	.I0(wr_en_calib),
	.I1(wr_en),
	.I2(init_calib),
	.F(wr_en_d)
);
defparam wr_en_d_s0.INIT=8'hCA;
LUT2 n279_s1 (
	.I0(cs_memsync[3]),
	.I1(dll_rsti),
	.F(n279_5)
);
defparam n279_s1.INIT=4'h1;
LUT2 wr_data_d_25_s1 (
	.I0(init_calib),
	.I1(wr_data[25]),
	.F(wr_data_d[25])
);
defparam wr_data_d_25_s1.INIT=4'h8;
LUT2 wr_data_d_16_s1 (
	.I0(init_calib),
	.I1(wr_data[16]),
	.F(wr_data_d[16])
);
defparam wr_data_d_16_s1.INIT=4'h8;
LUT2 wr_data_d_11_s1 (
	.I0(init_calib),
	.I1(wr_data[11]),
	.F(wr_data_d[11])
);
defparam wr_data_d_11_s1.INIT=4'h8;
LUT2 wr_data_d_10_s1 (
	.I0(init_calib),
	.I1(wr_data[10]),
	.F(wr_data_d[10])
);
defparam wr_data_d_10_s1.INIT=4'h8;
LUT2 wr_data_d_5_s1 (
	.I0(init_calib),
	.I1(wr_data[5]),
	.F(wr_data_d[5])
);
defparam wr_data_d_5_s1.INIT=4'h8;
LUT2 wr_data_d_1_s1 (
	.I0(init_calib),
	.I1(wr_data[1]),
	.F(wr_data_d[1])
);
defparam wr_data_d_1_s1.INIT=4'h8;
LUT2 addr_d_15_s1 (
	.I0(init_calib),
	.I1(addr[15]),
	.F(addr_d[15])
);
defparam addr_d_15_s1.INIT=4'h8;
LUT2 addr_d_14_s1 (
	.I0(init_calib),
	.I1(addr[14]),
	.F(addr_d[14])
);
defparam addr_d_14_s1.INIT=4'h8;
LUT2 addr_d_13_s1 (
	.I0(init_calib),
	.I1(addr[13]),
	.F(addr_d[13])
);
defparam addr_d_13_s1.INIT=4'h8;
LUT2 addr_d_12_s1 (
	.I0(init_calib),
	.I1(addr[12]),
	.F(addr_d[12])
);
defparam addr_d_12_s1.INIT=4'h8;
LUT2 addr_d_11_s1 (
	.I0(init_calib),
	.I1(addr[11]),
	.F(addr_d[11])
);
defparam addr_d_11_s1.INIT=4'h8;
LUT2 addr_d_10_s1 (
	.I0(init_calib),
	.I1(addr[10]),
	.F(addr_d[10])
);
defparam addr_d_10_s1.INIT=4'h8;
LUT2 addr_d_9_s1 (
	.I0(init_calib),
	.I1(addr[9]),
	.F(addr_d[9])
);
defparam addr_d_9_s1.INIT=4'h8;
LUT2 addr_d_8_s1 (
	.I0(init_calib),
	.I1(addr[8]),
	.F(addr_d[8])
);
defparam addr_d_8_s1.INIT=4'h8;
LUT2 addr_d_7_s1 (
	.I0(init_calib),
	.I1(addr[7]),
	.F(addr_d[7])
);
defparam addr_d_7_s1.INIT=4'h8;
LUT2 addr_d_6_s1 (
	.I0(init_calib),
	.I1(addr[6]),
	.F(addr_d[6])
);
defparam addr_d_6_s1.INIT=4'h8;
LUT2 addr_d_5_s1 (
	.I0(init_calib),
	.I1(addr[5]),
	.F(addr_d[5])
);
defparam addr_d_5_s1.INIT=4'h8;
LUT2 addr_d_4_s1 (
	.I0(init_calib),
	.I1(addr[4]),
	.F(addr_d[4])
);
defparam addr_d_4_s1.INIT=4'h8;
LUT2 addr_d_3_s1 (
	.I0(init_calib),
	.I1(addr[3]),
	.F(addr_d[3])
);
defparam addr_d_3_s1.INIT=4'h8;
LUT2 addr_d_2_s1 (
	.I0(init_calib),
	.I1(addr[2]),
	.F(addr_d[2])
);
defparam addr_d_2_s1.INIT=4'h8;
LUT2 addr_d_1_s1 (
	.I0(init_calib),
	.I1(addr[1]),
	.F(addr_d[1])
);
defparam addr_d_1_s1.INIT=4'h8;
LUT2 addr_d_0_s1 (
	.I0(init_calib),
	.I1(addr[0]),
	.F(addr_d[0])
);
defparam addr_d_0_s1.INIT=4'h8;
LUT2 rd_data_e_31_s (
	.I0(init_calib),
	.I1(rd_data_d[31]),
	.F(rd_data[31])
);
defparam rd_data_e_31_s.INIT=4'h8;
LUT2 rd_data_e_30_s (
	.I0(init_calib),
	.I1(rd_data_d[30]),
	.F(rd_data[30])
);
defparam rd_data_e_30_s.INIT=4'h8;
LUT2 rd_data_e_29_s (
	.I0(init_calib),
	.I1(rd_data_d[29]),
	.F(rd_data[29])
);
defparam rd_data_e_29_s.INIT=4'h8;
LUT2 rd_data_e_28_s (
	.I0(init_calib),
	.I1(rd_data_d[28]),
	.F(rd_data[28])
);
defparam rd_data_e_28_s.INIT=4'h8;
LUT2 rd_data_e_27_s (
	.I0(init_calib),
	.I1(rd_data_d[27]),
	.F(rd_data[27])
);
defparam rd_data_e_27_s.INIT=4'h8;
LUT2 rd_data_e_26_s (
	.I0(init_calib),
	.I1(rd_data_d[26]),
	.F(rd_data[26])
);
defparam rd_data_e_26_s.INIT=4'h8;
LUT2 rd_data_e_25_s (
	.I0(init_calib),
	.I1(rd_data_d[25]),
	.F(rd_data[25])
);
defparam rd_data_e_25_s.INIT=4'h8;
LUT2 rd_data_e_24_s (
	.I0(init_calib),
	.I1(rd_data_d[24]),
	.F(rd_data[24])
);
defparam rd_data_e_24_s.INIT=4'h8;
LUT2 rd_data_e_23_s (
	.I0(init_calib),
	.I1(rd_data_d[23]),
	.F(rd_data[23])
);
defparam rd_data_e_23_s.INIT=4'h8;
LUT2 rd_data_e_22_s (
	.I0(init_calib),
	.I1(rd_data_d[22]),
	.F(rd_data[22])
);
defparam rd_data_e_22_s.INIT=4'h8;
LUT2 rd_data_e_21_s (
	.I0(init_calib),
	.I1(rd_data_d[21]),
	.F(rd_data[21])
);
defparam rd_data_e_21_s.INIT=4'h8;
LUT2 rd_data_e_20_s (
	.I0(init_calib),
	.I1(rd_data_d[20]),
	.F(rd_data[20])
);
defparam rd_data_e_20_s.INIT=4'h8;
LUT2 rd_data_e_19_s (
	.I0(init_calib),
	.I1(rd_data_d[19]),
	.F(rd_data[19])
);
defparam rd_data_e_19_s.INIT=4'h8;
LUT2 rd_data_e_18_s (
	.I0(init_calib),
	.I1(rd_data_d[18]),
	.F(rd_data[18])
);
defparam rd_data_e_18_s.INIT=4'h8;
LUT2 rd_data_e_17_s (
	.I0(init_calib),
	.I1(rd_data_d[17]),
	.F(rd_data[17])
);
defparam rd_data_e_17_s.INIT=4'h8;
LUT2 rd_data_e_16_s (
	.I0(init_calib),
	.I1(rd_data_d[16]),
	.F(rd_data[16])
);
defparam rd_data_e_16_s.INIT=4'h8;
LUT2 rd_data_e_15_s (
	.I0(init_calib),
	.I1(rd_data_d[15]),
	.F(rd_data[15])
);
defparam rd_data_e_15_s.INIT=4'h8;
LUT2 rd_data_e_14_s (
	.I0(init_calib),
	.I1(rd_data_d[14]),
	.F(rd_data[14])
);
defparam rd_data_e_14_s.INIT=4'h8;
LUT2 rd_data_e_13_s (
	.I0(init_calib),
	.I1(rd_data_d[13]),
	.F(rd_data[13])
);
defparam rd_data_e_13_s.INIT=4'h8;
LUT2 rd_data_e_12_s (
	.I0(init_calib),
	.I1(rd_data_d[12]),
	.F(rd_data[12])
);
defparam rd_data_e_12_s.INIT=4'h8;
LUT2 rd_data_e_11_s (
	.I0(init_calib),
	.I1(rd_data_d[11]),
	.F(rd_data[11])
);
defparam rd_data_e_11_s.INIT=4'h8;
LUT2 rd_data_e_10_s (
	.I0(init_calib),
	.I1(rd_data_d[10]),
	.F(rd_data[10])
);
defparam rd_data_e_10_s.INIT=4'h8;
LUT2 rd_data_e_9_s (
	.I0(init_calib),
	.I1(rd_data_d[9]),
	.F(rd_data[9])
);
defparam rd_data_e_9_s.INIT=4'h8;
LUT2 rd_data_e_8_s (
	.I0(init_calib),
	.I1(rd_data_d[8]),
	.F(rd_data[8])
);
defparam rd_data_e_8_s.INIT=4'h8;
LUT2 rd_data_e_7_s (
	.I0(init_calib),
	.I1(rd_data_d[7]),
	.F(rd_data[7])
);
defparam rd_data_e_7_s.INIT=4'h8;
LUT2 rd_data_e_6_s (
	.I0(init_calib),
	.I1(rd_data_d[6]),
	.F(rd_data[6])
);
defparam rd_data_e_6_s.INIT=4'h8;
LUT2 rd_data_e_5_s (
	.I0(init_calib),
	.I1(rd_data_d[5]),
	.F(rd_data[5])
);
defparam rd_data_e_5_s.INIT=4'h8;
LUT2 rd_data_e_4_s (
	.I0(init_calib),
	.I1(rd_data_d[4]),
	.F(rd_data[4])
);
defparam rd_data_e_4_s.INIT=4'h8;
LUT2 rd_data_e_3_s (
	.I0(init_calib),
	.I1(rd_data_d[3]),
	.F(rd_data[3])
);
defparam rd_data_e_3_s.INIT=4'h8;
LUT2 rd_data_e_2_s (
	.I0(init_calib),
	.I1(rd_data_d[2]),
	.F(rd_data[2])
);
defparam rd_data_e_2_s.INIT=4'h8;
LUT2 rd_data_e_1_s (
	.I0(init_calib),
	.I1(rd_data_d[1]),
	.F(rd_data[1])
);
defparam rd_data_e_1_s.INIT=4'h8;
LUT2 rd_data_e_0_s (
	.I0(init_calib),
	.I1(rd_data_d[0]),
	.F(rd_data[0])
);
defparam rd_data_e_0_s.INIT=4'h8;
LUT2 rd_data_valid_d_s1 (
	.I0(init_calib),
	.I1(rd_data_valid_d),
	.F(rd_data_valid)
);
defparam rd_data_valid_d_s1.INIT=4'h8;
LUT2 rd_data_valid_calib_s1 (
	.I0(init_calib),
	.I1(rd_data_valid_d),
	.F(rd_data_valid_calib)
);
defparam rd_data_valid_calib_s1.INIT=4'h4;
LUT2 data_mask_d_3_s1 (
	.I0(init_calib),
	.I1(data_mask[3]),
	.F(data_mask_d[3])
);
defparam data_mask_d_3_s1.INIT=4'h8;
LUT2 data_mask_d_2_s1 (
	.I0(init_calib),
	.I1(data_mask[2]),
	.F(data_mask_d[2])
);
defparam data_mask_d_2_s1.INIT=4'h8;
LUT2 data_mask_d_1_s1 (
	.I0(init_calib),
	.I1(data_mask[1]),
	.F(data_mask_d[1])
);
defparam data_mask_d_1_s1.INIT=4'h8;
LUT2 data_mask_d_0_s1 (
	.I0(init_calib),
	.I1(data_mask[0]),
	.F(data_mask_d[0])
);
defparam data_mask_d_0_s1.INIT=4'h8;
LUT2 burst_num_d_9_s1 (
	.I0(init_calib),
	.I1(burst_num[9]),
	.F(burst_num_d[9])
);
defparam burst_num_d_9_s1.INIT=4'h8;
LUT2 burst_num_d_8_s1 (
	.I0(init_calib),
	.I1(burst_num[8]),
	.F(burst_num_d[8])
);
defparam burst_num_d_8_s1.INIT=4'h8;
LUT2 burst_num_d_7_s1 (
	.I0(init_calib),
	.I1(burst_num[7]),
	.F(burst_num_d[7])
);
defparam burst_num_d_7_s1.INIT=4'h8;
LUT2 burst_num_d_6_s1 (
	.I0(init_calib),
	.I1(burst_num[6]),
	.F(burst_num_d[6])
);
defparam burst_num_d_6_s1.INIT=4'h8;
LUT2 burst_num_d_5_s1 (
	.I0(init_calib),
	.I1(burst_num[5]),
	.F(burst_num_d[5])
);
defparam burst_num_d_5_s1.INIT=4'h8;
LUT2 burst_num_d_4_s1 (
	.I0(init_calib),
	.I1(burst_num[4]),
	.F(burst_num_d[4])
);
defparam burst_num_d_4_s1.INIT=4'h8;
LUT2 burst_num_d_3_s1 (
	.I0(init_calib),
	.I1(burst_num[3]),
	.F(burst_num_d[3])
);
defparam burst_num_d_3_s1.INIT=4'h8;
LUT2 cmd_rdy_d_s (
	.I0(init_calib),
	.I1(\c_state.IDLE ),
	.F(cmd_rdy)
);
defparam cmd_rdy_d_s.INIT=4'h8;
LUT2 n150_s1 (
	.I0(rdbk_data_d0[31]),
	.I1(rd_data_valid_d0_Z),
	.F(n150_5)
);
defparam n150_s1.INIT=4'h8;
LUT2 n151_s1 (
	.I0(rdbk_data_d0[30]),
	.I1(rd_data_valid_d0_Z),
	.F(n151_5)
);
defparam n151_s1.INIT=4'h8;
LUT2 n152_s1 (
	.I0(rdbk_data_d0[29]),
	.I1(rd_data_valid_d0_Z),
	.F(n152_5)
);
defparam n152_s1.INIT=4'h8;
LUT2 n153_s1 (
	.I0(rdbk_data_d0[28]),
	.I1(rd_data_valid_d0_Z),
	.F(n153_5)
);
defparam n153_s1.INIT=4'h8;
LUT2 n154_s1 (
	.I0(rdbk_data_d0[27]),
	.I1(rd_data_valid_d0_Z),
	.F(n154_5)
);
defparam n154_s1.INIT=4'h8;
LUT2 n155_s1 (
	.I0(rdbk_data_d0[26]),
	.I1(rd_data_valid_d0_Z),
	.F(n155_5)
);
defparam n155_s1.INIT=4'h8;
LUT2 n156_s1 (
	.I0(rdbk_data_d0[25]),
	.I1(rd_data_valid_d0_Z),
	.F(n156_5)
);
defparam n156_s1.INIT=4'h8;
LUT2 n157_s1 (
	.I0(rdbk_data_d0[24]),
	.I1(rd_data_valid_d0_Z),
	.F(n157_5)
);
defparam n157_s1.INIT=4'h8;
LUT2 n158_s1 (
	.I0(rdbk_data_d0[23]),
	.I1(rd_data_valid_d0_Z),
	.F(n158_5)
);
defparam n158_s1.INIT=4'h8;
LUT2 n159_s1 (
	.I0(rdbk_data_d0[22]),
	.I1(rd_data_valid_d0_Z),
	.F(n159_5)
);
defparam n159_s1.INIT=4'h8;
LUT2 n160_s1 (
	.I0(rdbk_data_d0[21]),
	.I1(rd_data_valid_d0_Z),
	.F(n160_5)
);
defparam n160_s1.INIT=4'h8;
LUT2 n161_s1 (
	.I0(rdbk_data_d0[20]),
	.I1(rd_data_valid_d0_Z),
	.F(n161_5)
);
defparam n161_s1.INIT=4'h8;
LUT2 n162_s1 (
	.I0(rdbk_data_d0[19]),
	.I1(rd_data_valid_d0_Z),
	.F(n162_5)
);
defparam n162_s1.INIT=4'h8;
LUT2 n163_s1 (
	.I0(rdbk_data_d0[18]),
	.I1(rd_data_valid_d0_Z),
	.F(n163_5)
);
defparam n163_s1.INIT=4'h8;
LUT2 n164_s1 (
	.I0(rdbk_data_d0[17]),
	.I1(rd_data_valid_d0_Z),
	.F(n164_5)
);
defparam n164_s1.INIT=4'h8;
LUT2 n165_s1 (
	.I0(rdbk_data_d0[16]),
	.I1(rd_data_valid_d0_Z),
	.F(n165_5)
);
defparam n165_s1.INIT=4'h8;
LUT2 n166_s1 (
	.I0(rdbk_data_d0[15]),
	.I1(rd_data_valid_d0_Z),
	.F(n166_5)
);
defparam n166_s1.INIT=4'h8;
LUT2 n167_s1 (
	.I0(rdbk_data_d0[14]),
	.I1(rd_data_valid_d0_Z),
	.F(n167_5)
);
defparam n167_s1.INIT=4'h8;
LUT2 n168_s1 (
	.I0(rdbk_data_d0[13]),
	.I1(rd_data_valid_d0_Z),
	.F(n168_5)
);
defparam n168_s1.INIT=4'h8;
LUT2 n169_s1 (
	.I0(rdbk_data_d0[12]),
	.I1(rd_data_valid_d0_Z),
	.F(n169_5)
);
defparam n169_s1.INIT=4'h8;
LUT2 n170_s1 (
	.I0(rdbk_data_d0[11]),
	.I1(rd_data_valid_d0_Z),
	.F(n170_5)
);
defparam n170_s1.INIT=4'h8;
LUT2 n171_s1 (
	.I0(rdbk_data_d0[10]),
	.I1(rd_data_valid_d0_Z),
	.F(n171_5)
);
defparam n171_s1.INIT=4'h8;
LUT2 n172_s1 (
	.I0(rdbk_data_d0[9]),
	.I1(rd_data_valid_d0_Z),
	.F(n172_5)
);
defparam n172_s1.INIT=4'h8;
LUT2 n173_s1 (
	.I0(rdbk_data_d0[8]),
	.I1(rd_data_valid_d0_Z),
	.F(n173_5)
);
defparam n173_s1.INIT=4'h8;
LUT2 n174_s1 (
	.I0(rdbk_data_d0[7]),
	.I1(rd_data_valid_d0_Z),
	.F(n174_5)
);
defparam n174_s1.INIT=4'h8;
LUT2 n175_s1 (
	.I0(rdbk_data_d0[6]),
	.I1(rd_data_valid_d0_Z),
	.F(n175_5)
);
defparam n175_s1.INIT=4'h8;
LUT2 n176_s1 (
	.I0(rdbk_data_d0[5]),
	.I1(rd_data_valid_d0_Z),
	.F(n176_5)
);
defparam n176_s1.INIT=4'h8;
LUT2 n177_s1 (
	.I0(rdbk_data_d0[4]),
	.I1(rd_data_valid_d0_Z),
	.F(n177_5)
);
defparam n177_s1.INIT=4'h8;
LUT2 n178_s1 (
	.I0(rdbk_data_d0[3]),
	.I1(rd_data_valid_d0_Z),
	.F(n178_5)
);
defparam n178_s1.INIT=4'h8;
LUT2 n179_s1 (
	.I0(rdbk_data_d0[2]),
	.I1(rd_data_valid_d0_Z),
	.F(n179_5)
);
defparam n179_s1.INIT=4'h8;
LUT2 n180_s1 (
	.I0(rdbk_data_d0[1]),
	.I1(rd_data_valid_d0_Z),
	.F(n180_5)
);
defparam n180_s1.INIT=4'h8;
LUT2 n181_s1 (
	.I0(rdbk_data_d0[0]),
	.I1(rd_data_valid_d0_Z),
	.F(n181_5)
);
defparam n181_s1.INIT=4'h8;
DFFC rd_data_d_31_s0 (
	.D(n150_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[31])
);
defparam rd_data_d_31_s0.INIT=1'b0;
DFFC rd_data_d_30_s0 (
	.D(n151_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[30])
);
defparam rd_data_d_30_s0.INIT=1'b0;
DFFC rd_data_d_29_s0 (
	.D(n152_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[29])
);
defparam rd_data_d_29_s0.INIT=1'b0;
DFFC rd_data_d_28_s0 (
	.D(n153_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[28])
);
defparam rd_data_d_28_s0.INIT=1'b0;
DFFC rd_data_d_27_s0 (
	.D(n154_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[27])
);
defparam rd_data_d_27_s0.INIT=1'b0;
DFFC rd_data_d_26_s0 (
	.D(n155_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[26])
);
defparam rd_data_d_26_s0.INIT=1'b0;
DFFC rd_data_d_25_s0 (
	.D(n156_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[25])
);
defparam rd_data_d_25_s0.INIT=1'b0;
DFFC rd_data_d_24_s0 (
	.D(n157_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[24])
);
defparam rd_data_d_24_s0.INIT=1'b0;
DFFC rd_data_d_23_s0 (
	.D(n158_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[23])
);
defparam rd_data_d_23_s0.INIT=1'b0;
DFFC rd_data_d_22_s0 (
	.D(n159_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[22])
);
defparam rd_data_d_22_s0.INIT=1'b0;
DFFC rd_data_d_21_s0 (
	.D(n160_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[21])
);
defparam rd_data_d_21_s0.INIT=1'b0;
DFFC rd_data_d_20_s0 (
	.D(n161_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[20])
);
defparam rd_data_d_20_s0.INIT=1'b0;
DFFC rd_data_d_19_s0 (
	.D(n162_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[19])
);
defparam rd_data_d_19_s0.INIT=1'b0;
DFFC rd_data_d_18_s0 (
	.D(n163_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[18])
);
defparam rd_data_d_18_s0.INIT=1'b0;
DFFC rd_data_d_17_s0 (
	.D(n164_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[17])
);
defparam rd_data_d_17_s0.INIT=1'b0;
DFFC rd_data_d_16_s0 (
	.D(n165_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[16])
);
defparam rd_data_d_16_s0.INIT=1'b0;
DFFC rd_data_d_15_s0 (
	.D(n166_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[15])
);
defparam rd_data_d_15_s0.INIT=1'b0;
DFFC rd_data_d_14_s0 (
	.D(n167_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[14])
);
defparam rd_data_d_14_s0.INIT=1'b0;
DFFC rd_data_d_13_s0 (
	.D(n168_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[13])
);
defparam rd_data_d_13_s0.INIT=1'b0;
DFFC rd_data_d_12_s0 (
	.D(n169_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[12])
);
defparam rd_data_d_12_s0.INIT=1'b0;
DFFC rd_data_d_11_s0 (
	.D(n170_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[11])
);
defparam rd_data_d_11_s0.INIT=1'b0;
DFFC rd_data_d_10_s0 (
	.D(n171_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[10])
);
defparam rd_data_d_10_s0.INIT=1'b0;
DFFC rd_data_d_9_s0 (
	.D(n172_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[9])
);
defparam rd_data_d_9_s0.INIT=1'b0;
DFFC rd_data_d_8_s0 (
	.D(n173_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[8])
);
defparam rd_data_d_8_s0.INIT=1'b0;
DFFC rd_data_d_7_s0 (
	.D(n174_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[7])
);
defparam rd_data_d_7_s0.INIT=1'b0;
DFFC rd_data_d_6_s0 (
	.D(n175_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[6])
);
defparam rd_data_d_6_s0.INIT=1'b0;
DFFC rd_data_d_5_s0 (
	.D(n176_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[5])
);
defparam rd_data_d_5_s0.INIT=1'b0;
DFFC rd_data_d_4_s0 (
	.D(n177_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[4])
);
defparam rd_data_d_4_s0.INIT=1'b0;
DFFC rd_data_d_3_s0 (
	.D(n178_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[3])
);
defparam rd_data_d_3_s0.INIT=1'b0;
DFFC rd_data_d_2_s0 (
	.D(n179_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[2])
);
defparam rd_data_d_2_s0.INIT=1'b0;
DFFC rd_data_d_1_s0 (
	.D(n180_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[1])
);
defparam rd_data_d_1_s0.INIT=1'b0;
DFFC rd_data_d_0_s0 (
	.D(n181_5),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_d[0])
);
defparam rd_data_d_0_s0.INIT=1'b0;
DFFC rd_data_valid_d_s0 (
	.D(rd_data_valid_d0_Z),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(rd_data_valid_d)
);
defparam rd_data_valid_d_s0.INIT=1'b0;
DLL u_dll (
	.CLKIN(clk_x2),
	.STOP(n465_6),
	.RESET(dll_rsti),
	.UPDNCNTL(uddcntln),
	.LOCK(dll_lock),
	.STEP({dll_step[7:0]})
);
defparam u_dll.DIV_SEL=1'b1;
defparam u_dll.CODESCAL="101";
defparam u_dll.SCAL_EN="false";
defparam u_dll.DLL_FORCE=0;
DHCEN u_dqce_clk_x2 (
	.CLKIN(memory_clk),
	.CE(stop),
	.CLKOUT(clk_x2)
);
CLKDIV clkdiv (
	.HCLKIN(clk_x2),
	.RESETN(n279_5),
	.CALIB(GND),
	.CLKOUT(clk_out)
);
defparam clkdiv.GSREN="false";
defparam clkdiv.DIV_MODE="2";
INV n458_s2 (
	.I(rst_n),
	.O(n458_6)
);
LUT1 n465_s2 (
	.I0(pll_lock),
	.F(n465_6)
);
defparam n465_s2.INIT=2'h1;
LUT3 \u_psram_wd/n212_s3  (
	.I0(\u_psram_wd/step [0]),
	.I1(\u_psram_wd/n202_38 ),
	.I2(\u_psram_wd/dll_lock_d ),
	.F(\u_psram_wd/n212_11 )
);
defparam \u_psram_wd/n212_s3 .INIT=8'h9A;
LUT2 \u_psram_wd/n292_s1  (
	.I0(\u_psram_wd/n202_38 ),
	.I1(\u_psram_wd/dll_lock_d ),
	.F(\u_psram_wd/n292_5 )
);
defparam \u_psram_wd/n292_s1 .INIT=4'h4;
DFFC \u_psram_wd/dll_lock_d_s0  (
	.D(\u_psram_wd/dll_lock_d0 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/dll_lock_d )
);
defparam \u_psram_wd/dll_lock_d_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_8_s0  (
	.D(\u_psram_wd/n204_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [8])
);
defparam \u_psram_wd/step_8_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_7_s0  (
	.D(\u_psram_wd/n205_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [7])
);
defparam \u_psram_wd/step_7_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_6_s0  (
	.D(\u_psram_wd/n206_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [6])
);
defparam \u_psram_wd/step_6_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_5_s0  (
	.D(\u_psram_wd/n207_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [5])
);
defparam \u_psram_wd/step_5_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_4_s0  (
	.D(\u_psram_wd/n208_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [4])
);
defparam \u_psram_wd/step_4_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_3_s0  (
	.D(\u_psram_wd/n209_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [3])
);
defparam \u_psram_wd/step_3_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_2_s0  (
	.D(\u_psram_wd/n210_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [2])
);
defparam \u_psram_wd/step_2_s0 .INIT=1'b0;
DFFCE \u_psram_wd/step_1_s0  (
	.D(\u_psram_wd/n211_1 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/n292_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [1])
);
defparam \u_psram_wd/step_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/dll_lock_d0_s0  (
	.D(dll_lock),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/dll_lock_d0 )
);
defparam \u_psram_wd/dll_lock_d0_s0 .INIT=1'b0;
DFFC \u_psram_wd/step_0_s1  (
	.D(\u_psram_wd/n212_11 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/step [0])
);
defparam \u_psram_wd/step_0_s1 .INIT=1'b0;
IODELAY \u_psram_wd/iodelay_ck  (
	.DI(\u_psram_wd/clk_out [0]),
	.SETN(GND),
	.SDTAP(\u_psram_wd/dll_lock_d ),
	.VALUE(\u_psram_wd/step [0]),
	.DO(\u_psram_wd/clk_out_d_0 [0]),
	.DF(\u_psram_wd/iodelay_ck_1_DF )
);
defparam \u_psram_wd/iodelay_ck .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[0].iodelay  (
	.DI(\u_psram_wd/in_dq [0]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [0]),
	.DF(\u_psram_wd/DF_d [0])
);
defparam \u_psram_wd/dq_iodelay_gen0[0].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[1].iodelay  (
	.DI(\u_psram_wd/in_dq [1]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [1]),
	.DF(\u_psram_wd/DF_d [1])
);
defparam \u_psram_wd/dq_iodelay_gen0[1].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[2].iodelay  (
	.DI(\u_psram_wd/in_dq [2]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [2]),
	.DF(\u_psram_wd/DF_d [2])
);
defparam \u_psram_wd/dq_iodelay_gen0[2].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[3].iodelay  (
	.DI(\u_psram_wd/in_dq [3]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [3]),
	.DF(\u_psram_wd/DF_d [3])
);
defparam \u_psram_wd/dq_iodelay_gen0[3].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[4].iodelay  (
	.DI(\u_psram_wd/in_dq [4]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [4]),
	.DF(\u_psram_wd/DF_d [4])
);
defparam \u_psram_wd/dq_iodelay_gen0[4].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[5].iodelay  (
	.DI(\u_psram_wd/in_dq [5]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [5]),
	.DF(\u_psram_wd/DF_d [5])
);
defparam \u_psram_wd/dq_iodelay_gen0[5].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[6].iodelay  (
	.DI(\u_psram_wd/in_dq [6]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [6]),
	.DF(\u_psram_wd/DF_d [6])
);
defparam \u_psram_wd/dq_iodelay_gen0[6].iodelay .C_STATIC_DLY=0;
IODELAY \u_psram_wd/dq_iodelay_gen0[7].iodelay  (
	.DI(\u_psram_wd/in_dq [7]),
	.SETN(GND),
	.SDTAP(SDTAP),
	.VALUE(VALUE),
	.DO(\u_psram_wd/in_dq_p [7]),
	.DF(\u_psram_wd/DF_d [7])
);
defparam \u_psram_wd/dq_iodelay_gen0[7].iodelay .C_STATIC_DLY=0;
ALU \u_psram_wd/n202_s19  (
	.I0(VCC),
	.I1(dll_step[0]),
	.I3(GND),
	.CIN(\u_psram_wd/step [1]),
	.COUT(\u_psram_wd/n202_24 ),
	.SUM(\u_psram_wd/n202_20_SUM )
);
defparam \u_psram_wd/n202_s19 .ALU_MODE=1;
ALU \u_psram_wd/n202_s20  (
	.I0(\u_psram_wd/step [2]),
	.I1(dll_step[1]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_24 ),
	.COUT(\u_psram_wd/n202_26 ),
	.SUM(\u_psram_wd/n202_21_SUM )
);
defparam \u_psram_wd/n202_s20 .ALU_MODE=1;
ALU \u_psram_wd/n202_s21  (
	.I0(\u_psram_wd/step [3]),
	.I1(dll_step[2]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_26 ),
	.COUT(\u_psram_wd/n202_28 ),
	.SUM(\u_psram_wd/n202_22_SUM )
);
defparam \u_psram_wd/n202_s21 .ALU_MODE=1;
ALU \u_psram_wd/n202_s22  (
	.I0(\u_psram_wd/step [4]),
	.I1(dll_step[3]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_28 ),
	.COUT(\u_psram_wd/n202_30 ),
	.SUM(\u_psram_wd/n202_23_SUM )
);
defparam \u_psram_wd/n202_s22 .ALU_MODE=1;
ALU \u_psram_wd/n202_s23  (
	.I0(\u_psram_wd/step [5]),
	.I1(dll_step[4]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_30 ),
	.COUT(\u_psram_wd/n202_32 ),
	.SUM(\u_psram_wd/n202_24_SUM )
);
defparam \u_psram_wd/n202_s23 .ALU_MODE=1;
ALU \u_psram_wd/n202_s24  (
	.I0(\u_psram_wd/step [6]),
	.I1(dll_step[5]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_32 ),
	.COUT(\u_psram_wd/n202_34 ),
	.SUM(\u_psram_wd/n202_25_SUM )
);
defparam \u_psram_wd/n202_s24 .ALU_MODE=1;
ALU \u_psram_wd/n202_s25  (
	.I0(\u_psram_wd/step [7]),
	.I1(dll_step[6]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_34 ),
	.COUT(\u_psram_wd/n202_36 ),
	.SUM(\u_psram_wd/n202_26_SUM )
);
defparam \u_psram_wd/n202_s25 .ALU_MODE=1;
ALU \u_psram_wd/n202_s26  (
	.I0(\u_psram_wd/step [8]),
	.I1(dll_step[7]),
	.I3(GND),
	.CIN(\u_psram_wd/n202_36 ),
	.COUT(\u_psram_wd/n202_38 ),
	.SUM(\u_psram_wd/n202_27_SUM )
);
defparam \u_psram_wd/n202_s26 .ALU_MODE=1;
ALU \u_psram_wd/n211_s  (
	.I0(\u_psram_wd/step [1]),
	.I1(\u_psram_wd/step [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_wd/n211_2 ),
	.SUM(\u_psram_wd/n211_1 )
);
defparam \u_psram_wd/n211_s .ALU_MODE=0;
ALU \u_psram_wd/n210_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [2]),
	.I3(GND),
	.CIN(\u_psram_wd/n211_2 ),
	.COUT(\u_psram_wd/n210_2 ),
	.SUM(\u_psram_wd/n210_1 )
);
defparam \u_psram_wd/n210_s .ALU_MODE=0;
ALU \u_psram_wd/n209_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [3]),
	.I3(GND),
	.CIN(\u_psram_wd/n210_2 ),
	.COUT(\u_psram_wd/n209_2 ),
	.SUM(\u_psram_wd/n209_1 )
);
defparam \u_psram_wd/n209_s .ALU_MODE=0;
ALU \u_psram_wd/n208_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [4]),
	.I3(GND),
	.CIN(\u_psram_wd/n209_2 ),
	.COUT(\u_psram_wd/n208_2 ),
	.SUM(\u_psram_wd/n208_1 )
);
defparam \u_psram_wd/n208_s .ALU_MODE=0;
ALU \u_psram_wd/n207_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [5]),
	.I3(GND),
	.CIN(\u_psram_wd/n208_2 ),
	.COUT(\u_psram_wd/n207_2 ),
	.SUM(\u_psram_wd/n207_1 )
);
defparam \u_psram_wd/n207_s .ALU_MODE=0;
ALU \u_psram_wd/n206_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [6]),
	.I3(GND),
	.CIN(\u_psram_wd/n207_2 ),
	.COUT(\u_psram_wd/n206_2 ),
	.SUM(\u_psram_wd/n206_1 )
);
defparam \u_psram_wd/n206_s .ALU_MODE=0;
ALU \u_psram_wd/n205_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [7]),
	.I3(GND),
	.CIN(\u_psram_wd/n206_2 ),
	.COUT(\u_psram_wd/n205_2 ),
	.SUM(\u_psram_wd/n205_1 )
);
defparam \u_psram_wd/n205_s .ALU_MODE=0;
ALU \u_psram_wd/n204_s  (
	.I0(GND),
	.I1(\u_psram_wd/step [8]),
	.I3(GND),
	.CIN(\u_psram_wd/n205_2 ),
	.COUT(\u_psram_wd/n204_0_COUT ),
	.SUM(\u_psram_wd/n204_1 )
);
defparam \u_psram_wd/n204_s .ALU_MODE=0;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_s0  (
	.I0(init_calib),
	.I1(cmd_en_calib),
	.I2(cmd_calib),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_4 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_s0 .INIT=16'hFF40;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_s0  (
	.I0(cmd_calib),
	.I1(cmd),
	.I2(init_calib),
	.I3(cmd_en_d),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_s0 .INIT=16'h3500;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n158_s1  (
	.I0(addr[24]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n158_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n159_s1  (
	.I0(addr[23]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n159_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n159_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n160_s1  (
	.I0(addr[22]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n160_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n160_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n161_s1  (
	.I0(addr[21]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n161_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n161_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n162_s1  (
	.I0(addr[20]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n162_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n162_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n163_s1  (
	.I0(addr[19]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n163_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n163_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n164_s1  (
	.I0(addr[18]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n164_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n164_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n165_s1  (
	.I0(addr[17]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n165_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n165_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n166_s1  (
	.I0(addr[16]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n166_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n166_s1 .INIT=4'h8;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n726_s0  (
	.I0(addr[25]),
	.I1(init_calib),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n726_4 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n726_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n726_s0 .INIT=8'h07;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n748_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n726_4 ),
	.I1(addr[25]),
	.I2(init_calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n748_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n748_s0 .INIT=8'h40;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st ),
	.I1(init_cs_Z),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d_s0 .INIT=8'hAC;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_db_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_stb ),
	.I1(init_cs_Z),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_db )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_db_s0 .INIT=8'hAC;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n837_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [31]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n837_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n838_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [23]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [30]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n838_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n838_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n840_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [7]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [28]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n840_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n840_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n841_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [30]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [27]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n841_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n841_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n842_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [22]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [26]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n842_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n842_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n844_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [6]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [24]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n844_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n844_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n845_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [23]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n845_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n845_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n846_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [21]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [22]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n846_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n846_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n848_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [5]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [20]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n848_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n848_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n849_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [28]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [19]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n849_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n849_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n850_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [20]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [18]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n850_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n850_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n852_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [16]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n852_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n852_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n853_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [27]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [15]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n853_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n853_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n854_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [19]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [14]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n854_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n854_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n856_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [3]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [12]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n856_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n856_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n857_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [26]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [11]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n857_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n857_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n858_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [18]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [10]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n858_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n858_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n860_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [2]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [8]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n860_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n860_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n861_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [25]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [7]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n861_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n861_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n862_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [17]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [6]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n862_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n862_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [4]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n864_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n864_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n865_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [24]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [3]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n865_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n865_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n866_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [16]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [2]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n866_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n866_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n867_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [8]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n867_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n867_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n868_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n868_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n868_s0 .INIT=8'hCA;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n907_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n907_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n907_s0 .INIT=4'hE;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n915_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n915_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n915_s0 .INIT=4'hE;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n935_s0  (
	.I0(init_dq_Z[31]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [31]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n935_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n935_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n936_s0  (
	.I0(init_dq_Z[31]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [30]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n936_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n936_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n937_s0  (
	.I0(init_dq_Z[18]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [29]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n937_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n937_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n938_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [28]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n938_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n938_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n939_s0  (
	.I0(init_dq_Z[31]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [27]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n939_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n939_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n940_s0  (
	.I0(init_dq_Z[31]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [26]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n940_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n940_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n941_s0  (
	.I0(init_dq_Z[18]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [25]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n941_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n941_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n942_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [24]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n942_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n942_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n943_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [23]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n943_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n943_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n944_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [22]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n944_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n944_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n945_s0  (
	.I0(init_dq_Z[13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [21]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n945_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n945_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n946_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [20]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n946_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n946_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n947_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [19]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n947_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n947_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n948_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [18]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n948_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n948_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n949_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [17]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n949_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n949_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n950_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [16]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n950_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n950_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n951_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [15]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n951_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n951_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n952_s0  (
	.I0(init_dq_Z[19]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [14]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n952_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n952_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n953_s0  (
	.I0(init_dq_Z[13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [13]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n953_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n953_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n954_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [12]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n954_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n954_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n955_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [11]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n955_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n955_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n956_s0  (
	.I0(init_dq_Z[18]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [10]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n956_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n956_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n957_s0  (
	.I0(init_dq_Z[13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [9]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n957_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n957_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n958_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [8]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n958_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n958_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n959_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [7]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n959_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n959_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n960_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [6]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n960_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n960_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n961_s0  (
	.I0(init_dq_Z[13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [5]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n961_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n961_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n962_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [4]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n962_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n962_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n963_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [3]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n963_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n963_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n964_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [2]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n964_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n964_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n965_s0  (
	.I0(init_dq_Z[13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [1]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n965_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n965_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n966_s0  (
	.I0(init_dq_Z[29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [0]),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n966_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n966_s0 .INIT=8'hCA;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n967_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d ),
	.I1(config_done_Z),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n968_3 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n967_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n967_s0 .INIT=8'hF8;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n968_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d ),
	.I1(init_cs_Z),
	.I2(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n968_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n968_s0 .INIT=8'hAC;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1101_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1101_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1101_s0 .INIT=4'h4;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n784_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n784_s1 .INIT=4'h1;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1b ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n791_s1 .INIT=4'h1;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_s1 .INIT=4'h1;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_s1 .INIT=4'h1;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.I2(cmd_en_d),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_s3 .INIT=8'hFE;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_9 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_10 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_11 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s3 .INIT=16'hFF40;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_9 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_10 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_9 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_s3 .INIT=16'hFF40;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s16  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_21 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_20 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s16 .INIT=16'h30FA;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA0_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I1(\c_state.IDLE ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA0_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA0_s17 .INIT=16'h8F88;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA0_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read ),
	.I1(\c_state.IDLE ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA0_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA0_s17 .INIT=16'h8F88;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA1_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA1_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA1_s17 .INIT=8'hF4;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_LA_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_LA_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_LA_s17 .INIT=8'hF4;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_s16  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_21 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_20 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_s16 .INIT=16'hF530;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_s16  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_24 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_20 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_s16 .INIT=16'hF5C0;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA1_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA1_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA1_s17 .INIT=8'hF4;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_LA_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_LA_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_LA_s17 .INIT=8'hF4;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_s16  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_21 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_20 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_s16 .INIT=8'hF4;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_s16  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_21 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_20 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_s16 .INIT=16'h00F8;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_Z_s  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(rd_data_valid_d0_Z)
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_Z_s .INIT=16'h0C0A;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n839_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [29]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n839_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n839_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n843_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [25]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n843_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n843_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n847_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [21]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n847_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n847_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n851_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [17]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n851_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n851_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n855_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n855_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n855_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n859_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [9]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n859_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n859_s1 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n863_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [5]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n863_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n863_s1 .INIT=4'h8;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1083_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1083_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1083_s1 .INIT=8'h78;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1082_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1082_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1082_s1 .INIT=16'h7F80;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_6 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_s1 .INIT=16'h35C0;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n537_s1  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n537_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n537_s1 .INIT=8'h14;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n536_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n536_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n536_s1 .INIT=16'h0708;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n519_s1  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n519_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n519_s1 .INIT=8'h14;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n425_s1  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n425_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n425_s1 .INIT=8'h14;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n424_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n424_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n424_s1 .INIT=16'h0708;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n423_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n423_6 ),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n423_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n423_s1 .INIT=16'h0708;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n422_s1  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n422_s1 .INIT=8'h14;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n421_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_8 ),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n421_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n421_s1 .INIT=16'h0708;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n420_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_8 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n420_6 ),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n420_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n420_s1 .INIT=16'h0708;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n419_s1  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n419_8 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n419_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n419_s1 .INIT=8'h14;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n418_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n419_8 ),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n418_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n418_s1 .INIT=16'h0708;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n417_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n419_8 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n417_6 ),
	.I2(\c_state.IDLE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [9]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n417_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n417_s1 .INIT=16'h0708;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [7]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s2 .INIT=8'hF4;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n135_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [15]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n135_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n135_s2 .INIT=8'hF4;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_s1  (
	.I0(init_calib),
	.I1(cmd),
	.I2(cmd_en),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_s1 .INIT=8'h80;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n158_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.I1(cmd),
	.I2(cmd_en),
	.I3(init_calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n158_s2 .INIT=16'hD000;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n726_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n726_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n726_s1 .INIT=16'h1000;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_s4  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_9 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_s4 .INIT=4'h1;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s4  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [6]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_12 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_13 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_9 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s4 .INIT=16'hDFB6;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s5  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_14 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_15 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_16 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_10 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s5 .INIT=8'h01;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s6  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_17 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_18 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_11 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s6 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_s4  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_17 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_18 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_9 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_s4 .INIT=8'h02;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_s4  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_9 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_s4 .INIT=4'h1;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s17 .INIT=4'h8;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s18  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_21 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_9 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_23 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_24 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_22 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s18 .INIT=16'hE000;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_s17 .INIT=16'hEF00;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_s17 .INIT=16'h1000;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_22 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_21 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_24 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_s17 .INIT=16'h1000;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_s2 .INIT=8'h80;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n423_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n423_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n423_s2 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n420_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n420_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n420_s2 .INIT=4'h8;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n417_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n417_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n417_s2 .INIT=4'h8;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s7  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [5]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_19 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_12 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s7 .INIT=8'h10;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s8  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [7]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_13 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s8 .INIT=4'h6;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s9  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [1]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [0]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_14 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s9 .INIT=16'hDEB7;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s10  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [2]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_20 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_21 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_15 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s10 .INIT=16'hDFB6;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s11  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [4]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_19 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_22 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_16 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s11 .INIT=16'hDFB6;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s12  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [9]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [9]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_23 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_17 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s12 .INIT=8'h96;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s13  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_19 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_24 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [8]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_18 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s13 .INIT=16'h8778;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s19  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_22 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_23 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s19 .INIT=8'h0B;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s20  (
	.I0(cmd_en_d),
	.I1(\c_state.IDLE ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_21 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_25 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_24 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s20 .INIT=16'h000B;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_s18  (
	.I0(cmd_en_d),
	.I1(\c_state.IDLE ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_21 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_22 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_s18 .INIT=8'h0B;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_s18  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_22 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_s18 .INIT=16'hEF00;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s14  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [2]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_19 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s14 .INIT=16'h0001;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s15  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [1]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_20 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s15 .INIT=4'h1;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s16  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_21 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s16 .INIT=4'h6;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s17  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [5]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_22 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s17 .INIT=4'h6;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s18  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [7]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [8]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_23 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s18 .INIT=8'h10;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s19  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [5]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [6]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [7]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_24 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s19 .INIT=16'h0001;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s21  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_25 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_s21 .INIT=4'h4;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n787_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st ),
	.I2(init_cs_Z),
	.I3(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n787_7 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n787_s2 .INIT=16'h1105;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n794_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_stb ),
	.I2(init_cs_Z),
	.I3(config_done_Z),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n794_7 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n794_s2 .INIT=16'h1105;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s5 .INIT=16'h0100;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n419_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_8 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n419_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n419_s3 .INIT=16'h8000;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n422_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n422_s3 .INIT=16'h8000;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n837_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1 ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n837_s3 .INIT=16'h0001;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_s19  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_23 ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_22 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_24 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_s19 .INIT=16'h8000;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s4  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d ),
	.I1(cmd_en_calib),
	.I2(cmd_en),
	.I3(init_calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s4 .INIT=16'h5044;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [13]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n137_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n137_s3 .INIT=8'hFE;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n145_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [5]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n145_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n145_s3 .INIT=8'hFE;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [14]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n136_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n136_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [12]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n138_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [11]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [10]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n140_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [9]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n141_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n141_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n142_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [8]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n142_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n142_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n144_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [6]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n144_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n144_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n146_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [4]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n146_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n146_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n147_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [3]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n147_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n147_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n148_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [2]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n148_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n148_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n149_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n149_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n149_s3 .INIT=8'h02;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n150_s4  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_9 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n150_9 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n150_s4 .INIT=8'h02;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n426_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0]),
	.I1(\c_state.IDLE ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n426_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n426_s3 .INIT=16'h1112;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_s6  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_s6 .INIT=8'hFE;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n520_s3  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n520_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n520_s3 .INIT=16'h1114;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_s6  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_13 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_s6 .INIT=8'hFE;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/n538_s3  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n538_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n538_s3 .INIT=16'h1114;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_s4  (
	.I0(\c_state.IDLE ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA ),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_10 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_s4 .INIT=8'hFE;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1084_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I2(calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1084_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1084_s3 .INIT=8'h6A;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s6 .INIT=8'hF4;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/n1085_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_11 ),
	.I2(calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1085_8 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n1085_s3 .INIT=8'h1A;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_read_d_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_15_s0  (
	.D(addr_d[15]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [15])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_15_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_14_s0  (
	.D(addr_d[14]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [14])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_14_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_13_s0  (
	.D(addr_d[13]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [13])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_13_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_12_s0  (
	.D(addr_d[12]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [12])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_12_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_11_s0  (
	.D(addr_d[11]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [11])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_11_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_10_s0  (
	.D(addr_d[10]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [10])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_10_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_9_s0  (
	.D(addr_d[9]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [9])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_9_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_8_s0  (
	.D(addr_d[8]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [8])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_8_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_7_s0  (
	.D(addr_d[7]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_7_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_6_s0  (
	.D(addr_d[6]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_6_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_5_s0  (
	.D(addr_d[5]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_5_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_4_s0  (
	.D(addr_d[4]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_4_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_3_s0  (
	.D(addr_d[3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_2_s0  (
	.D(addr_d[2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_1_s0  (
	.D(addr_d[1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0_s0  (
	.D(addr_d[0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0 [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/addr_d_0_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_9_s0  (
	.D(burst_num_d[9]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [9])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_9_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_8_s0  (
	.D(burst_num_d[8]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [8])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_8_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_7_s0  (
	.D(burst_num_d[7]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_7_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_6_s0  (
	.D(burst_num_d[6]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_6_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_5_s0  (
	.D(burst_num_d[5]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_5_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_4_s0  (
	.D(burst_num_d[4]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_4_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_3_s0  (
	.D(burst_num_d[3]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_3_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_2_s0  (
	.D(burst_num_d[2]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_2_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_1_s0  (
	.D(burst_num_d[1]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_1_s0 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0_s0  (
	.D(burst_num_d[0]),
	.CLK(clk_out),
	.CE(cmd_en_d),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0 [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_num_d_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA0_21 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA0_21 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_CA1_21 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_CA1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_LA_21 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_LA_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.WRITE_DATA_20 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDW_WAITE_20 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_CA1_21 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_CA1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_LA_21 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_LA_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.READ_DATA_20 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.CMDR_WAITE_20 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_3_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_2_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0_s0  (
	.D(wr_en_d),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n726_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_st_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_stb_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n748_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_stb )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_stb_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_db ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1b_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1b )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d1b_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_31_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n837_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [31])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_31_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_30_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n838_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [30])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_30_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_29_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n839_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [29])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_29_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_28_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n840_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [28])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_28_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_27_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n841_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [27])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_27_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_26_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n842_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [26])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_26_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_25_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n843_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [25])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_25_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_24_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n844_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [24])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_24_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_23_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n845_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [23])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_23_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_22_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n846_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [22])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_22_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_21_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n847_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [21])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_21_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_20_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n848_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [20])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_20_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_19_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n849_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [19])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_19_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_18_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n850_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [18])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_18_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_17_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n851_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [17])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_17_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_16_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n852_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [16])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_16_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_15_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n853_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [15])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_15_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_14_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n854_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [14])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_14_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_13_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n855_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [13])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_13_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_12_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n856_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [12])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_12_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_11_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n857_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [11])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_11_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_10_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n858_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [10])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_10_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_9_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n859_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [9])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_9_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_8_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n860_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [8])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_8_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_7_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n861_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_7_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_6_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n862_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_6_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n863_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_5_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_4_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n864_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_4_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_3_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n865_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_2_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n866_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n867_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n868_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_d_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n907_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_d_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n915_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_d_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.WRITE_DATA ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx0 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n935_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_31_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n936_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_30_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n937_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n938_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_28_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n939_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_27_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n940_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_26_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n941_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_25_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n942_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_24_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n943_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_23_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n944_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_22_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n945_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_21_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n946_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_20_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n947_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_19_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n948_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_18_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n949_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_17_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n950_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_16_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n951_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_15_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n952_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_14_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n953_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_13_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n954_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_12_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n955_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_11_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n956_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_10_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n957_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_9_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n958_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_8_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n959_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_7_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n960_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_6_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n961_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_5_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n962_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_4_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n963_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n964_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n965_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n966_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n967_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n968_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/dqtx1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.READ_DATA ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_4_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_4_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_3_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_2_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d0 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/shift_valid [4]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1 [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/rd_data_valid_d1_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1101_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(readd_Z)
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/readd_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmd_write_d_s0 .INIT=1'b0;
DFFP \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.IDLE_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n_state.IDLE_20 ),
	.CLK(clk_out),
	.PRESET(ddr_rsti),
	.Q(\c_state.IDLE )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.IDLE_s0 .INIT=1'b1;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n135_6 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [31])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_30_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n136_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [30])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_29_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n137_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [29])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_28_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n138_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [28])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_27_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n139_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [27])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_26_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n140_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [26])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_25_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n141_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [25])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_24_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n142_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [24])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_23_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n143_6 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [23])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_22_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n144_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [22])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_21_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n145_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [21])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_20_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n146_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [20])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_19_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n147_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [19])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_18_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n148_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [18])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_17_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n149_8 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [17])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_16_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n150_9 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [16])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_8_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n158_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [8])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_7_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n159_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n160_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_5_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n161_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_4_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n162_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_3_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n163_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_2_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n164_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_1_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n165_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_0_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n166_4 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_31_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/CA_reg_0_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n417_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [9])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_8_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n418_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [8])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_7_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n419_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_6_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n420_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_5_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n421_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_4_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n422_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_3_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n423_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_2_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n424_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_1_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n425_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_9_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n475_7 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdw_done_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n506_7 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cmdr_done_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n519_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_13 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n536_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_1_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n537_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_2_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1081_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1082_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_3_s1 .INIT=1'b0;
DFFCE \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1083_5 ),
	.CLK(clk_out),
	.CE(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss_4_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_2_s1 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_0_s3  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n426_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/burst_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_0_s3  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n520_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/tCPH_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_0_s3  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n538_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/LA_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1084_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_1_s3 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1085_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/ss [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/ss_0_s3 .INIT=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser40  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n698_6 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n698_6 ),
	.Q0(\u_psram_wd/o_dm [0]),
	.Q1(\u_psram_wd/o_dmts [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser40 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser40 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser40 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser40 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser41  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [2]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [1]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n698_6 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n698_6 ),
	.Q0(\u_psram_wd/o_dm [1]),
	.Q1(\u_psram_wd/o_dmts [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser41 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser41 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser41 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/mask_oser41 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n784_5 ),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n785_6 ),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n785_6 ),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n787_7 ),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_wd/wr_cs [0]),
	.Q1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40_1_Q1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser40 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n791_5 ),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n792_6 ),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/n792_6 ),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/n794_7 ),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_wd/wr_cs [1]),
	.Q1(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41_1_Q1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/cs_oser41 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [3]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [2]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [1]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [0]),
	.Q1(\u_psram_wd/oser4_dqts [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[0].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [7]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [6]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [5]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [4]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [1]),
	.Q1(\u_psram_wd/oser4_dqts [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[1].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [11]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [10]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [9]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [8]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [2]),
	.Q1(\u_psram_wd/oser4_dqts [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[2].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [15]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [14]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [13]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [12]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [3]),
	.Q1(\u_psram_wd/oser4_dqts [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[3].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [19]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [18]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [17]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [16]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [4]),
	.Q1(\u_psram_wd/oser4_dqts [4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[4].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [23]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [22]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [21]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [20]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [5]),
	.Q1(\u_psram_wd/oser4_dqts [5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [27]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [26]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [25]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [24]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [6]),
	.Q1(\u_psram_wd/oser4_dqts [6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4 .TXCLK_POL=1'b0;
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4  (
	.D0(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [31]),
	.D1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [30]),
	.D2(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [29]),
	.D3(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq [28]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1007_5 ),
	.TX1(\u_psram_wd/data_lane_gen[0].u_psram_lane/n1008_5 ),
	.Q0(\u_psram_wd/oser4_dq [7]),
	.Q1(\u_psram_wd/oser4_dqts [7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4 .TXCLK_POL=1'b0;
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4  (
	.D(\u_psram_wd/in_dq_p [0]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[24]),
	.Q1(rdbk_data_d0[16]),
	.Q2(rdbk_data_d0[8]),
	.Q3(rdbk_data_d0[0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4  (
	.D(\u_psram_wd/in_dq_p [1]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[25]),
	.Q1(rdbk_data_d0[17]),
	.Q2(rdbk_data_d0[9]),
	.Q3(rdbk_data_d0[1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4  (
	.D(\u_psram_wd/in_dq_p [2]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[26]),
	.Q1(rdbk_data_d0[18]),
	.Q2(rdbk_data_d0[10]),
	.Q3(rdbk_data_d0[2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4  (
	.D(\u_psram_wd/in_dq_p [3]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[27]),
	.Q1(rdbk_data_d0[19]),
	.Q2(rdbk_data_d0[11]),
	.Q3(rdbk_data_d0[3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4  (
	.D(\u_psram_wd/in_dq_p [4]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[28]),
	.Q1(rdbk_data_d0[20]),
	.Q2(rdbk_data_d0[12]),
	.Q3(rdbk_data_d0[4])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4  (
	.D(\u_psram_wd/in_dq_p [5]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[29]),
	.Q1(rdbk_data_d0[21]),
	.Q2(rdbk_data_d0[13]),
	.Q3(rdbk_data_d0[5])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4  (
	.D(\u_psram_wd/in_dq_p [6]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[30]),
	.Q1(rdbk_data_d0[22]),
	.Q2(rdbk_data_d0[14]),
	.Q3(rdbk_data_d0[6])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4 .LSREN="true";
IDES4 \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4  (
	.D(\u_psram_wd/in_dq_p [7]),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.CALIB(calib),
	.Q0(rdbk_data_d0[31]),
	.Q1(rdbk_data_d0[23]),
	.Q2(rdbk_data_d0[15]),
	.Q3(rdbk_data_d0[7])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4 .LSREN="true";
OSER4 \u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen  (
	.D0(Tvcs_done_Z),
	.D1(GND),
	.D2(Tvcs_done_Z),
	.D3(GND),
	.PCLK(clk_out),
	.FCLK(clk_x2),
	.RESET(ddr_rsti),
	.TX0(GND),
	.TX1(GND),
	.Q0(\u_psram_wd/clk_out [0]),
	.Q1(\u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen_1_Q1 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .GSREN="false";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .LSREN="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .HWL="true";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/genclkpos.u_ck_gen .TXCLK_POL=1'b0;
LUT1 \u_psram_wd/data_lane_gen[0].u_psram_lane/n698_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/dqsmtx1 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n698_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n698_s2 .INIT=2'h1;
LUT1 \u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n785_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n785_s2 .INIT=2'h1;
LUT1 \u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/cs_d0b ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n792_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n792_s2 .INIT=2'h1;
LUT1 \u_psram_wd/data_lane_gen[0].u_psram_lane/n475_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDW_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n475_7 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n475_s3 .INIT=2'h1;
LUT1 \u_psram_wd/data_lane_gen[0].u_psram_lane/n506_s3  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/c_state.CMDR_WAITE ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/n506_7 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/n506_s3 .INIT=2'h1;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n11_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/wr_en_d_0 [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n11_3 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n11_s0 .INIT=4'h4;
LUT2 \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_4 ),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_5 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_s0 .INIT=4'h8;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [2]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [3]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_4 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_s1 .INIT=16'h0990;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [1]),
	.I3(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1]),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_5 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val_s2 .INIT=16'h9009;
LUT4 \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n7_s2  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full ),
	.I1(wr_en_calib),
	.I2(wr_en),
	.I3(init_calib),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n7_6 )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n7_s2 .INIT=16'h5044;
LUT3 \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_s1  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3]),
	.I2(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_3 ),
	.F(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val_s1 .INIT=8'h09;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_3_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_2_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_3_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [3]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_3_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_2_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [2]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_2_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_1_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [1]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_1_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_0_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_0_s0 .INIT=1'b0;
DFFC \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wfull_val ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Full_s0 .INIT=1'b0;
DFFP \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty_s0  (
	.D(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rempty_val ),
	.CLK(clk_out),
	.PRESET(ddr_rsti),
	.Q(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/Empty_s0 .INIT=1'b1;
SDPX9B \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s  (
	.CLKA(clk_out),
	.CEA(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n7_6 ),
	.RESETA(GND),
	.CLKB(clk_out),
	.CEB(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n11_3 ),
	.RESETB(ddr_rsti),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({data_mask_d[3:0], wr_data_d[31], wr_data_d[23], wr_data_d[15], wr_data_d[7], wr_data_d[30], wr_data_d[22], wr_data_d[14], wr_data_d[6], wr_data_d[29], wr_data_d[21], wr_data_d[13], wr_data_d[5], wr_data_d[28], wr_data_d[20], wr_data_d[12], wr_data_d[4], wr_data_d[27], wr_data_d[19], wr_data_d[11], wr_data_d[3], wr_data_d[26], wr_data_d[18], wr_data_d[10], wr_data_d[2], wr_data_d[25], wr_data_d[17], wr_data_d[9], wr_data_d[1], wr_data_d[24], wr_data_d[16], wr_data_d[8], wr_data_d[0]}),
	.ADA({GND, GND, GND, GND, GND, GND, \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, GND, GND, \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2:0], GND, GND, GND, GND, GND}),
	.DO({\u_psram_wd/data_lane_gen[0].u_psram_lane/data_mask_d_0 [3:0], \u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_d_0 [31:0]})
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s .READ_MODE=1'b0;
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s .BIT_WIDTH_0=36;
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s .BIT_WIDTH_1=36;
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s .RESET_MODE="ASYNC";
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s .BLK_SEL_0=3'b000;
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/mem_mem_0_0_s .BLK_SEL_1=3'b000;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_0_s  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n11_3 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_0_2 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_0_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_1_s  (
	.I0(GND),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [1]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_0_2 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_1_2 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_1_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_2_s  (
	.I0(GND),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [2]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_1_2 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_2_2 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_2_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_3_s  (
	.I0(GND),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin [3]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_2_2 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_3_0_COUT ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next_3_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_0_s  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n7_6 ),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_0_2 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [0])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_0_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_1_s  (
	.I0(GND),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_0_2 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_1_2 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [1])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_1_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_2_s  (
	.I0(GND),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_1_2 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_2_2 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [2])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_2_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_3_s  (
	.I0(GND),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [3]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_2_2 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_3_0_COUT ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next [3])
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin_next_3_s .ALU_MODE=0;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [0]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_3 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_1_SUM )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_s0 .ALU_MODE=3;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [1]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [1]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n195_3 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_3 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_1_SUM )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_s0 .ALU_MODE=3;
ALU \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_s0  (
	.I0(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/rbin_next [2]),
	.I1(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/wbin [2]),
	.I3(GND),
	.CIN(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n196_3 ),
	.COUT(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_3 ),
	.SUM(\u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_1_SUM )
);
defparam \u_psram_wd/data_lane_gen[0].u_psram_lane/u_fifo/n197_s0 .ALU_MODE=3;
LUT4 \u_psram_init/n430_s0  (
	.I0(\u_psram_init/n430_4 ),
	.I1(\u_psram_init/n430_5 ),
	.I2(\u_psram_init/n430_6 ),
	.I3(\u_psram_init/n430_7 ),
	.F(\u_psram_init/n430_3 )
);
defparam \u_psram_init/n430_s0 .INIT=16'h8000;
LUT3 \u_psram_init/n941_s0  (
	.I0(\u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_init/n941_6 ),
	.F(\u_psram_init/n941_3 )
);
defparam \u_psram_init/n941_s0 .INIT=8'h80;
LUT4 \u_psram_init/n986_s0  (
	.I0(\u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_init/n986_4 ),
	.F(\u_psram_init/n986_3 )
);
defparam \u_psram_init/n986_s0 .INIT=16'h4000;
LUT4 \u_psram_init/n2149_s0  (
	.I0(\u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_init/timer_cnt0 [4]),
	.I3(\u_psram_init/n986_4 ),
	.F(\u_psram_init/n2149_3 )
);
defparam \u_psram_init/n2149_s0 .INIT=16'h1800;
LUT2 \u_psram_init/n1418_s0  (
	.I0(\u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_init/n1418_3 )
);
defparam \u_psram_init/n1418_s0 .INIT=4'hE;
LUT2 \u_psram_init/n1435_s1  (
	.I0(\u_psram_init/adjust_over [0]),
	.I1(\u_psram_init/n1435_5 ),
	.F(\u_psram_init/n1435_4 )
);
defparam \u_psram_init/n1435_s1 .INIT=4'h1;
LUT4 \u_psram_init/n1456_s0  (
	.I0(\u_psram_init/read_calibration[0].add_cnt [1]),
	.I1(\u_psram_init/read_calibration[0].add_cnt [2]),
	.I2(readd_Z),
	.I3(\u_psram_init/read_calibration[0].add_cnt [0]),
	.F(\u_psram_init/n1456_3 )
);
defparam \u_psram_init/n1456_s0 .INIT=16'h00FE;
LUT4 \u_psram_init/n1471_s0  (
	.I0(\u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_init/n1471_4 ),
	.I2(\u_psram_init/n1471_5 ),
	.I3(\u_psram_init/n1471_6 ),
	.F(\u_psram_init/n1471_3 )
);
defparam \u_psram_init/n1471_s0 .INIT=16'h4000;
LUT3 \u_psram_init/n1649_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_7 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1649_3 )
);
defparam \u_psram_init/n1649_s0 .INIT=8'hF8;
LUT4 \u_psram_init/n1650_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1650_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1650_3 )
);
defparam \u_psram_init/n1650_s0 .INIT=16'hFF80;
LUT4 \u_psram_init/n1651_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1651_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1651_3 )
);
defparam \u_psram_init/n1651_s0 .INIT=16'hFF80;
LUT4 \u_psram_init/n1652_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1652_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1652_3 )
);
defparam \u_psram_init/n1652_s0 .INIT=16'hFF80;
LUT4 \u_psram_init/n1653_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1653_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1653_3 )
);
defparam \u_psram_init/n1653_s0 .INIT=16'hFF80;
LUT4 \u_psram_init/n1654_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1654_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1654_3 )
);
defparam \u_psram_init/n1654_s0 .INIT=16'hFF80;
LUT4 \u_psram_init/n1655_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1655_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1655_3 )
);
defparam \u_psram_init/n1655_s0 .INIT=16'hFF80;
LUT4 \u_psram_init/n1656_s0  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n1356_5 ),
	.I2(\u_psram_init/n1656_4 ),
	.I3(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1656_3 )
);
defparam \u_psram_init/n1656_s0 .INIT=16'hFF80;
LUT3 \u_psram_init/n1657_s0  (
	.I0(\u_psram_init/n1356_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1657_3 )
);
defparam \u_psram_init/n1657_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1658_s0  (
	.I0(\u_psram_init/n1650_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1658_3 )
);
defparam \u_psram_init/n1658_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1659_s0  (
	.I0(\u_psram_init/n1651_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1659_3 )
);
defparam \u_psram_init/n1659_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1660_s0  (
	.I0(\u_psram_init/n1652_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1660_3 )
);
defparam \u_psram_init/n1660_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1661_s0  (
	.I0(\u_psram_init/n1653_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1661_3 )
);
defparam \u_psram_init/n1661_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1662_s0  (
	.I0(\u_psram_init/n1654_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1662_3 )
);
defparam \u_psram_init/n1662_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1663_s0  (
	.I0(\u_psram_init/n1655_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1663_3 )
);
defparam \u_psram_init/n1663_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1664_s0  (
	.I0(\u_psram_init/n1656_4 ),
	.I1(\u_psram_init/n1657_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1664_3 )
);
defparam \u_psram_init/n1664_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1665_s0  (
	.I0(\u_psram_init/n1356_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1665_3 )
);
defparam \u_psram_init/n1665_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1666_s0  (
	.I0(\u_psram_init/n1650_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1666_3 )
);
defparam \u_psram_init/n1666_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1667_s0  (
	.I0(\u_psram_init/n1651_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1667_3 )
);
defparam \u_psram_init/n1667_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1668_s0  (
	.I0(\u_psram_init/n1652_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1668_3 )
);
defparam \u_psram_init/n1668_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1669_s0  (
	.I0(\u_psram_init/n1653_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1669_3 )
);
defparam \u_psram_init/n1669_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1670_s0  (
	.I0(\u_psram_init/n1654_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1670_3 )
);
defparam \u_psram_init/n1670_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1671_s0  (
	.I0(\u_psram_init/n1655_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1671_3 )
);
defparam \u_psram_init/n1671_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1672_s0  (
	.I0(\u_psram_init/n1656_4 ),
	.I1(\u_psram_init/n1665_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1672_3 )
);
defparam \u_psram_init/n1672_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1673_s0  (
	.I0(\u_psram_init/n1356_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1673_3 )
);
defparam \u_psram_init/n1673_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1674_s0  (
	.I0(\u_psram_init/n1650_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1674_3 )
);
defparam \u_psram_init/n1674_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1675_s0  (
	.I0(\u_psram_init/n1651_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1675_3 )
);
defparam \u_psram_init/n1675_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1676_s0  (
	.I0(\u_psram_init/n1652_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1676_3 )
);
defparam \u_psram_init/n1676_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1677_s0  (
	.I0(\u_psram_init/n1653_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1677_3 )
);
defparam \u_psram_init/n1677_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1678_s0  (
	.I0(\u_psram_init/n1654_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1678_3 )
);
defparam \u_psram_init/n1678_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1679_s0  (
	.I0(\u_psram_init/n1655_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1679_3 )
);
defparam \u_psram_init/n1679_s0 .INIT=8'hF8;
LUT3 \u_psram_init/n1680_s0  (
	.I0(\u_psram_init/n1656_4 ),
	.I1(\u_psram_init/n1673_4 ),
	.I2(\u_psram_init/n2177_8 ),
	.F(\u_psram_init/n1680_3 )
);
defparam \u_psram_init/n1680_s0 .INIT=8'hF8;
LUT2 \u_psram_init/n1826_s0  (
	.I0(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_init/n2177_4 ),
	.F(\u_psram_init/n1826_3 )
);
defparam \u_psram_init/n1826_s0 .INIT=4'h8;
LUT4 \u_psram_init/n1850_s0  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_init/adjust_over [0]),
	.I3(\u_psram_init/n1850_6 ),
	.F(\u_psram_init/n1850_3 )
);
defparam \u_psram_init/n1850_s0 .INIT=16'h4000;
LUT4 \u_psram_init/waite_cnt_2_s3  (
	.I0(\u_psram_init/c_state.CLK_WAITE ),
	.I1(\u_psram_init/n533_6 ),
	.I2(\u_psram_init/n833_4 ),
	.I3(\u_psram_init/waite_cnt_2_9 ),
	.F(\u_psram_init/waite_cnt_2_8 )
);
defparam \u_psram_init/waite_cnt_2_s3 .INIT=16'hFEFF;
LUT2 \u_psram_init/wr_data_31_s3  (
	.I0(\u_psram_init/n986_3 ),
	.I1(\u_psram_init/wr_data_31_6 ),
	.F(\u_psram_init/wr_data_31_5 )
);
defparam \u_psram_init/wr_data_31_s3 .INIT=4'hB;
LUT4 \u_psram_init/wr_en_s3  (
	.I0(\u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_init/timer_cnt0 [3]),
	.I3(\u_psram_init/n986_4 ),
	.F(\u_psram_init/wr_en_5 )
);
defparam \u_psram_init/wr_en_s3 .INIT=16'h2C00;
LUT4 \u_psram_init/read_calibration[0].wr_ptr_2_s3  (
	.I0(rd_data_valid_calib),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(cmd_en_calib),
	.I3(\u_psram_init/read_calibration[0].wr_ptr_2_11 ),
	.F(\u_psram_init/read_calibration[0].wr_ptr_2_8 )
);
defparam \u_psram_init/read_calibration[0].wr_ptr_2_s3 .INIT=16'hFFF8;
LUT3 \u_psram_init/VALUE_0_s3  (
	.I0(\u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_init/adjust_over [0]),
	.F(\u_psram_init/VALUE_0_5 )
);
defparam \u_psram_init/VALUE_0_s3 .INIT=8'hFE;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s3  (
	.I0(\u_psram_init/read_calibration[0].check_cnt_5_9 ),
	.I1(\u_psram_init/read_calibration[0].check_cnt_5_10 ),
	.I2(\u_psram_init/read_calibration[0].check_cnt_5_11 ),
	.I3(\u_psram_init/read_over ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_8 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s3 .INIT=16'hFFE0;
LUT2 \u_psram_init/n_state.IDLE_s26  (
	.I0(\u_psram_init/n_state.IDLE_31 ),
	.I1(\u_psram_init/c_state.IDLE ),
	.F(\u_psram_init/n_state.IDLE_30 )
);
defparam \u_psram_init/n_state.IDLE_s26 .INIT=4'h4;
LUT3 \u_psram_init/n_state.TVCS_WAITE_s27  (
	.I0(\u_psram_init/n_state.IDLE_31 ),
	.I1(\u_psram_init/c_state.TVCS_WAITE ),
	.I2(\u_psram_init/c_state.IDLE ),
	.F(\u_psram_init/n_state.TVCS_WAITE_31 )
);
defparam \u_psram_init/n_state.TVCS_WAITE_s27 .INIT=8'hF4;
LUT4 \u_psram_init/n_state.CLK_WAITE_s26  (
	.I0(\u_psram_init/n_state.CLK_WAITE_31 ),
	.I1(Tvcs_done_Z),
	.I2(\u_psram_init/c_state.TVCS_WAITE ),
	.I3(\u_psram_init/c_state.CLK_WAITE ),
	.F(\u_psram_init/n_state.CLK_WAITE_30 )
);
defparam \u_psram_init/n_state.CLK_WAITE_s26 .INIT=16'hF5C0;
LUT4 \u_psram_init/n_state.GRST_s27  (
	.I0(\u_psram_init/n833_4 ),
	.I1(\u_psram_init/c_state.CLK_WAITE ),
	.I2(\u_psram_init/n_state.IDLE_31 ),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n_state.GRST_31 )
);
defparam \u_psram_init/n_state.GRST_s27 .INIT=16'h8F88;
LUT4 \u_psram_init/n_state.GRST_WAITE_s26  (
	.I0(\u_psram_init/n_state.IDLE_31 ),
	.I1(\u_psram_init/GRST_cnt_1_9 ),
	.I2(\u_psram_init/c_state.GRST ),
	.I3(\u_psram_init/c_state.GRST_WAITE ),
	.F(\u_psram_init/n_state.GRST_WAITE_30 )
);
defparam \u_psram_init/n_state.GRST_WAITE_s26 .INIT=16'hF5C0;
LUT4 \u_psram_init/n_state.CONFIG_MR0_s26  (
	.I0(\u_psram_init/tRST_cnt_7_9 ),
	.I1(\u_psram_init/n_state.CONFIG_MR0_31 ),
	.I2(\u_psram_init/c_state.CONFIG_MR0 ),
	.I3(\u_psram_init/c_state.GRST_WAITE ),
	.F(\u_psram_init/n_state.CONFIG_MR0_30 )
);
defparam \u_psram_init/n_state.CONFIG_MR0_s26 .INIT=16'hFA30;
LUT4 \u_psram_init/n_state.CONFIG_MR0_WAITE_s27  (
	.I0(\u_psram_init/n_state.CLK_WAITE_31 ),
	.I1(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I2(\u_psram_init/c_state.CONFIG_MR0 ),
	.I3(\u_psram_init/c_state.CONFIG_MR0_WAITE ),
	.F(\u_psram_init/n_state.CONFIG_MR0_WAITE_31 )
);
defparam \u_psram_init/n_state.CONFIG_MR0_WAITE_s27 .INIT=16'hF5C0;
LUT4 \u_psram_init/n_state.CONFIG_MR4_s27  (
	.I0(\u_psram_init/n833_4 ),
	.I1(\u_psram_init/c_state.CONFIG_MR0_WAITE ),
	.I2(\u_psram_init/n_state.CONFIG_MR0_31 ),
	.I3(\u_psram_init/c_state.CONFIG_MR4 ),
	.F(\u_psram_init/n_state.CONFIG_MR4_31 )
);
defparam \u_psram_init/n_state.CONFIG_MR4_s27 .INIT=16'h8F88;
LUT4 \u_psram_init/n_state.CONFIG_MR4_WAITE_s27  (
	.I0(\u_psram_init/n_state.CLK_WAITE_31 ),
	.I1(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I2(\u_psram_init/c_state.CONFIG_MR4 ),
	.I3(\u_psram_init/c_state.CONFIG_MR4_WAITE ),
	.F(\u_psram_init/n_state.CONFIG_MR4_WAITE_31 )
);
defparam \u_psram_init/n_state.CONFIG_MR4_WAITE_s27 .INIT=16'hF5C0;
LUT4 \u_psram_init/n_state.CONFIG_MR8_s27  (
	.I0(\u_psram_init/n833_4 ),
	.I1(\u_psram_init/n_state.CONFIG_MR0_31 ),
	.I2(\u_psram_init/c_state.CONFIG_MR8 ),
	.I3(\u_psram_init/c_state.CONFIG_MR4_WAITE ),
	.F(\u_psram_init/n_state.CONFIG_MR8_31 )
);
defparam \u_psram_init/n_state.CONFIG_MR8_s27 .INIT=16'hFA30;
LUT4 \u_psram_init/n_state.CONFIG_MR8_WAITE_s27  (
	.I0(\u_psram_init/n_state.CLK_WAITE_31 ),
	.I1(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I2(\u_psram_init/c_state.CONFIG_MR8 ),
	.I3(\u_psram_init/c_state.CONFIG_MR8_WAITE ),
	.F(\u_psram_init/n_state.CONFIG_MR8_WAITE_31 )
);
defparam \u_psram_init/n_state.CONFIG_MR8_WAITE_s27 .INIT=16'hF5C0;
LUT3 \u_psram_init/n_state.WRITE_DATA_s27  (
	.I0(\u_psram_init/n_state.IDLE_31 ),
	.I1(\u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_init/n833_6 ),
	.F(\u_psram_init/n_state.WRITE_DATA_31 )
);
defparam \u_psram_init/n_state.WRITE_DATA_s27 .INIT=8'hF4;
LUT3 \u_psram_init/n_state.READ_CHECK_DATA_s27  (
	.I0(\u_psram_init/n_state.IDLE_31 ),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_init/n_state.READ_CHECK_DATA_35 ),
	.F(\u_psram_init/n_state.READ_CHECK_DATA_31 )
);
defparam \u_psram_init/n_state.READ_CHECK_DATA_s27 .INIT=8'h4F;
LUT3 \u_psram_init/n_state.ADJUST_PHASE_WAITE_s26  (
	.I0(\u_psram_init/n_state.ADJUST_PHASE_WAITE_31 ),
	.I1(\u_psram_init/n_state.ADJUST_PHASE_WAITE_32 ),
	.I2(\u_psram_init/n_state.ADJUST_PHASE_WAITE_33 ),
	.F(\u_psram_init/n_state.ADJUST_PHASE_WAITE_30 )
);
defparam \u_psram_init/n_state.ADJUST_PHASE_WAITE_s26 .INIT=8'h07;
LUT3 \u_psram_init/n_state.ADJUST_PHASE_s27  (
	.I0(\u_psram_init/n_state.IDLE_31 ),
	.I1(\u_psram_init/c_state.ADJUST_PHASE ),
	.I2(\u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_init/n_state.ADJUST_PHASE_31 )
);
defparam \u_psram_init/n_state.ADJUST_PHASE_s27 .INIT=8'hF4;
LUT4 \u_psram_init/n_state.INIT_CALIB_WAITE_s27  (
	.I0(\u_psram_init/c_state.ADJUST_PHASE ),
	.I1(\u_psram_init/calib_done [0]),
	.I2(\u_psram_init/n_state.IDLE_31 ),
	.I3(\u_psram_init/c_state.INIT_CALIB_WAITE ),
	.F(\u_psram_init/n_state.INIT_CALIB_WAITE_31 )
);
defparam \u_psram_init/n_state.INIT_CALIB_WAITE_s27 .INIT=16'h8F88;
LUT4 \u_psram_init/n_state.ADJUST_DELAY_WAITE_s27  (
	.I0(\u_psram_init/phase_over ),
	.I1(\u_psram_init/n_state.ADJUST_DELAY_WAITE_32 ),
	.I2(\u_psram_init/n_state.IDLE_31 ),
	.I3(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_init/n_state.ADJUST_DELAY_WAITE_31 )
);
defparam \u_psram_init/n_state.ADJUST_DELAY_WAITE_s27 .INIT=16'h8F88;
LUT3 \u_psram_init/n_state.ADJUST_DELAY_s26  (
	.I0(\u_psram_init/n_state.ADJUST_DELAY_31 ),
	.I1(\u_psram_init/n_state.ADJUST_PHASE_WAITE_32 ),
	.I2(\u_psram_init/n_state.ADJUST_DELAY_32 ),
	.F(\u_psram_init/n_state.ADJUST_DELAY_30 )
);
defparam \u_psram_init/n_state.ADJUST_DELAY_s26 .INIT=8'h07;
LUT2 \u_psram_init/n_state.INIT_CALIB_DONE_s27  (
	.I0(\u_psram_init/c_state.INIT_CALIB_WAITE ),
	.I1(\u_psram_init/c_state.INIT_CALIB_DONE ),
	.F(\u_psram_init/n_state.INIT_CALIB_DONE_31 )
);
defparam \u_psram_init/n_state.INIT_CALIB_DONE_s27 .INIT=4'hE;
LUT2 \u_psram_init/n1592_s1  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_init/read_over ),
	.F(\u_psram_init/n1592_5 )
);
defparam \u_psram_init/n1592_s1 .INIT=4'h1;
LUT3 \u_psram_init/n1591_s1  (
	.I0(\u_psram_init/read_over ),
	.I1(\u_psram_init/read_calibration[0].check_cnt [0]),
	.I2(\u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_init/n1591_5 )
);
defparam \u_psram_init/n1591_s1 .INIT=8'h14;
LUT4 \u_psram_init/n1589_s1  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_init/n1590_6 ),
	.I2(\u_psram_init/read_over ),
	.I3(\u_psram_init/read_calibration[0].check_cnt [3]),
	.F(\u_psram_init/n1589_5 )
);
defparam \u_psram_init/n1589_s1 .INIT=16'h0708;
LUT3 \u_psram_init/n1588_s1  (
	.I0(\u_psram_init/read_over ),
	.I1(\u_psram_init/read_calibration[0].check_cnt [4]),
	.I2(\u_psram_init/n1588_8 ),
	.F(\u_psram_init/n1588_5 )
);
defparam \u_psram_init/n1588_s1 .INIT=8'h14;
LUT4 \u_psram_init/n1587_s1  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [4]),
	.I1(\u_psram_init/n1588_8 ),
	.I2(\u_psram_init/read_over ),
	.I3(\u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_init/n1587_5 )
);
defparam \u_psram_init/n1587_s1 .INIT=16'h0708;
LUT4 \u_psram_init/n1406_s2  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I3(cmd_en_calib),
	.F(\u_psram_init/n1406_6 )
);
defparam \u_psram_init/n1406_s2 .INIT=16'h008F;
LUT4 \u_psram_init/n1405_s2  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(cmd_en_calib),
	.I3(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_init/n1405_6 )
);
defparam \u_psram_init/n1405_s2 .INIT=16'h0B0C;
LUT4 \u_psram_init/n1372_s1  (
	.I0(\u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_init/n1373_6 ),
	.I2(\u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_init/timer_cnt1 [3]),
	.F(\u_psram_init/n1372_5 )
);
defparam \u_psram_init/n1372_s1 .INIT=16'h0708;
LUT4 \u_psram_init/n1370_s1  (
	.I0(\u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_init/n1371_8 ),
	.I2(\u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_init/timer_cnt1 [5]),
	.F(\u_psram_init/n1370_5 )
);
defparam \u_psram_init/n1370_s1 .INIT=16'h0708;
LUT2 \u_psram_init/n1292_s1  (
	.I0(\u_psram_init/read_cnt [0]),
	.I1(\u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_init/n1292_5 )
);
defparam \u_psram_init/n1292_s1 .INIT=4'h1;
LUT3 \u_psram_init/n1291_s1  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/read_cnt [0]),
	.I2(\u_psram_init/read_cnt [1]),
	.F(\u_psram_init/n1291_5 )
);
defparam \u_psram_init/n1291_s1 .INIT=8'h14;
LUT4 \u_psram_init/n1289_s1  (
	.I0(\u_psram_init/read_cnt [2]),
	.I1(\u_psram_init/n1290_6 ),
	.I2(\u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_init/read_cnt [3]),
	.F(\u_psram_init/n1289_5 )
);
defparam \u_psram_init/n1289_s1 .INIT=16'h0708;
LUT3 \u_psram_init/n1288_s1  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/read_cnt [4]),
	.I2(\u_psram_init/n1288_8 ),
	.F(\u_psram_init/n1288_5 )
);
defparam \u_psram_init/n1288_s1 .INIT=8'h14;
LUT4 \u_psram_init/n1286_s1  (
	.I0(\u_psram_init/read_cnt [5]),
	.I1(\u_psram_init/read_over_9 ),
	.I2(\u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_init/read_cnt [6]),
	.F(\u_psram_init/n1286_5 )
);
defparam \u_psram_init/n1286_s1 .INIT=16'h0708;
LUT4 \u_psram_init/n1285_s1  (
	.I0(\u_psram_init/read_over_9 ),
	.I1(\u_psram_init/n1285_6 ),
	.I2(\u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_init/read_cnt [7]),
	.F(\u_psram_init/n1285_5 )
);
defparam \u_psram_init/n1285_s1 .INIT=16'h0708;
LUT4 \u_psram_init/n1284_s1  (
	.I0(\u_psram_init/read_over_9 ),
	.I1(\u_psram_init/n1284_8 ),
	.I2(\u_psram_init/timer_cnt1_clr ),
	.I3(\u_psram_init/read_cnt [8]),
	.F(\u_psram_init/n1284_5 )
);
defparam \u_psram_init/n1284_s1 .INIT=16'h0708;
LUT2 \u_psram_init/n1140_s2  (
	.I0(\u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_init/burst_num_2_7 ),
	.F(\u_psram_init/n1140_6 )
);
defparam \u_psram_init/n1140_s2 .INIT=4'h4;
LUT3 \u_psram_init/n554_s2  (
	.I0(\u_psram_init/n833_4 ),
	.I1(\u_psram_init/waite_cnt [0]),
	.I2(\u_psram_init/n533_6 ),
	.F(\u_psram_init/n554_6 )
);
defparam \u_psram_init/n554_s2 .INIT=8'h0B;
LUT4 \u_psram_init/n553_s2  (
	.I0(\u_psram_init/waite_cnt [2]),
	.I1(\u_psram_init/waite_cnt [0]),
	.I2(\u_psram_init/n533_6 ),
	.I3(\u_psram_init/waite_cnt [1]),
	.F(\u_psram_init/n553_6 )
);
defparam \u_psram_init/n553_s2 .INIT=16'h0B0C;
LUT4 \u_psram_init/n552_s2  (
	.I0(\u_psram_init/waite_cnt [1]),
	.I1(\u_psram_init/waite_cnt [0]),
	.I2(\u_psram_init/waite_cnt [2]),
	.I3(\u_psram_init/n533_6 ),
	.F(\u_psram_init/n552_6 )
);
defparam \u_psram_init/n552_s2 .INIT=16'h00F8;
LUT2 \u_psram_init/n464_s1  (
	.I0(\u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_init/tvcs_cnt [1]),
	.F(\u_psram_init/n464_5 )
);
defparam \u_psram_init/n464_s1 .INIT=4'h6;
LUT3 \u_psram_init/n463_s1  (
	.I0(\u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_init/tvcs_cnt [2]),
	.F(\u_psram_init/n463_5 )
);
defparam \u_psram_init/n463_s1 .INIT=8'h78;
LUT4 \u_psram_init/n462_s1  (
	.I0(\u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_init/n462_5 )
);
defparam \u_psram_init/n462_s1 .INIT=16'h7F80;
LUT2 \u_psram_init/n461_s1  (
	.I0(\u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_init/n461_6 ),
	.F(\u_psram_init/n461_5 )
);
defparam \u_psram_init/n461_s1 .INIT=4'h6;
LUT3 \u_psram_init/n460_s1  (
	.I0(\u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_init/n461_6 ),
	.I2(\u_psram_init/tvcs_cnt [5]),
	.F(\u_psram_init/n460_5 )
);
defparam \u_psram_init/n460_s1 .INIT=8'h78;
LUT4 \u_psram_init/n459_s1  (
	.I0(\u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_init/n461_6 ),
	.I3(\u_psram_init/tvcs_cnt [6]),
	.F(\u_psram_init/n459_5 )
);
defparam \u_psram_init/n459_s1 .INIT=16'h7F80;
LUT2 \u_psram_init/n458_s1  (
	.I0(\u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_init/n458_6 ),
	.F(\u_psram_init/n458_5 )
);
defparam \u_psram_init/n458_s1 .INIT=4'h6;
LUT2 \u_psram_init/n455_s1  (
	.I0(\u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_init/n455_9 ),
	.F(\u_psram_init/n455_5 )
);
defparam \u_psram_init/n455_s1 .INIT=4'h6;
LUT3 \u_psram_init/n454_s1  (
	.I0(\u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_init/n455_9 ),
	.I2(\u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_init/n454_5 )
);
defparam \u_psram_init/n454_s1 .INIT=8'h78;
LUT4 \u_psram_init/n452_s1  (
	.I0(\u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_init/n455_9 ),
	.I2(\u_psram_init/n453_6 ),
	.I3(\u_psram_init/tvcs_cnt [13]),
	.F(\u_psram_init/n452_5 )
);
defparam \u_psram_init/n452_s1 .INIT=16'h7F80;
LUT2 \u_psram_init/n1455_s1  (
	.I0(\u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_init/read_calibration[0].add_cnt [1]),
	.F(\u_psram_init/n1455_5 )
);
defparam \u_psram_init/n1455_s1 .INIT=4'h6;
LUT3 \u_psram_init/n1454_s1  (
	.I0(\u_psram_init/read_calibration[0].add_cnt [0]),
	.I1(\u_psram_init/read_calibration[0].add_cnt [1]),
	.I2(\u_psram_init/read_calibration[0].add_cnt [2]),
	.F(\u_psram_init/n1454_5 )
);
defparam \u_psram_init/n1454_s1 .INIT=8'h78;
LUT4 \u_psram_init/n1144_s1  (
	.I0(\u_psram_init/timer_cnt1 [5]),
	.I1(\u_psram_init/timer_cnt1 [4]),
	.I2(\u_psram_init/n1371_8 ),
	.I3(\u_psram_init/n986_3 ),
	.F(\u_psram_init/n1144_5 )
);
defparam \u_psram_init/n1144_s1 .INIT=16'hFF10;
LUT3 \u_psram_init/n954_s1  (
	.I0(\u_psram_init/n941_3 ),
	.I1(\u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_init/n954_5 )
);
defparam \u_psram_init/n954_s1 .INIT=8'hBE;
LUT4 \u_psram_init/n952_s1  (
	.I0(\u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_init/burst_num_2_6 ),
	.I2(\u_psram_init/n941_3 ),
	.I3(\u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_init/n952_5 )
);
defparam \u_psram_init/n952_s1 .INIT=16'hF7F8;
LUT4 \u_psram_init/n587_s1  (
	.I0(\u_psram_init/n587_6 ),
	.I1(\u_psram_init/tRST_cnt [2]),
	.I2(\u_psram_init/n588_6 ),
	.I3(\u_psram_init/tRST_cnt [3]),
	.F(\u_psram_init/n587_5 )
);
defparam \u_psram_init/n587_s1 .INIT=16'hBFC0;
LUT4 \u_psram_init/n584_s1  (
	.I0(\u_psram_init/tRST_cnt [7]),
	.I1(\u_psram_init/tRST_cnt [5]),
	.I2(\u_psram_init/n585_6 ),
	.I3(\u_psram_init/tRST_cnt [6]),
	.F(\u_psram_init/n584_5 )
);
defparam \u_psram_init/n584_s1 .INIT=16'hBFC0;
LUT4 \u_psram_init/n583_s1  (
	.I0(\u_psram_init/tRST_cnt [6]),
	.I1(\u_psram_init/tRST_cnt [5]),
	.I2(\u_psram_init/n585_6 ),
	.I3(\u_psram_init/tRST_cnt [7]),
	.F(\u_psram_init/n583_5 )
);
defparam \u_psram_init/n583_s1 .INIT=16'hFF80;
LUT4 \u_psram_init/n450_s1  (
	.I0(\u_psram_init/tvcs_cnt [14]),
	.I1(\u_psram_init/n457_6 ),
	.I2(\u_psram_init/n451_6 ),
	.I3(\u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_init/n450_5 )
);
defparam \u_psram_init/n450_s1 .INIT=16'h7F80;
LUT2 \u_psram_init/n1768_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [1]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1768_5 )
);
defparam \u_psram_init/n1768_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1767_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1767_5 )
);
defparam \u_psram_init/n1767_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1766_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [3]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1766_5 )
);
defparam \u_psram_init/n1766_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1765_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [4]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1765_5 )
);
defparam \u_psram_init/n1765_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1764_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [5]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1764_5 )
);
defparam \u_psram_init/n1764_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1763_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1763_5 )
);
defparam \u_psram_init/n1763_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1762_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [7]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1762_5 )
);
defparam \u_psram_init/n1762_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1761_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [8]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1761_5 )
);
defparam \u_psram_init/n1761_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1760_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [9]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1760_5 )
);
defparam \u_psram_init/n1760_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1759_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [10]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1759_5 )
);
defparam \u_psram_init/n1759_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1758_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [11]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1758_5 )
);
defparam \u_psram_init/n1758_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1757_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [12]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1757_5 )
);
defparam \u_psram_init/n1757_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1756_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [13]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1756_5 )
);
defparam \u_psram_init/n1756_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1755_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [14]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1755_5 )
);
defparam \u_psram_init/n1755_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1754_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [15]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1754_5 )
);
defparam \u_psram_init/n1754_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1753_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [16]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1753_5 )
);
defparam \u_psram_init/n1753_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1752_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [17]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1752_5 )
);
defparam \u_psram_init/n1752_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1751_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [18]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1751_5 )
);
defparam \u_psram_init/n1751_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1750_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [19]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1750_5 )
);
defparam \u_psram_init/n1750_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1749_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [20]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1749_5 )
);
defparam \u_psram_init/n1749_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1748_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [21]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1748_5 )
);
defparam \u_psram_init/n1748_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1747_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [22]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1747_5 )
);
defparam \u_psram_init/n1747_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1746_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [23]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1746_5 )
);
defparam \u_psram_init/n1746_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1745_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [24]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1745_5 )
);
defparam \u_psram_init/n1745_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1744_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [25]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1744_5 )
);
defparam \u_psram_init/n1744_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1743_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [26]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1743_5 )
);
defparam \u_psram_init/n1743_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1742_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [27]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1742_5 )
);
defparam \u_psram_init/n1742_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1741_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [28]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1741_5 )
);
defparam \u_psram_init/n1741_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1740_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [29]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1740_5 )
);
defparam \u_psram_init/n1740_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1739_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [30]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1739_5 )
);
defparam \u_psram_init/n1739_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1738_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [31]),
	.I1(\u_psram_init/n1616_8 ),
	.F(\u_psram_init/n1738_5 )
);
defparam \u_psram_init/n1738_s1 .INIT=4'hE;
LUT2 \u_psram_init/n1148_s1  (
	.I0(\u_psram_init/n986_3 ),
	.I1(\u_psram_init/wr_data_31_6 ),
	.F(\u_psram_init/n1148_5 )
);
defparam \u_psram_init/n1148_s1 .INIT=4'hE;
LUT4 \u_psram_init/n766_s1  (
	.I0(\u_psram_init/c_state.CONFIG_MR0 ),
	.I1(\u_psram_init/c_state.CONFIG_MR4 ),
	.I2(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n762_4 )
);
defparam \u_psram_init/n766_s1 .INIT=16'hFF40;
LUT4 \u_psram_init/n761_s1  (
	.I0(\u_psram_init/c_state.CONFIG_MR8 ),
	.I1(\u_psram_init/n761_6 ),
	.I2(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n761_5 )
);
defparam \u_psram_init/n761_s1 .INIT=16'hFF80;
LUT4 \u_psram_init/n749_s1  (
	.I0(\u_psram_init/MR_cnt [0]),
	.I1(\u_psram_init/MR_cnt [1]),
	.I2(\u_psram_init/n533_4 ),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n749_5 )
);
defparam \u_psram_init/n749_s1 .INIT=16'hFF01;
LUT4 \u_psram_init/n430_s1  (
	.I0(\u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_init/n430_4 )
);
defparam \u_psram_init/n430_s1 .INIT=16'h0001;
LUT4 \u_psram_init/n430_s2  (
	.I0(\u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_init/tvcs_cnt [9]),
	.I2(\u_psram_init/tvcs_cnt [10]),
	.I3(\u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_init/n430_5 )
);
defparam \u_psram_init/n430_s2 .INIT=16'h0001;
LUT4 \u_psram_init/n430_s3  (
	.I0(\u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_init/tvcs_cnt [14]),
	.I3(\u_psram_init/tvcs_cnt [15]),
	.F(\u_psram_init/n430_6 )
);
defparam \u_psram_init/n430_s3 .INIT=16'h0100;
LUT4 \u_psram_init/n430_s4  (
	.I0(\u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_init/tvcs_cnt [7]),
	.F(\u_psram_init/n430_7 )
);
defparam \u_psram_init/n430_s4 .INIT=16'h0001;
LUT3 \u_psram_init/n533_s1  (
	.I0(\u_psram_init/c_state.CONFIG_MR4 ),
	.I1(\u_psram_init/c_state.CONFIG_MR0 ),
	.I2(\u_psram_init/c_state.CONFIG_MR8 ),
	.F(\u_psram_init/n533_4 )
);
defparam \u_psram_init/n533_s1 .INIT=8'h01;
LUT4 \u_psram_init/n2177_s1  (
	.I0(\u_psram_init/read_calibration[0].id_reg [0]),
	.I1(\u_psram_init/read_calibration[0].id_reg [1]),
	.I2(\u_psram_init/n2177_5 ),
	.I3(\u_psram_init/n2177_6 ),
	.F(\u_psram_init/n2177_4 )
);
defparam \u_psram_init/n2177_s1 .INIT=16'h8000;
LUT3 \u_psram_init/n833_s1  (
	.I0(\u_psram_init/waite_cnt [0]),
	.I1(\u_psram_init/waite_cnt [1]),
	.I2(\u_psram_init/waite_cnt [2]),
	.F(\u_psram_init/n833_4 )
);
defparam \u_psram_init/n833_s1 .INIT=8'h80;
LUT3 \u_psram_init/n986_s1  (
	.I0(\u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_init/n986_4 )
);
defparam \u_psram_init/n986_s1 .INIT=8'h10;
LUT3 \u_psram_init/n1356_s1  (
	.I0(\u_psram_init/phase_cnt [0]),
	.I1(\u_psram_init/phase_cnt [1]),
	.I2(\u_psram_init/phase_cnt [2]),
	.F(\u_psram_init/n1356_4 )
);
defparam \u_psram_init/n1356_s1 .INIT=8'h80;
LUT2 \u_psram_init/n1356_s2  (
	.I0(\u_psram_init/phase_cnt [3]),
	.I1(\u_psram_init/phase_cnt [4]),
	.F(\u_psram_init/n1356_5 )
);
defparam \u_psram_init/n1356_s2 .INIT=4'h8;
LUT4 \u_psram_init/n1435_s2  (
	.I0(\u_psram_init/c_state.ADJUST_DELAY ),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I2(\u_psram_init/read_calibration[0].add_cnt [0]),
	.I3(\u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_init/n1435_5 )
);
defparam \u_psram_init/n1435_s2 .INIT=16'h0F77;
LUT4 \u_psram_init/n1471_s1  (
	.I0(\u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I2(\u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(\u_psram_init/read_calibration[0].times_reg [4]),
	.F(\u_psram_init/n1471_4 )
);
defparam \u_psram_init/n1471_s1 .INIT=16'h1001;
LUT4 \u_psram_init/n1471_s2  (
	.I0(\u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I1(\u_psram_init/read_calibration[0].times_reg [0]),
	.I2(\u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(\u_psram_init/read_calibration[0].times_reg [1]),
	.F(\u_psram_init/n1471_5 )
);
defparam \u_psram_init/n1471_s2 .INIT=16'h9009;
LUT4 \u_psram_init/n1471_s3  (
	.I0(\u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I1(\u_psram_init/read_calibration[0].times_reg [2]),
	.I2(\u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(\u_psram_init/read_calibration[0].times_reg [3]),
	.F(\u_psram_init/n1471_6 )
);
defparam \u_psram_init/n1471_s3 .INIT=16'h9009;
LUT2 \u_psram_init/n1616_s1  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_init/n1616_4 )
);
defparam \u_psram_init/n1616_s1 .INIT=4'h1;
LUT4 \u_psram_init/n1616_s2  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(\u_psram_init/read_calibration[0].check_cnt [1]),
	.I3(\u_psram_init/read_calibration[0].check_cnt [5]),
	.F(\u_psram_init/n1616_5 )
);
defparam \u_psram_init/n1616_s2 .INIT=16'h4000;
LUT3 \u_psram_init/n1616_s3  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_init/read_calibration[0].check_cnt [4]),
	.F(\u_psram_init/n1616_6 )
);
defparam \u_psram_init/n1616_s3 .INIT=8'h80;
LUT3 \u_psram_init/n1650_s1  (
	.I0(\u_psram_init/phase_cnt [0]),
	.I1(\u_psram_init/phase_cnt [1]),
	.I2(\u_psram_init/phase_cnt [2]),
	.F(\u_psram_init/n1650_4 )
);
defparam \u_psram_init/n1650_s1 .INIT=8'h40;
LUT3 \u_psram_init/n1651_s1  (
	.I0(\u_psram_init/phase_cnt [1]),
	.I1(\u_psram_init/phase_cnt [0]),
	.I2(\u_psram_init/phase_cnt [2]),
	.F(\u_psram_init/n1651_4 )
);
defparam \u_psram_init/n1651_s1 .INIT=8'h40;
LUT3 \u_psram_init/n1652_s1  (
	.I0(\u_psram_init/phase_cnt [0]),
	.I1(\u_psram_init/phase_cnt [1]),
	.I2(\u_psram_init/phase_cnt [2]),
	.F(\u_psram_init/n1652_4 )
);
defparam \u_psram_init/n1652_s1 .INIT=8'h10;
LUT3 \u_psram_init/n1653_s1  (
	.I0(\u_psram_init/phase_cnt [2]),
	.I1(\u_psram_init/phase_cnt [1]),
	.I2(\u_psram_init/phase_cnt [0]),
	.F(\u_psram_init/n1653_4 )
);
defparam \u_psram_init/n1653_s1 .INIT=8'h40;
LUT3 \u_psram_init/n1654_s1  (
	.I0(\u_psram_init/phase_cnt [0]),
	.I1(\u_psram_init/phase_cnt [2]),
	.I2(\u_psram_init/phase_cnt [1]),
	.F(\u_psram_init/n1654_4 )
);
defparam \u_psram_init/n1654_s1 .INIT=8'h10;
LUT3 \u_psram_init/n1655_s1  (
	.I0(\u_psram_init/phase_cnt [1]),
	.I1(\u_psram_init/phase_cnt [2]),
	.I2(\u_psram_init/phase_cnt [0]),
	.F(\u_psram_init/n1655_4 )
);
defparam \u_psram_init/n1655_s1 .INIT=8'h10;
LUT3 \u_psram_init/n1656_s1  (
	.I0(\u_psram_init/phase_cnt [0]),
	.I1(\u_psram_init/phase_cnt [1]),
	.I2(\u_psram_init/phase_cnt [2]),
	.F(\u_psram_init/n1656_4 )
);
defparam \u_psram_init/n1656_s1 .INIT=8'h01;
LUT4 \u_psram_init/n1657_s1  (
	.I0(\u_psram_init/phase_cnt [3]),
	.I1(\u_psram_init/phase_cnt [4]),
	.I2(\u_psram_init/n1616_4 ),
	.I3(\u_psram_init/n1850_6 ),
	.F(\u_psram_init/n1657_4 )
);
defparam \u_psram_init/n1657_s1 .INIT=16'h4000;
LUT4 \u_psram_init/n1665_s1  (
	.I0(\u_psram_init/phase_cnt [4]),
	.I1(\u_psram_init/phase_cnt [3]),
	.I2(\u_psram_init/n1616_4 ),
	.I3(\u_psram_init/n1850_6 ),
	.F(\u_psram_init/n1665_4 )
);
defparam \u_psram_init/n1665_s1 .INIT=16'h4000;
LUT4 \u_psram_init/n1673_s1  (
	.I0(\u_psram_init/phase_cnt [3]),
	.I1(\u_psram_init/phase_cnt [4]),
	.I2(\u_psram_init/n1616_4 ),
	.I3(\u_psram_init/n1850_6 ),
	.F(\u_psram_init/n1673_4 )
);
defparam \u_psram_init/n1673_s1 .INIT=16'h1000;
LUT2 \u_psram_init/GRST_cnt_1_s4  (
	.I0(\u_psram_init/GRST_cnt [0]),
	.I1(\u_psram_init/GRST_cnt [1]),
	.F(\u_psram_init/GRST_cnt_1_9 )
);
defparam \u_psram_init/GRST_cnt_1_s4 .INIT=4'h8;
LUT3 \u_psram_init/waite_cnt_2_s4  (
	.I0(\u_psram_init/c_state.CONFIG_MR4_WAITE ),
	.I1(\u_psram_init/c_state.CONFIG_MR0_WAITE ),
	.I2(\u_psram_init/c_state.CONFIG_MR8_WAITE ),
	.F(\u_psram_init/waite_cnt_2_9 )
);
defparam \u_psram_init/waite_cnt_2_s4 .INIT=8'h01;
LUT2 \u_psram_init/tRST_cnt_7_s4  (
	.I0(\u_psram_init/n586_6 ),
	.I1(\u_psram_init/n587_6 ),
	.F(\u_psram_init/tRST_cnt_7_9 )
);
defparam \u_psram_init/tRST_cnt_7_s4 .INIT=4'h8;
LUT4 \u_psram_init/wr_data_31_s4  (
	.I0(\u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_init/timer_cnt1 [5]),
	.I2(\u_psram_init/burst_num_2_9 ),
	.I3(\u_psram_init/n1371_8 ),
	.F(\u_psram_init/wr_data_31_6 )
);
defparam \u_psram_init/wr_data_31_s4 .INIT=16'h1000;
LUT2 \u_psram_init/burst_num_2_s4  (
	.I0(\u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_init/burst_num_2_6 )
);
defparam \u_psram_init/burst_num_2_s4 .INIT=4'h8;
LUT4 \u_psram_init/burst_num_2_s5  (
	.I0(\u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_init/timer_cnt0 [2]),
	.I3(\u_psram_init/timer_cnt0 [3]),
	.F(\u_psram_init/burst_num_2_7 )
);
defparam \u_psram_init/burst_num_2_s5 .INIT=16'h1000;
LUT2 \u_psram_init/read_over_s4  (
	.I0(\u_psram_init/read_cnt [4]),
	.I1(\u_psram_init/n1288_8 ),
	.F(\u_psram_init/read_over_9 )
);
defparam \u_psram_init/read_over_s4 .INIT=4'h8;
LUT4 \u_psram_init/read_over_s5  (
	.I0(\u_psram_init/read_cnt [5]),
	.I1(\u_psram_init/read_cnt [6]),
	.I2(\u_psram_init/read_cnt [7]),
	.I3(\u_psram_init/read_cnt [8]),
	.F(\u_psram_init/read_over_10 )
);
defparam \u_psram_init/read_over_s5 .INIT=16'h0001;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s4  (
	.I0(\u_psram_init/read_calibration[0].check_cnt_5_12 ),
	.I1(\u_psram_init/read_calibration[0].check_cnt_5_13 ),
	.I2(\u_psram_init/read_calibration[0].check_cnt_5_14 ),
	.I3(\u_psram_init/read_calibration[0].check_cnt_5_15 ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_9 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s4 .INIT=16'h8000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s5  (
	.I0(\u_psram_init/read_calibration[0].check_cnt_5_16 ),
	.I1(\u_psram_init/read_calibration[0].check_cnt_5_17 ),
	.I2(\u_psram_init/read_calibration[0].check_cnt_5_18 ),
	.I3(\u_psram_init/read_calibration[0].check_cnt_5_19 ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_10 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s5 .INIT=16'h8000;
LUT2 \u_psram_init/read_calibration[0].check_cnt_5_s6  (
	.I0(\u_psram_init/read_calibration[0].check_cnt_5_20 ),
	.I1(\u_psram_init/read_calibration[0].check_cnt_5_21 ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_11 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s6 .INIT=4'h8;
LUT4 \u_psram_init/n_state.IDLE_s27  (
	.I0(\u_psram_init/n_state.IDLE_32 ),
	.I1(\u_psram_init/n_state.IDLE_33 ),
	.I2(\u_psram_init/n_state.IDLE_34 ),
	.I3(\u_psram_init/n_state.IDLE_35 ),
	.F(\u_psram_init/n_state.IDLE_31 )
);
defparam \u_psram_init/n_state.IDLE_s27 .INIT=16'h1000;
LUT4 \u_psram_init/n_state.CLK_WAITE_s27  (
	.I0(\u_psram_init/n_state.IDLE_32 ),
	.I1(\u_psram_init/n833_4 ),
	.I2(\u_psram_init/n_state.IDLE_34 ),
	.I3(\u_psram_init/n_state.IDLE_35 ),
	.F(\u_psram_init/n_state.CLK_WAITE_31 )
);
defparam \u_psram_init/n_state.CLK_WAITE_s27 .INIT=16'h4000;
LUT4 \u_psram_init/n_state.CONFIG_MR0_s27  (
	.I0(\u_psram_init/n_state.IDLE_32 ),
	.I1(\u_psram_init/n_state.IDLE_33 ),
	.I2(\u_psram_init/n_state.IDLE_34 ),
	.I3(\u_psram_init/n_state.CONFIG_MR0_34 ),
	.F(\u_psram_init/n_state.CONFIG_MR0_31 )
);
defparam \u_psram_init/n_state.CONFIG_MR0_s27 .INIT=16'h1000;
LUT2 \u_psram_init/n_state.CONFIG_MR0_WAITE_s28  (
	.I0(\u_psram_init/MR_cnt [1]),
	.I1(\u_psram_init/MR_cnt [0]),
	.F(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 )
);
defparam \u_psram_init/n_state.CONFIG_MR0_WAITE_s28 .INIT=4'h4;
LUT4 \u_psram_init/n_state.ADJUST_PHASE_WAITE_s27  (
	.I0(\u_psram_init/write_done ),
	.I1(\u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I3(\u_psram_init/n_state.ADJUST_PHASE_WAITE_34 ),
	.F(\u_psram_init/n_state.ADJUST_PHASE_WAITE_31 )
);
defparam \u_psram_init/n_state.ADJUST_PHASE_WAITE_s27 .INIT=16'h0B00;
LUT3 \u_psram_init/n_state.ADJUST_PHASE_WAITE_s28  (
	.I0(\u_psram_init/n_state.IDLE_32 ),
	.I1(\u_psram_init/n_state.IDLE_33 ),
	.I2(\u_psram_init/n_state.IDLE_35 ),
	.F(\u_psram_init/n_state.ADJUST_PHASE_WAITE_32 )
);
defparam \u_psram_init/n_state.ADJUST_PHASE_WAITE_s28 .INIT=8'h10;
LUT3 \u_psram_init/n_state.ADJUST_PHASE_WAITE_s29  (
	.I0(\u_psram_init/read_over ),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_init/n_state.ADJUST_PHASE_WAITE_33 )
);
defparam \u_psram_init/n_state.ADJUST_PHASE_WAITE_s29 .INIT=8'h07;
LUT2 \u_psram_init/n_state.ADJUST_DELAY_WAITE_s28  (
	.I0(\u_psram_init/calib_done [0]),
	.I1(\u_psram_init/c_state.ADJUST_PHASE ),
	.F(\u_psram_init/n_state.ADJUST_DELAY_WAITE_32 )
);
defparam \u_psram_init/n_state.ADJUST_DELAY_WAITE_s28 .INIT=4'h4;
LUT3 \u_psram_init/n_state.ADJUST_DELAY_s27  (
	.I0(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I1(\u_psram_init/adjust_over [0]),
	.I2(\u_psram_init/n_state.ADJUST_DELAY_33 ),
	.F(\u_psram_init/n_state.ADJUST_DELAY_31 )
);
defparam \u_psram_init/n_state.ADJUST_DELAY_s27 .INIT=8'h40;
LUT3 \u_psram_init/n_state.ADJUST_DELAY_s28  (
	.I0(\u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_init/n_state.ADJUST_DELAY_32 )
);
defparam \u_psram_init/n_state.ADJUST_DELAY_s28 .INIT=8'h07;
LUT2 \u_psram_init/n1590_s2  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [0]),
	.I1(\u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_init/n1590_6 )
);
defparam \u_psram_init/n1590_s2 .INIT=4'h8;
LUT2 \u_psram_init/n1404_s3  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_init/n1404_7 )
);
defparam \u_psram_init/n1404_s3 .INIT=4'h8;
LUT2 \u_psram_init/n1373_s2  (
	.I0(\u_psram_init/timer_cnt1 [0]),
	.I1(\u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_init/n1373_6 )
);
defparam \u_psram_init/n1373_s2 .INIT=4'h8;
LUT2 \u_psram_init/n1290_s2  (
	.I0(\u_psram_init/read_cnt [0]),
	.I1(\u_psram_init/read_cnt [1]),
	.F(\u_psram_init/n1290_6 )
);
defparam \u_psram_init/n1290_s2 .INIT=4'h8;
LUT2 \u_psram_init/n1285_s2  (
	.I0(\u_psram_init/read_cnt [5]),
	.I1(\u_psram_init/read_cnt [6]),
	.F(\u_psram_init/n1285_6 )
);
defparam \u_psram_init/n1285_s2 .INIT=4'h8;
LUT4 \u_psram_init/n461_s2  (
	.I0(\u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_init/tvcs_cnt [1]),
	.I2(\u_psram_init/tvcs_cnt [2]),
	.I3(\u_psram_init/tvcs_cnt [3]),
	.F(\u_psram_init/n461_6 )
);
defparam \u_psram_init/n461_s2 .INIT=16'h8000;
LUT4 \u_psram_init/n458_s2  (
	.I0(\u_psram_init/tvcs_cnt [4]),
	.I1(\u_psram_init/tvcs_cnt [5]),
	.I2(\u_psram_init/tvcs_cnt [6]),
	.I3(\u_psram_init/n461_6 ),
	.F(\u_psram_init/n458_6 )
);
defparam \u_psram_init/n458_s2 .INIT=16'h8000;
LUT2 \u_psram_init/n457_s2  (
	.I0(\u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_init/n458_6 ),
	.F(\u_psram_init/n457_6 )
);
defparam \u_psram_init/n457_s2 .INIT=4'h8;
LUT2 \u_psram_init/n453_s2  (
	.I0(\u_psram_init/tvcs_cnt [10]),
	.I1(\u_psram_init/tvcs_cnt [11]),
	.F(\u_psram_init/n453_6 )
);
defparam \u_psram_init/n453_s2 .INIT=4'h8;
LUT4 \u_psram_init/n451_s2  (
	.I0(\u_psram_init/tvcs_cnt [12]),
	.I1(\u_psram_init/tvcs_cnt [13]),
	.I2(\u_psram_init/n455_7 ),
	.I3(\u_psram_init/n453_6 ),
	.F(\u_psram_init/n451_6 )
);
defparam \u_psram_init/n451_s2 .INIT=16'h8000;
LUT2 \u_psram_init/n588_s2  (
	.I0(\u_psram_init/tRST_cnt [0]),
	.I1(\u_psram_init/tRST_cnt [1]),
	.F(\u_psram_init/n588_6 )
);
defparam \u_psram_init/n588_s2 .INIT=4'h8;
LUT4 \u_psram_init/n587_s2  (
	.I0(\u_psram_init/tRST_cnt [4]),
	.I1(\u_psram_init/tRST_cnt [5]),
	.I2(\u_psram_init/tRST_cnt [6]),
	.I3(\u_psram_init/tRST_cnt [7]),
	.F(\u_psram_init/n587_6 )
);
defparam \u_psram_init/n587_s2 .INIT=16'h8000;
LUT4 \u_psram_init/n586_s2  (
	.I0(\u_psram_init/tRST_cnt [0]),
	.I1(\u_psram_init/tRST_cnt [1]),
	.I2(\u_psram_init/tRST_cnt [2]),
	.I3(\u_psram_init/tRST_cnt [3]),
	.F(\u_psram_init/n586_6 )
);
defparam \u_psram_init/n586_s2 .INIT=16'h8000;
LUT2 \u_psram_init/n585_s2  (
	.I0(\u_psram_init/tRST_cnt [4]),
	.I1(\u_psram_init/n586_6 ),
	.F(\u_psram_init/n585_6 )
);
defparam \u_psram_init/n585_s2 .INIT=4'h8;
LUT2 \u_psram_init/n761_s2  (
	.I0(\u_psram_init/c_state.CONFIG_MR4 ),
	.I1(\u_psram_init/c_state.CONFIG_MR0 ),
	.F(\u_psram_init/n761_6 )
);
defparam \u_psram_init/n761_s2 .INIT=4'h1;
LUT4 \u_psram_init/n2177_s2  (
	.I0(\u_psram_init/read_calibration[0].id_reg [6]),
	.I1(\u_psram_init/read_calibration[0].id_reg [7]),
	.I2(\u_psram_init/read_calibration[0].id_reg [8]),
	.I3(\u_psram_init/read_calibration[0].id_reg [9]),
	.F(\u_psram_init/n2177_5 )
);
defparam \u_psram_init/n2177_s2 .INIT=16'h8000;
LUT4 \u_psram_init/n2177_s3  (
	.I0(\u_psram_init/read_calibration[0].id_reg [2]),
	.I1(\u_psram_init/read_calibration[0].id_reg [3]),
	.I2(\u_psram_init/read_calibration[0].id_reg [4]),
	.I3(\u_psram_init/read_calibration[0].id_reg [5]),
	.F(\u_psram_init/n2177_6 )
);
defparam \u_psram_init/n2177_s3 .INIT=16'h8000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s7  (
	.I0(rd_data_d[27]),
	.I1(rd_data_d[22]),
	.I2(rd_data_d[24]),
	.I3(rd_data_d[21]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_12 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s7 .INIT=16'h1000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s8  (
	.I0(rd_data_d[31]),
	.I1(rd_data_d[29]),
	.I2(rd_data_d[30]),
	.I3(rd_data_d[28]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_13 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s8 .INIT=16'h1000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s9  (
	.I0(rd_data_d[20]),
	.I1(rd_data_d[18]),
	.I2(rd_data_d[15]),
	.I3(rd_data_d[19]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_14 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s9 .INIT=16'h0100;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s10  (
	.I0(rd_data_d[14]),
	.I1(rd_data_d[4]),
	.I2(rd_data_d[12]),
	.I3(\u_psram_init/read_calibration[0].check_cnt_5_22 ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_15 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s10 .INIT=16'h1000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s11  (
	.I0(rd_data_d[24]),
	.I1(rd_data_d[21]),
	.I2(rd_data_d[22]),
	.I3(rd_data_d[27]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_16 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s11 .INIT=16'h1000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s12  (
	.I0(rd_data_d[30]),
	.I1(rd_data_d[28]),
	.I2(rd_data_d[29]),
	.I3(rd_data_d[31]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_17 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s12 .INIT=16'h1000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s13  (
	.I0(rd_data_d[19]),
	.I1(rd_data_d[20]),
	.I2(rd_data_d[18]),
	.I3(rd_data_d[15]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_18 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s13 .INIT=16'h4000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s14  (
	.I0(rd_data_d[2]),
	.I1(rd_data_d[0]),
	.I2(\u_psram_init/n1404_7 ),
	.I3(\u_psram_init/read_calibration[0].check_cnt_5_23 ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_19 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s14 .INIT=16'h4000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s15  (
	.I0(rd_data_d[23]),
	.I1(\u_psram_init/read_calibration[0].check_cnt_5_24 ),
	.I2(\u_psram_init/read_calibration[0].check_cnt_5_25 ),
	.I3(\u_psram_init/read_calibration[0].check_cnt_5_26 ),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_20 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s15 .INIT=16'h8000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s16  (
	.I0(rd_data_d[11]),
	.I1(rd_data_d[10]),
	.I2(rd_data_d[9]),
	.I3(rd_data_d[8]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_21 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s16 .INIT=16'h1000;
LUT3 \u_psram_init/n_state.IDLE_s28  (
	.I0(\u_psram_init/n587_6 ),
	.I1(\u_psram_init/n586_6 ),
	.I2(\u_psram_init/c_state.GRST_WAITE ),
	.F(\u_psram_init/n_state.IDLE_32 )
);
defparam \u_psram_init/n_state.IDLE_s28 .INIT=8'h70;
LUT3 \u_psram_init/n_state.IDLE_s29  (
	.I0(\u_psram_init/waite_cnt_2_9 ),
	.I1(\u_psram_init/c_state.CLK_WAITE ),
	.I2(\u_psram_init/n833_4 ),
	.F(\u_psram_init/n_state.IDLE_33 )
);
defparam \u_psram_init/n_state.IDLE_s29 .INIT=8'h0D;
LUT2 \u_psram_init/n_state.IDLE_s30  (
	.I0(\u_psram_init/n_state.ADJUST_PHASE_WAITE_34 ),
	.I1(\u_psram_init/n_state.ADJUST_DELAY_33 ),
	.F(\u_psram_init/n_state.IDLE_34 )
);
defparam \u_psram_init/n_state.IDLE_s30 .INIT=4'h8;
LUT4 \u_psram_init/n_state.IDLE_s31  (
	.I0(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I1(\u_psram_init/n533_4 ),
	.I2(\u_psram_init/n_state.IDLE_36 ),
	.I3(\u_psram_init/n_state.IDLE_37 ),
	.F(\u_psram_init/n_state.IDLE_35 )
);
defparam \u_psram_init/n_state.IDLE_s31 .INIT=16'h000E;
LUT4 \u_psram_init/n_state.READ_CHECK_DATA_s29  (
	.I0(\u_psram_init/c_state.WRITE_DATA ),
	.I1(\u_psram_init/write_done ),
	.I2(\u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_init/adjust_over [0]),
	.F(\u_psram_init/n_state.READ_CHECK_DATA_33 )
);
defparam \u_psram_init/n_state.READ_CHECK_DATA_s29 .INIT=16'h0777;
LUT4 \u_psram_init/n_state.ADJUST_PHASE_WAITE_s30  (
	.I0(\u_psram_init/delay_wait_over [0]),
	.I1(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_init/adjust_over [0]),
	.I3(\u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_init/n_state.ADJUST_PHASE_WAITE_34 )
);
defparam \u_psram_init/n_state.ADJUST_PHASE_WAITE_s30 .INIT=16'hB0BB;
LUT4 \u_psram_init/n_state.ADJUST_DELAY_s29  (
	.I0(\u_psram_init/write_done ),
	.I1(\u_psram_init/c_state.WRITE_DATA ),
	.I2(\u_psram_init/read_over ),
	.I3(\u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_init/n_state.ADJUST_DELAY_33 )
);
defparam \u_psram_init/n_state.ADJUST_DELAY_s29 .INIT=16'hB0BB;
LUT2 \u_psram_init/n455_s3  (
	.I0(\u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_init/n455_7 )
);
defparam \u_psram_init/n455_s3 .INIT=4'h8;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s17  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.I1(rd_data_d[0]),
	.I2(rd_data_d[2]),
	.I3(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_22 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s17 .INIT=16'h1000;
LUT3 \u_psram_init/read_calibration[0].check_cnt_5_s18  (
	.I0(rd_data_d[12]),
	.I1(rd_data_d[14]),
	.I2(rd_data_d[4]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_23 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s18 .INIT=8'h40;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s19  (
	.I0(rd_data_d[16]),
	.I1(rd_data_d[17]),
	.I2(rd_data_d[13]),
	.I3(rd_data_d[7]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_24 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s19 .INIT=16'h4000;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s20  (
	.I0(init_calib),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [2]),
	.I2(rd_data_d[25]),
	.I3(rd_data_d[26]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_25 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s20 .INIT=16'h0100;
LUT4 \u_psram_init/read_calibration[0].check_cnt_5_s21  (
	.I0(rd_data_d[5]),
	.I1(rd_data_d[1]),
	.I2(rd_data_d[3]),
	.I3(rd_data_d[6]),
	.F(\u_psram_init/read_calibration[0].check_cnt_5_26 )
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s21 .INIT=16'h1000;
LUT2 \u_psram_init/n_state.IDLE_s32  (
	.I0(Tvcs_done_Z),
	.I1(\u_psram_init/c_state.TVCS_WAITE ),
	.F(\u_psram_init/n_state.IDLE_36 )
);
defparam \u_psram_init/n_state.IDLE_s32 .INIT=4'h4;
LUT3 \u_psram_init/n_state.IDLE_s33  (
	.I0(\u_psram_init/GRST_cnt [1]),
	.I1(\u_psram_init/GRST_cnt [0]),
	.I2(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n_state.IDLE_37 )
);
defparam \u_psram_init/n_state.IDLE_s33 .INIT=8'h70;
LUT3 \u_psram_init/n1284_s3  (
	.I0(\u_psram_init/read_cnt [7]),
	.I1(\u_psram_init/read_cnt [5]),
	.I2(\u_psram_init/read_cnt [6]),
	.F(\u_psram_init/n1284_8 )
);
defparam \u_psram_init/n1284_s3 .INIT=8'h80;
LUT4 \u_psram_init/SDTAP_0_s4  (
	.I0(\u_psram_init/adjust_over [0]),
	.I1(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.I2(\u_psram_init/c_state.ADJUST_DELAY ),
	.I3(\u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.F(\u_psram_init/SDTAP_0_7 )
);
defparam \u_psram_init/SDTAP_0_s4 .INIT=16'hFFF4;
LUT4 \u_psram_init/n1850_s2  (
	.I0(\u_psram_init/n1616_5 ),
	.I1(\u_psram_init/read_calibration[0].check_cnt [2]),
	.I2(\u_psram_init/read_calibration[0].check_cnt [3]),
	.I3(\u_psram_init/read_calibration[0].check_cnt [4]),
	.F(\u_psram_init/n1850_6 )
);
defparam \u_psram_init/n1850_s2 .INIT=16'h8000;
LUT4 \u_psram_init/n455_s4  (
	.I0(\u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_init/n458_6 ),
	.I2(\u_psram_init/tvcs_cnt [8]),
	.I3(\u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_init/n455_9 )
);
defparam \u_psram_init/n455_s4 .INIT=16'h8000;
LUT4 \u_psram_init/n588_s3  (
	.I0(\u_psram_init/tRST_cnt_7_9 ),
	.I1(\u_psram_init/tRST_cnt [0]),
	.I2(\u_psram_init/tRST_cnt [1]),
	.I3(\u_psram_init/tRST_cnt [2]),
	.F(\u_psram_init/n588_8 )
);
defparam \u_psram_init/n588_s3 .INIT=16'hBFEA;
LUT4 \u_psram_init/n_state.READ_CHECK_DATA_s30  (
	.I0(\u_psram_init/calib_done [0]),
	.I1(\u_psram_init/c_state.ADJUST_PHASE ),
	.I2(\u_psram_init/phase_over ),
	.I3(\u_psram_init/n_state.READ_CHECK_DATA_33 ),
	.F(\u_psram_init/n_state.READ_CHECK_DATA_35 )
);
defparam \u_psram_init/n_state.READ_CHECK_DATA_s30 .INIT=16'hFB00;
LUT4 \u_psram_init/n_state.CONFIG_MR0_s29  (
	.I0(Tvcs_done_Z),
	.I1(\u_psram_init/c_state.TVCS_WAITE ),
	.I2(\u_psram_init/n_state.IDLE_37 ),
	.I3(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.F(\u_psram_init/n_state.CONFIG_MR0_34 )
);
defparam \u_psram_init/n_state.CONFIG_MR0_s29 .INIT=16'h0B00;
LUT4 \u_psram_init/read_cnt_8_s4  (
	.I0(init_calib),
	.I1(rd_data_valid_d),
	.I2(\u_psram_init/rd_data_valid_d_2 ),
	.I3(\u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_init/read_cnt_8_10 )
);
defparam \u_psram_init/read_cnt_8_s4 .INIT=16'hFFB0;
LUT3 \u_psram_init/n1141_s3  (
	.I0(\u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_init/burst_num_2_7 ),
	.F(\u_psram_init/n1141_8 )
);
defparam \u_psram_init/n1141_s3 .INIT=8'h10;
LUT3 \u_psram_init/n1143_s3  (
	.I0(\u_psram_init/timer_cnt0 [1]),
	.I1(\u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_init/burst_num_2_7 ),
	.F(\u_psram_init/n1143_8 )
);
defparam \u_psram_init/n1143_s3 .INIT=8'h20;
LUT4 \u_psram_init/n1288_s3  (
	.I0(\u_psram_init/read_cnt [2]),
	.I1(\u_psram_init/read_cnt [3]),
	.I2(\u_psram_init/read_cnt [0]),
	.I3(\u_psram_init/read_cnt [1]),
	.F(\u_psram_init/n1288_8 )
);
defparam \u_psram_init/n1288_s3 .INIT=16'h8000;
LUT4 \u_psram_init/n1290_s3  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/read_cnt [2]),
	.I2(\u_psram_init/read_cnt [0]),
	.I3(\u_psram_init/read_cnt [1]),
	.F(\u_psram_init/n1290_8 )
);
defparam \u_psram_init/n1290_s3 .INIT=16'h1444;
LUT4 \u_psram_init/n1371_s3  (
	.I0(\u_psram_init/timer_cnt1 [2]),
	.I1(\u_psram_init/timer_cnt1 [3]),
	.I2(\u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_init/n1371_8 )
);
defparam \u_psram_init/n1371_s3 .INIT=16'h8000;
LUT4 \u_psram_init/n1373_s3  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/timer_cnt1 [2]),
	.I2(\u_psram_init/timer_cnt1 [0]),
	.I3(\u_psram_init/timer_cnt1 [1]),
	.F(\u_psram_init/n1373_8 )
);
defparam \u_psram_init/n1373_s3 .INIT=16'h1444;
LUT3 \u_psram_init/read_calibration[0].wr_ptr_2_s5  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [2]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I2(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.F(\u_psram_init/read_calibration[0].wr_ptr_2_11 )
);
defparam \u_psram_init/read_calibration[0].wr_ptr_2_s5 .INIT=8'h80;
LUT4 \u_psram_init/n1404_s4  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_init/read_calibration[0].wr_ptr [2]),
	.I3(cmd_en_calib),
	.F(\u_psram_init/n1404_9 )
);
defparam \u_psram_init/n1404_s4 .INIT=16'h00F8;
LUT4 \u_psram_init/n1588_s3  (
	.I0(\u_psram_init/read_calibration[0].check_cnt [2]),
	.I1(\u_psram_init/read_calibration[0].check_cnt [3]),
	.I2(\u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_init/n1588_8 )
);
defparam \u_psram_init/n1588_s3 .INIT=16'h8000;
LUT4 \u_psram_init/n1590_s3  (
	.I0(\u_psram_init/read_over ),
	.I1(\u_psram_init/read_calibration[0].check_cnt [2]),
	.I2(\u_psram_init/read_calibration[0].check_cnt [0]),
	.I3(\u_psram_init/read_calibration[0].check_cnt [1]),
	.F(\u_psram_init/n1590_8 )
);
defparam \u_psram_init/n1590_s3 .INIT=16'h1444;
LUT4 \u_psram_init/n453_s3  (
	.I0(\u_psram_init/n455_9 ),
	.I1(\u_psram_init/tvcs_cnt [10]),
	.I2(\u_psram_init/tvcs_cnt [11]),
	.I3(\u_psram_init/tvcs_cnt [12]),
	.F(\u_psram_init/n453_8 )
);
defparam \u_psram_init/n453_s3 .INIT=16'h7F80;
LUT4 \u_psram_init/n585_s3  (
	.I0(\u_psram_init/tRST_cnt_7_9 ),
	.I1(\u_psram_init/tRST_cnt [5]),
	.I2(\u_psram_init/tRST_cnt [4]),
	.I3(\u_psram_init/n586_6 ),
	.F(\u_psram_init/n585_8 )
);
defparam \u_psram_init/n585_s3 .INIT=16'hBEEE;
LUT4 \u_psram_init/n941_s2  (
	.I0(\u_psram_init/timer_cnt0 [2]),
	.I1(\u_psram_init/timer_cnt0 [3]),
	.I2(\u_psram_init/timer_cnt0 [0]),
	.I3(\u_psram_init/timer_cnt0 [1]),
	.F(\u_psram_init/n941_6 )
);
defparam \u_psram_init/n941_s2 .INIT=16'h8000;
LUT4 \u_psram_init/n953_s2  (
	.I0(\u_psram_init/n941_3 ),
	.I1(\u_psram_init/timer_cnt0 [0]),
	.I2(\u_psram_init/timer_cnt0 [1]),
	.I3(\u_psram_init/timer_cnt0 [2]),
	.F(\u_psram_init/n953_7 )
);
defparam \u_psram_init/n953_s2 .INIT=16'hBFEA;
LUT3 \u_psram_init/burst_num_2_s6  (
	.I0(\u_psram_init/timer_cnt0 [0]),
	.I1(\u_psram_init/timer_cnt0 [1]),
	.I2(\u_psram_init/burst_num_2_7 ),
	.F(\u_psram_init/burst_num_2_9 )
);
defparam \u_psram_init/burst_num_2_s6 .INIT=8'h8F;
LUT4 \u_psram_init/n1356_s3  (
	.I0(\u_psram_init/phase_cnt [0]),
	.I1(\u_psram_init/phase_cnt [1]),
	.I2(\u_psram_init/phase_cnt [2]),
	.I3(\u_psram_init/n1356_5 ),
	.F(\u_psram_init/n1356_7 )
);
defparam \u_psram_init/n1356_s3 .INIT=16'h8000;
LUT4 \u_psram_init/n1616_s4  (
	.I0(\u_psram_init/read_calibration[0].wr_ptr [0]),
	.I1(\u_psram_init/read_calibration[0].wr_ptr [1]),
	.I2(\u_psram_init/n1616_5 ),
	.I3(\u_psram_init/n1616_6 ),
	.F(\u_psram_init/n1616_8 )
);
defparam \u_psram_init/n1616_s4 .INIT=16'h1000;
LUT4 \u_psram_init/n451_s3  (
	.I0(\u_psram_init/tvcs_cnt [7]),
	.I1(\u_psram_init/n458_6 ),
	.I2(\u_psram_init/n451_6 ),
	.I3(\u_psram_init/tvcs_cnt [14]),
	.F(\u_psram_init/n451_8 )
);
defparam \u_psram_init/n451_s3 .INIT=16'h7F80;
LUT4 \u_psram_init/n456_s2  (
	.I0(\u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_init/tvcs_cnt [7]),
	.I2(\u_psram_init/n458_6 ),
	.I3(\u_psram_init/tvcs_cnt [9]),
	.F(\u_psram_init/n456_7 )
);
defparam \u_psram_init/n456_s2 .INIT=16'h7F80;
LUT3 \u_psram_init/n457_s3  (
	.I0(\u_psram_init/tvcs_cnt [8]),
	.I1(\u_psram_init/tvcs_cnt [7]),
	.I2(\u_psram_init/n458_6 ),
	.F(\u_psram_init/n457_8 )
);
defparam \u_psram_init/n457_s3 .INIT=8'h6A;
LUT4 \u_psram_init/n533_s2  (
	.I0(\u_psram_init/c_state.GRST ),
	.I1(\u_psram_init/c_state.CONFIG_MR4 ),
	.I2(\u_psram_init/c_state.CONFIG_MR0 ),
	.I3(\u_psram_init/c_state.CONFIG_MR8 ),
	.F(\u_psram_init/n533_6 )
);
defparam \u_psram_init/n533_s2 .INIT=16'hFFFE;
LUT4 \u_psram_init/n1287_s2  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/read_cnt [5]),
	.I2(\u_psram_init/read_cnt [4]),
	.I3(\u_psram_init/n1288_8 ),
	.F(\u_psram_init/n1287_7 )
);
defparam \u_psram_init/n1287_s2 .INIT=16'h1444;
LUT4 \u_psram_init/read_over_s6  (
	.I0(\u_psram_init/read_cnt [4]),
	.I1(\u_psram_init/n1288_8 ),
	.I2(\u_psram_init/read_over_10 ),
	.I3(\u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_init/read_over_12 )
);
defparam \u_psram_init/read_over_s6 .INIT=16'hFF80;
LUT4 \u_psram_init/n629_s3  (
	.I0(\u_psram_init/n_state.CONFIG_MR0_WAITE_32 ),
	.I1(\u_psram_init/c_state.CONFIG_MR4_WAITE ),
	.I2(\u_psram_init/c_state.CONFIG_MR0_WAITE ),
	.I3(\u_psram_init/c_state.CONFIG_MR8_WAITE ),
	.F(\u_psram_init/n629_8 )
);
defparam \u_psram_init/n629_s3 .INIT=16'h0001;
LUT4 \u_psram_init/n955_s2  (
	.I0(\u_psram_init/timer_cnt0 [4]),
	.I1(\u_psram_init/timer_cnt0 [5]),
	.I2(\u_psram_init/n941_6 ),
	.I3(\u_psram_init/timer_cnt0 [0]),
	.F(\u_psram_init/n955_7 )
);
defparam \u_psram_init/n955_s2 .INIT=16'h80FF;
LUT4 \u_psram_init/n589_s2  (
	.I0(\u_psram_init/n586_6 ),
	.I1(\u_psram_init/n587_6 ),
	.I2(\u_psram_init/tRST_cnt [1]),
	.I3(\u_psram_init/tRST_cnt [0]),
	.F(\u_psram_init/n589_7 )
);
defparam \u_psram_init/n589_s2 .INIT=16'h8FF8;
LUT4 \u_psram_init/n833_s2  (
	.I0(\u_psram_init/c_state.CONFIG_MR8_WAITE ),
	.I1(\u_psram_init/waite_cnt [0]),
	.I2(\u_psram_init/waite_cnt [1]),
	.I3(\u_psram_init/waite_cnt [2]),
	.F(\u_psram_init/n833_6 )
);
defparam \u_psram_init/n833_s2 .INIT=16'h8000;
LUT4 \u_psram_init/n772_s2  (
	.I0(\u_psram_init/c_state.CONFIG_MR0 ),
	.I1(\u_psram_init/MR_cnt [1]),
	.I2(\u_psram_init/MR_cnt [0]),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n772_7 )
);
defparam \u_psram_init/n772_s2 .INIT=16'hFF20;
LUT3 \u_psram_init/n1481_s3  (
	.I0(\u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I1(\u_psram_init/n1471_3 ),
	.I2(\u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_init/n1481_8 )
);
defparam \u_psram_init/n1481_s3 .INIT=8'h9A;
LUT2 \u_psram_init/n2167_s1  (
	.I0(\u_psram_init/n1471_3 ),
	.I1(\u_psram_init/c_state.ADJUST_DELAY ),
	.F(\u_psram_init/n2167_5 )
);
defparam \u_psram_init/n2167_s1 .INIT=4'h4;
LUT4 \u_psram_init/n1699_s3  (
	.I0(\u_psram_init/read_calibration[0].times_reg [0]),
	.I1(\u_psram_init/n1616_8 ),
	.I2(\u_psram_init/n2177_4 ),
	.I3(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_init/n1699_8 )
);
defparam \u_psram_init/n1699_s3 .INIT=16'hA9AA;
LUT3 \u_psram_init/n2177_s4  (
	.I0(\u_psram_init/n1616_8 ),
	.I1(\u_psram_init/n2177_4 ),
	.I2(\u_psram_init/c_state.ADJUST_DELAY_WAITE ),
	.F(\u_psram_init/n2177_8 )
);
defparam \u_psram_init/n2177_s4 .INIT=8'h10;
LUT4 \u_psram_init/n465_s3  (
	.I0(\u_psram_init/tvcs_cnt [0]),
	.I1(\u_psram_init/n430_3 ),
	.I2(\u_psram_init/ready_d [1]),
	.I3(\u_psram_init/c_state.TVCS_WAITE ),
	.F(\u_psram_init/n465_8 )
);
defparam \u_psram_init/n465_s3 .INIT=16'h1222;
LUT3 \u_psram_init/tvcs_cnt_15_s4  (
	.I0(\u_psram_init/n430_3 ),
	.I1(\u_psram_init/ready_d [1]),
	.I2(\u_psram_init/c_state.TVCS_WAITE ),
	.F(\u_psram_init/tvcs_cnt_15_10 )
);
defparam \u_psram_init/tvcs_cnt_15_s4 .INIT=8'hEA;
LUT4 \u_psram_init/n518_s4  (
	.I0(\u_psram_init/GRST_cnt [1]),
	.I1(\u_psram_init/GRST_cnt [0]),
	.I2(\u_psram_init/c_state.GRST_WAITE ),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n518_9 )
);
defparam \u_psram_init/n518_s4 .INIT=16'h0E0A;
LUT4 \u_psram_init/n519_s4  (
	.I0(\u_psram_init/GRST_cnt [1]),
	.I1(\u_psram_init/GRST_cnt [0]),
	.I2(\u_psram_init/c_state.GRST_WAITE ),
	.I3(\u_psram_init/c_state.GRST ),
	.F(\u_psram_init/n519_9 )
);
defparam \u_psram_init/n519_s4 .INIT=16'h0B0C;
LUT4 \u_psram_init/n586_s4  (
	.I0(\u_psram_init/c_state.GRST_WAITE ),
	.I1(\u_psram_init/tRST_cnt [4]),
	.I2(\u_psram_init/n587_6 ),
	.I3(\u_psram_init/n586_6 ),
	.F(\u_psram_init/n586_9 )
);
defparam \u_psram_init/n586_s4 .INIT=16'hF6CC;
LUT3 \u_psram_init/tRST_cnt_7_s6  (
	.I0(\u_psram_init/c_state.GRST_WAITE ),
	.I1(\u_psram_init/n587_6 ),
	.I2(\u_psram_init/n586_6 ),
	.F(\u_psram_init/tRST_cnt_7_14 )
);
defparam \u_psram_init/tRST_cnt_7_s6 .INIT=8'hEA;
LUT4 \u_psram_init/n590_s4  (
	.I0(\u_psram_init/c_state.GRST_WAITE ),
	.I1(\u_psram_init/n587_6 ),
	.I2(\u_psram_init/n586_6 ),
	.I3(\u_psram_init/tRST_cnt [0]),
	.F(\u_psram_init/n590_10 )
);
defparam \u_psram_init/n590_s4 .INIT=16'hD5EA;
LUT4 \u_psram_init/n628_s4  (
	.I0(\u_psram_init/MR_cnt [1]),
	.I1(\u_psram_init/MR_cnt [0]),
	.I2(\u_psram_init/waite_cnt_2_9 ),
	.I3(\u_psram_init/n533_4 ),
	.F(\u_psram_init/n628_9 )
);
defparam \u_psram_init/n628_s4 .INIT=16'hA0E0;
LUT4 \u_psram_init/MR_cnt_1_s5  (
	.I0(\u_psram_init/MR_cnt [1]),
	.I1(\u_psram_init/MR_cnt [0]),
	.I2(\u_psram_init/waite_cnt_2_9 ),
	.I3(\u_psram_init/n533_4 ),
	.F(\u_psram_init/MR_cnt_1_12 )
);
defparam \u_psram_init/MR_cnt_1_s5 .INIT=16'h8FFF;
LUT4 \u_psram_init/n950_s3  (
	.I0(\u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_init/n941_6 ),
	.I3(\u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_init/n950_8 )
);
defparam \u_psram_init/n950_s3 .INIT=16'hEAAA;
LUT4 \u_psram_init/timer_cnt0_5_s6  (
	.I0(\u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_init/n941_6 ),
	.I3(\u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_init/timer_cnt0_5_15 )
);
defparam \u_psram_init/timer_cnt0_5_s6 .INIT=16'hFF80;
LUT4 \u_psram_init/n951_s3  (
	.I0(\u_psram_init/timer_cnt0 [5]),
	.I1(\u_psram_init/timer_cnt0 [4]),
	.I2(\u_psram_init/n941_6 ),
	.I3(\u_psram_init/c_state.WRITE_DATA ),
	.F(\u_psram_init/n951_8 )
);
defparam \u_psram_init/n951_s3 .INIT=16'hBCCC;
LUT4 \u_psram_init/n1371_s5  (
	.I0(\u_psram_init/timer_cnt1 [4]),
	.I1(\u_psram_init/timer_cnt1_clr ),
	.I2(\u_psram_init/n1371_8 ),
	.I3(\u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_init/n1371_11 )
);
defparam \u_psram_init/n1371_s5 .INIT=16'h1222;
LUT2 \u_psram_init/timer_cnt1_5_s4  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.F(\u_psram_init/timer_cnt1_5_12 )
);
defparam \u_psram_init/timer_cnt1_5_s4 .INIT=4'hE;
LUT4 \u_psram_init/n1374_s3  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_init/timer_cnt1 [1]),
	.I3(\u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_init/n1374_8 )
);
defparam \u_psram_init/n1374_s3 .INIT=16'h1450;
LUT3 \u_psram_init/n1375_s3  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.I1(\u_psram_init/c_state.READ_CHECK_DATA ),
	.I2(\u_psram_init/timer_cnt1 [0]),
	.F(\u_psram_init/n1375_8 )
);
defparam \u_psram_init/n1375_s3 .INIT=8'h14;
DFFC \u_psram_init/c_state.TVCS_WAITE_s0  (
	.D(\u_psram_init/n_state.TVCS_WAITE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.TVCS_WAITE )
);
defparam \u_psram_init/c_state.TVCS_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CLK_WAITE_s0  (
	.D(\u_psram_init/n_state.CLK_WAITE_30 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CLK_WAITE )
);
defparam \u_psram_init/c_state.CLK_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.GRST_s0  (
	.D(\u_psram_init/n_state.GRST_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.GRST )
);
defparam \u_psram_init/c_state.GRST_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.GRST_WAITE_s0  (
	.D(\u_psram_init/n_state.GRST_WAITE_30 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.GRST_WAITE )
);
defparam \u_psram_init/c_state.GRST_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CONFIG_MR0_s0  (
	.D(\u_psram_init/n_state.CONFIG_MR0_30 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CONFIG_MR0 )
);
defparam \u_psram_init/c_state.CONFIG_MR0_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CONFIG_MR0_WAITE_s0  (
	.D(\u_psram_init/n_state.CONFIG_MR0_WAITE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CONFIG_MR0_WAITE )
);
defparam \u_psram_init/c_state.CONFIG_MR0_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CONFIG_MR4_s0  (
	.D(\u_psram_init/n_state.CONFIG_MR4_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CONFIG_MR4 )
);
defparam \u_psram_init/c_state.CONFIG_MR4_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CONFIG_MR4_WAITE_s0  (
	.D(\u_psram_init/n_state.CONFIG_MR4_WAITE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CONFIG_MR4_WAITE )
);
defparam \u_psram_init/c_state.CONFIG_MR4_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CONFIG_MR8_s0  (
	.D(\u_psram_init/n_state.CONFIG_MR8_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CONFIG_MR8 )
);
defparam \u_psram_init/c_state.CONFIG_MR8_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.CONFIG_MR8_WAITE_s0  (
	.D(\u_psram_init/n_state.CONFIG_MR8_WAITE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.CONFIG_MR8_WAITE )
);
defparam \u_psram_init/c_state.CONFIG_MR8_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.WRITE_DATA_s0  (
	.D(\u_psram_init/n_state.WRITE_DATA_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.WRITE_DATA )
);
defparam \u_psram_init/c_state.WRITE_DATA_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.READ_CHECK_DATA_s0  (
	.D(\u_psram_init/n_state.READ_CHECK_DATA_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.READ_CHECK_DATA )
);
defparam \u_psram_init/c_state.READ_CHECK_DATA_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.ADJUST_PHASE_WAITE_s0  (
	.D(\u_psram_init/n_state.ADJUST_PHASE_WAITE_30 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.ADJUST_PHASE_WAITE )
);
defparam \u_psram_init/c_state.ADJUST_PHASE_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.ADJUST_PHASE_s0  (
	.D(\u_psram_init/n_state.ADJUST_PHASE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.ADJUST_PHASE )
);
defparam \u_psram_init/c_state.ADJUST_PHASE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.INIT_CALIB_WAITE_s0  (
	.D(\u_psram_init/n_state.INIT_CALIB_WAITE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.INIT_CALIB_WAITE )
);
defparam \u_psram_init/c_state.INIT_CALIB_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.ADJUST_DELAY_WAITE_s0  (
	.D(\u_psram_init/n_state.ADJUST_DELAY_WAITE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.ADJUST_DELAY_WAITE )
);
defparam \u_psram_init/c_state.ADJUST_DELAY_WAITE_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.ADJUST_DELAY_s0  (
	.D(\u_psram_init/n_state.ADJUST_DELAY_30 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.ADJUST_DELAY )
);
defparam \u_psram_init/c_state.ADJUST_DELAY_s0 .INIT=1'b0;
DFFC \u_psram_init/c_state.INIT_CALIB_DONE_s0  (
	.D(\u_psram_init/n_state.INIT_CALIB_DONE_31 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/c_state.INIT_CALIB_DONE )
);
defparam \u_psram_init/c_state.INIT_CALIB_DONE_s0 .INIT=1'b0;
DFFC \u_psram_init/ready_d_1_s0  (
	.D(\u_psram_init/ready_d [0]),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/ready_d [1])
);
defparam \u_psram_init/ready_d_1_s0 .INIT=1'b0;
DFFC \u_psram_init/ready_d_0_s0  (
	.D(ready),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/ready_d [0])
);
defparam \u_psram_init/ready_d_0_s0 .INIT=1'b0;
DFFCE \u_psram_init/Tvcs_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n430_3 ),
	.CLEAR(ddr_rsti),
	.Q(Tvcs_done_Z)
);
defparam \u_psram_init/Tvcs_done_s0 .INIT=1'b0;
DFFC \u_psram_init/init_cs_s0  (
	.D(\u_psram_init/n533_6 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(init_cs_Z)
);
defparam \u_psram_init/init_cs_s0 .INIT=1'b0;
DFFC \u_psram_init/init_dq_31_s0  (
	.D(\u_psram_init/n749_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(init_dq_Z[31])
);
defparam \u_psram_init/init_dq_31_s0 .INIT=1'b0;
DFFC \u_psram_init/init_dq_29_s0  (
	.D(\u_psram_init/c_state.GRST ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(init_dq_Z[29])
);
defparam \u_psram_init/init_dq_29_s0 .INIT=1'b0;
DFFC \u_psram_init/init_dq_19_s0  (
	.D(\u_psram_init/n761_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(init_dq_Z[19])
);
defparam \u_psram_init/init_dq_19_s0 .INIT=1'b0;
DFFC \u_psram_init/init_dq_18_s0  (
	.D(\u_psram_init/n762_4 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(init_dq_Z[18])
);
defparam \u_psram_init/init_dq_18_s0 .INIT=1'b0;
DFFC \u_psram_init/init_dq_13_s0  (
	.D(\u_psram_init/n772_7 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(init_dq_Z[13])
);
defparam \u_psram_init/init_dq_13_s0 .INIT=1'b0;
DFFCE \u_psram_init/config_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n833_6 ),
	.CLEAR(ddr_rsti),
	.Q(config_done_Z)
);
defparam \u_psram_init/config_done_s0 .INIT=1'b0;
DFFCE \u_psram_init/write_done_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n941_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/write_done )
);
defparam \u_psram_init/write_done_s0 .INIT=1'b0;
DFFC \u_psram_init/cmd_s0  (
	.D(\u_psram_init/n986_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(cmd_calib)
);
defparam \u_psram_init/cmd_s0 .INIT=1'b0;
DFFC \u_psram_init/cmd_en_s0  (
	.D(\u_psram_init/n1148_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(cmd_en_calib)
);
defparam \u_psram_init/cmd_en_s0 .INIT=1'b0;
DFFC \u_psram_init/rd_data_valid_d_s0  (
	.D(rd_data_valid_calib),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/rd_data_valid_d_2 )
);
defparam \u_psram_init/rd_data_valid_d_s0 .INIT=1'b0;
DFFC \u_psram_init/timer_cnt1_clr_s0  (
	.D(\u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1_clr )
);
defparam \u_psram_init/timer_cnt1_clr_s0 .INIT=1'b0;
DFFCE \u_psram_init/phase_cnt_4_s0  (
	.D(\u_psram_init/n1333_1 ),
	.CLK(clk_out),
	.CE(readd_Z),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/phase_cnt [4])
);
defparam \u_psram_init/phase_cnt_4_s0 .INIT=1'b0;
DFFCE \u_psram_init/phase_cnt_3_s0  (
	.D(\u_psram_init/n1334_1 ),
	.CLK(clk_out),
	.CE(readd_Z),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/phase_cnt [3])
);
defparam \u_psram_init/phase_cnt_3_s0 .INIT=1'b0;
DFFCE \u_psram_init/phase_cnt_2_s0  (
	.D(\u_psram_init/n1335_1 ),
	.CLK(clk_out),
	.CE(readd_Z),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/phase_cnt [2])
);
defparam \u_psram_init/phase_cnt_2_s0 .INIT=1'b0;
DFFCE \u_psram_init/phase_cnt_1_s0  (
	.D(\u_psram_init/n1336_1 ),
	.CLK(clk_out),
	.CE(readd_Z),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/phase_cnt [1])
);
defparam \u_psram_init/phase_cnt_1_s0 .INIT=1'b0;
DFFCE \u_psram_init/phase_cnt_0_s0  (
	.D(\u_psram_init/n1337_6 ),
	.CLK(clk_out),
	.CE(readd_Z),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/phase_cnt [0])
);
defparam \u_psram_init/phase_cnt_0_s0 .INIT=1'b0;
DFFCE \u_psram_init/phase_over_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n1356_7 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/phase_over )
);
defparam \u_psram_init/phase_over_s0 .INIT=1'b0;
DFFC \u_psram_init/read_calibration[0].add_cnt_2_s0  (
	.D(\u_psram_init/n1454_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt [2])
);
defparam \u_psram_init/read_calibration[0].add_cnt_2_s0 .INIT=1'b0;
DFFC \u_psram_init/read_calibration[0].add_cnt_1_s0  (
	.D(\u_psram_init/n1455_5 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt [1])
);
defparam \u_psram_init/read_calibration[0].add_cnt_1_s0 .INIT=1'b0;
DFFC \u_psram_init/read_calibration[0].add_cnt_0_s0  (
	.D(\u_psram_init/n1456_3 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt [0])
);
defparam \u_psram_init/read_calibration[0].add_cnt_0_s0 .INIT=1'b0;
DFFPE \u_psram_init/read_calibration[0].add_cnt0_7_s0  (
	.D(\u_psram_init/n1474_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [7])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_7_s0 .INIT=1'b1;
DFFPE \u_psram_init/read_calibration[0].add_cnt0_6_s0  (
	.D(\u_psram_init/n1475_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [6])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_6_s0 .INIT=1'b1;
DFFCE \u_psram_init/read_calibration[0].add_cnt0_5_s0  (
	.D(\u_psram_init/n1476_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [5])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_5_s0 .INIT=1'b0;
DFFPE \u_psram_init/read_calibration[0].add_cnt0_4_s0  (
	.D(\u_psram_init/n1477_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.PRESET(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [4])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_4_s0 .INIT=1'b1;
DFFCE \u_psram_init/read_calibration[0].add_cnt0_3_s0  (
	.D(\u_psram_init/n1478_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [3])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_3_s0 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].add_cnt0_2_s0  (
	.D(\u_psram_init/n1479_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [2])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_2_s0 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].add_cnt0_1_s0  (
	.D(\u_psram_init/n1480_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2167_5 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [1])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_1_s0 .INIT=1'b0;
DFFCE \u_psram_init/adjust_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n1471_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/adjust_over [0])
);
defparam \u_psram_init/adjust_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].times_reg_4_s0  (
	.D(\u_psram_init/n1695_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2177_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].times_reg [4])
);
defparam \u_psram_init/read_calibration[0].times_reg_4_s0 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].times_reg_3_s0  (
	.D(\u_psram_init/n1696_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2177_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].times_reg [3])
);
defparam \u_psram_init/read_calibration[0].times_reg_3_s0 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].times_reg_2_s0  (
	.D(\u_psram_init/n1697_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2177_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].times_reg [2])
);
defparam \u_psram_init/read_calibration[0].times_reg_2_s0 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].times_reg_1_s0  (
	.D(\u_psram_init/n1698_1 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n2177_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].times_reg [1])
);
defparam \u_psram_init/read_calibration[0].times_reg_1_s0 .INIT=1'b0;
DFFCE \u_psram_init/delay_wait_over_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n1826_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/delay_wait_over [0])
);
defparam \u_psram_init/delay_wait_over_0_s0 .INIT=1'b0;
DFFCE \u_psram_init/calib_done_0_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/n1850_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/calib_done [0])
);
defparam \u_psram_init/calib_done_0_s0 .INIT=1'b0;
DFFCE \u_psram_init/calib_0_s0  (
	.D(\u_psram_init/c_state.ADJUST_PHASE_WAITE ),
	.CLK(clk_out),
	.CE(\u_psram_init/calib_0_5 ),
	.CLEAR(ddr_rsti),
	.Q(calib)
);
defparam \u_psram_init/calib_0_s0 .INIT=1'b0;
DFFCE \u_psram_init/init_calib_s0  (
	.D(VCC),
	.CLK(clk_out),
	.CE(\u_psram_init/c_state.INIT_CALIB_DONE ),
	.CLEAR(ddr_rsti),
	.Q(init_calib)
);
defparam \u_psram_init/init_calib_s0 .INIT=1'b0;
DFFP \u_psram_init/c_state.IDLE_s0  (
	.D(\u_psram_init/n_state.IDLE_30 ),
	.CLK(clk_out),
	.PRESET(ddr_rsti),
	.Q(\u_psram_init/c_state.IDLE )
);
defparam \u_psram_init/c_state.IDLE_s0 .INIT=1'b1;
DFFCE \u_psram_init/tvcs_cnt_15_s1  (
	.D(\u_psram_init/n450_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [15])
);
defparam \u_psram_init/tvcs_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_14_s1  (
	.D(\u_psram_init/n451_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [14])
);
defparam \u_psram_init/tvcs_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_13_s1  (
	.D(\u_psram_init/n452_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [13])
);
defparam \u_psram_init/tvcs_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_12_s1  (
	.D(\u_psram_init/n453_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [12])
);
defparam \u_psram_init/tvcs_cnt_12_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_11_s1  (
	.D(\u_psram_init/n454_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [11])
);
defparam \u_psram_init/tvcs_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_10_s1  (
	.D(\u_psram_init/n455_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [10])
);
defparam \u_psram_init/tvcs_cnt_10_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_9_s1  (
	.D(\u_psram_init/n456_7 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [9])
);
defparam \u_psram_init/tvcs_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_8_s1  (
	.D(\u_psram_init/n457_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [8])
);
defparam \u_psram_init/tvcs_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_7_s1  (
	.D(\u_psram_init/n458_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [7])
);
defparam \u_psram_init/tvcs_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_6_s1  (
	.D(\u_psram_init/n459_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [6])
);
defparam \u_psram_init/tvcs_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_5_s1  (
	.D(\u_psram_init/n460_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [5])
);
defparam \u_psram_init/tvcs_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_4_s1  (
	.D(\u_psram_init/n461_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [4])
);
defparam \u_psram_init/tvcs_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_3_s1  (
	.D(\u_psram_init/n462_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [3])
);
defparam \u_psram_init/tvcs_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_2_s1  (
	.D(\u_psram_init/n463_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [2])
);
defparam \u_psram_init/tvcs_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/tvcs_cnt_1_s1  (
	.D(\u_psram_init/n464_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tvcs_cnt_15_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [1])
);
defparam \u_psram_init/tvcs_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/waite_cnt_2_s1  (
	.D(\u_psram_init/n552_6 ),
	.CLK(clk_out),
	.CE(\u_psram_init/waite_cnt_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/waite_cnt [2])
);
defparam \u_psram_init/waite_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/waite_cnt_1_s1  (
	.D(\u_psram_init/n553_6 ),
	.CLK(clk_out),
	.CE(\u_psram_init/waite_cnt_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/waite_cnt [1])
);
defparam \u_psram_init/waite_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/waite_cnt_0_s1  (
	.D(\u_psram_init/n554_6 ),
	.CLK(clk_out),
	.CE(\u_psram_init/waite_cnt_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/waite_cnt [0])
);
defparam \u_psram_init/waite_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/tRST_cnt_7_s1  (
	.D(\u_psram_init/n583_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tRST_cnt_7_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [7])
);
defparam \u_psram_init/tRST_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_init/tRST_cnt_6_s1  (
	.D(\u_psram_init/n584_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tRST_cnt_7_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [6])
);
defparam \u_psram_init/tRST_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_init/tRST_cnt_5_s1  (
	.D(\u_psram_init/n585_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tRST_cnt_7_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [5])
);
defparam \u_psram_init/tRST_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_init/tRST_cnt_3_s1  (
	.D(\u_psram_init/n587_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tRST_cnt_7_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [3])
);
defparam \u_psram_init/tRST_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/tRST_cnt_2_s1  (
	.D(\u_psram_init/n588_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tRST_cnt_7_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [2])
);
defparam \u_psram_init/tRST_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/tRST_cnt_1_s1  (
	.D(\u_psram_init/n589_7 ),
	.CLK(clk_out),
	.CE(\u_psram_init/tRST_cnt_7_14 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [1])
);
defparam \u_psram_init/tRST_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/MR_cnt_0_s1  (
	.D(\u_psram_init/n629_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/MR_cnt_1_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/MR_cnt [0])
);
defparam \u_psram_init/MR_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt0_3_s1  (
	.D(\u_psram_init/n952_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt0 [3])
);
defparam \u_psram_init/timer_cnt0_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt0_2_s1  (
	.D(\u_psram_init/n953_7 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt0 [2])
);
defparam \u_psram_init/timer_cnt0_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt0_1_s1  (
	.D(\u_psram_init/n954_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt0 [1])
);
defparam \u_psram_init/timer_cnt0_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt0_0_s1  (
	.D(\u_psram_init/n955_7 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt0_5_15 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt0 [0])
);
defparam \u_psram_init/timer_cnt0_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/wr_data_31_s1  (
	.D(\u_psram_init/n1143_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(wr_data_calib[31])
);
defparam \u_psram_init/wr_data_31_s1 .INIT=1'b0;
DFFCE \u_psram_init/wr_data_30_s1  (
	.D(\u_psram_init/n1141_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(wr_data_calib[30])
);
defparam \u_psram_init/wr_data_30_s1 .INIT=1'b0;
DFFCE \u_psram_init/wr_data_26_s1  (
	.D(\u_psram_init/n1140_6 ),
	.CLK(clk_out),
	.CE(\u_psram_init/wr_data_31_5 ),
	.CLEAR(ddr_rsti),
	.Q(wr_data_calib[26])
);
defparam \u_psram_init/wr_data_26_s1 .INIT=1'b0;
DFFCE \u_psram_init/burst_num_2_s1  (
	.D(\u_psram_init/n1144_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/burst_num_2_9 ),
	.CLEAR(ddr_rsti),
	.Q(burst_num_calib[2])
);
defparam \u_psram_init/burst_num_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/wr_en_s1  (
	.D(\u_psram_init/n2149_3 ),
	.CLK(clk_out),
	.CE(\u_psram_init/wr_en_5 ),
	.CLEAR(ddr_rsti),
	.Q(wr_en_calib)
);
defparam \u_psram_init/wr_en_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_8_s1  (
	.D(\u_psram_init/n1284_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [8])
);
defparam \u_psram_init/read_cnt_8_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_7_s1  (
	.D(\u_psram_init/n1285_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [7])
);
defparam \u_psram_init/read_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_6_s1  (
	.D(\u_psram_init/n1286_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [6])
);
defparam \u_psram_init/read_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_5_s1  (
	.D(\u_psram_init/n1287_7 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [5])
);
defparam \u_psram_init/read_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_4_s1  (
	.D(\u_psram_init/n1288_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [4])
);
defparam \u_psram_init/read_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_3_s1  (
	.D(\u_psram_init/n1289_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [3])
);
defparam \u_psram_init/read_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_2_s1  (
	.D(\u_psram_init/n1290_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [2])
);
defparam \u_psram_init/read_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_1_s1  (
	.D(\u_psram_init/n1291_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [1])
);
defparam \u_psram_init/read_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_cnt_0_s1  (
	.D(\u_psram_init/n1292_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_cnt_8_10 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_cnt [0])
);
defparam \u_psram_init/read_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_over_s1  (
	.D(\u_psram_init/n1320_7 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_over_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_over )
);
defparam \u_psram_init/read_over_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt1_5_s1  (
	.D(\u_psram_init/n1370_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1 [5])
);
defparam \u_psram_init/timer_cnt1_5_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt1_3_s1  (
	.D(\u_psram_init/n1372_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1 [3])
);
defparam \u_psram_init/timer_cnt1_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/timer_cnt1_2_s1  (
	.D(\u_psram_init/n1373_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/timer_cnt1_5_12 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1 [2])
);
defparam \u_psram_init/timer_cnt1_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].wr_ptr_2_s1  (
	.D(\u_psram_init/n1404_9 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].wr_ptr [2])
);
defparam \u_psram_init/read_calibration[0].wr_ptr_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].wr_ptr_1_s1  (
	.D(\u_psram_init/n1405_6 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].wr_ptr [1])
);
defparam \u_psram_init/read_calibration[0].wr_ptr_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].wr_ptr_0_s1  (
	.D(\u_psram_init/n1406_6 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].wr_ptr_2_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].wr_ptr [0])
);
defparam \u_psram_init/read_calibration[0].wr_ptr_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/SDTAP_0_s1  (
	.D(\u_psram_init/n1418_3 ),
	.CLK(clk_out),
	.CE(\u_psram_init/SDTAP_0_7 ),
	.CLEAR(ddr_rsti),
	.Q(SDTAP)
);
defparam \u_psram_init/SDTAP_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/VALUE_0_s1  (
	.D(\u_psram_init/n1435_4 ),
	.CLK(clk_out),
	.CE(\u_psram_init/VALUE_0_5 ),
	.CLEAR(ddr_rsti),
	.Q(VALUE)
);
defparam \u_psram_init/VALUE_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].check_cnt_5_s1  (
	.D(\u_psram_init/n1587_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].check_cnt [5])
);
defparam \u_psram_init/read_calibration[0].check_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].check_cnt_4_s1  (
	.D(\u_psram_init/n1588_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].check_cnt [4])
);
defparam \u_psram_init/read_calibration[0].check_cnt_4_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].check_cnt_3_s1  (
	.D(\u_psram_init/n1589_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].check_cnt [3])
);
defparam \u_psram_init/read_calibration[0].check_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].check_cnt_2_s1  (
	.D(\u_psram_init/n1590_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].check_cnt [2])
);
defparam \u_psram_init/read_calibration[0].check_cnt_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].check_cnt_1_s1  (
	.D(\u_psram_init/n1591_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].check_cnt [1])
);
defparam \u_psram_init/read_calibration[0].check_cnt_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].check_cnt_0_s1  (
	.D(\u_psram_init/n1592_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/read_calibration[0].check_cnt_5_8 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].check_cnt [0])
);
defparam \u_psram_init/read_calibration[0].check_cnt_0_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_31_s1  (
	.D(\u_psram_init/n1616_8 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1649_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [31])
);
defparam \u_psram_init/read_calibration[0].id_reg_31_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_30_s1  (
	.D(\u_psram_init/n1738_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1650_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [30])
);
defparam \u_psram_init/read_calibration[0].id_reg_30_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_29_s1  (
	.D(\u_psram_init/n1739_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1651_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [29])
);
defparam \u_psram_init/read_calibration[0].id_reg_29_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_28_s1  (
	.D(\u_psram_init/n1740_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1652_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [28])
);
defparam \u_psram_init/read_calibration[0].id_reg_28_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_27_s1  (
	.D(\u_psram_init/n1741_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1653_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [27])
);
defparam \u_psram_init/read_calibration[0].id_reg_27_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_26_s1  (
	.D(\u_psram_init/n1742_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1654_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [26])
);
defparam \u_psram_init/read_calibration[0].id_reg_26_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_25_s1  (
	.D(\u_psram_init/n1743_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1655_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [25])
);
defparam \u_psram_init/read_calibration[0].id_reg_25_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_24_s1  (
	.D(\u_psram_init/n1744_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1656_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [24])
);
defparam \u_psram_init/read_calibration[0].id_reg_24_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_23_s1  (
	.D(\u_psram_init/n1745_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1657_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [23])
);
defparam \u_psram_init/read_calibration[0].id_reg_23_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_22_s1  (
	.D(\u_psram_init/n1746_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1658_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [22])
);
defparam \u_psram_init/read_calibration[0].id_reg_22_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_21_s1  (
	.D(\u_psram_init/n1747_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1659_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [21])
);
defparam \u_psram_init/read_calibration[0].id_reg_21_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_20_s1  (
	.D(\u_psram_init/n1748_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1660_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [20])
);
defparam \u_psram_init/read_calibration[0].id_reg_20_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_19_s1  (
	.D(\u_psram_init/n1749_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1661_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [19])
);
defparam \u_psram_init/read_calibration[0].id_reg_19_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_18_s1  (
	.D(\u_psram_init/n1750_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1662_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [18])
);
defparam \u_psram_init/read_calibration[0].id_reg_18_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_17_s1  (
	.D(\u_psram_init/n1751_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1663_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [17])
);
defparam \u_psram_init/read_calibration[0].id_reg_17_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_16_s1  (
	.D(\u_psram_init/n1752_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1664_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [16])
);
defparam \u_psram_init/read_calibration[0].id_reg_16_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_15_s1  (
	.D(\u_psram_init/n1753_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1665_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [15])
);
defparam \u_psram_init/read_calibration[0].id_reg_15_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_14_s1  (
	.D(\u_psram_init/n1754_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1666_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [14])
);
defparam \u_psram_init/read_calibration[0].id_reg_14_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_13_s1  (
	.D(\u_psram_init/n1755_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1667_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [13])
);
defparam \u_psram_init/read_calibration[0].id_reg_13_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_12_s1  (
	.D(\u_psram_init/n1756_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1668_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [12])
);
defparam \u_psram_init/read_calibration[0].id_reg_12_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_11_s1  (
	.D(\u_psram_init/n1757_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1669_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [11])
);
defparam \u_psram_init/read_calibration[0].id_reg_11_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_10_s1  (
	.D(\u_psram_init/n1758_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1670_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [10])
);
defparam \u_psram_init/read_calibration[0].id_reg_10_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_9_s1  (
	.D(\u_psram_init/n1759_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1671_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [9])
);
defparam \u_psram_init/read_calibration[0].id_reg_9_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_8_s1  (
	.D(\u_psram_init/n1760_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1672_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [8])
);
defparam \u_psram_init/read_calibration[0].id_reg_8_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_7_s1  (
	.D(\u_psram_init/n1761_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1673_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [7])
);
defparam \u_psram_init/read_calibration[0].id_reg_7_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_6_s1  (
	.D(\u_psram_init/n1762_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1674_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [6])
);
defparam \u_psram_init/read_calibration[0].id_reg_6_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_5_s1  (
	.D(\u_psram_init/n1763_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1675_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [5])
);
defparam \u_psram_init/read_calibration[0].id_reg_5_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_4_s1  (
	.D(\u_psram_init/n1764_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1676_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [4])
);
defparam \u_psram_init/read_calibration[0].id_reg_4_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_3_s1  (
	.D(\u_psram_init/n1765_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1677_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [3])
);
defparam \u_psram_init/read_calibration[0].id_reg_3_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_2_s1  (
	.D(\u_psram_init/n1766_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1678_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [2])
);
defparam \u_psram_init/read_calibration[0].id_reg_2_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_1_s1  (
	.D(\u_psram_init/n1767_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1679_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [1])
);
defparam \u_psram_init/read_calibration[0].id_reg_1_s1 .INIT=1'b0;
DFFCE \u_psram_init/read_calibration[0].id_reg_0_s1  (
	.D(\u_psram_init/n1768_5 ),
	.CLK(clk_out),
	.CE(\u_psram_init/n1680_3 ),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].id_reg [0])
);
defparam \u_psram_init/read_calibration[0].id_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_init/read_calibration[0].add_cnt0_0_s1  (
	.D(\u_psram_init/n1481_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].add_cnt0 [0])
);
defparam \u_psram_init/read_calibration[0].add_cnt0_0_s1 .INIT=1'b0;
DFFC \u_psram_init/read_calibration[0].times_reg_0_s1  (
	.D(\u_psram_init/n1699_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/read_calibration[0].times_reg [0])
);
defparam \u_psram_init/read_calibration[0].times_reg_0_s1 .INIT=1'b0;
DFFC \u_psram_init/tvcs_cnt_0_s3  (
	.D(\u_psram_init/n465_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tvcs_cnt [0])
);
defparam \u_psram_init/tvcs_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_init/GRST_cnt_1_s6  (
	.D(\u_psram_init/n518_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/GRST_cnt [1])
);
defparam \u_psram_init/GRST_cnt_1_s6 .INIT=1'b0;
DFFC \u_psram_init/GRST_cnt_0_s3  (
	.D(\u_psram_init/n519_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/GRST_cnt [0])
);
defparam \u_psram_init/GRST_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_init/tRST_cnt_4_s3  (
	.D(\u_psram_init/n586_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [4])
);
defparam \u_psram_init/tRST_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_init/tRST_cnt_0_s3  (
	.D(\u_psram_init/n590_10 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/tRST_cnt [0])
);
defparam \u_psram_init/tRST_cnt_0_s3 .INIT=1'b0;
DFFC \u_psram_init/MR_cnt_1_s4  (
	.D(\u_psram_init/n628_9 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/MR_cnt [1])
);
defparam \u_psram_init/MR_cnt_1_s4 .INIT=1'b0;
DFFC \u_psram_init/timer_cnt0_5_s5  (
	.D(\u_psram_init/n950_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt0 [5])
);
defparam \u_psram_init/timer_cnt0_5_s5 .INIT=1'b0;
DFFC \u_psram_init/timer_cnt0_4_s3  (
	.D(\u_psram_init/n951_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt0 [4])
);
defparam \u_psram_init/timer_cnt0_4_s3 .INIT=1'b0;
DFFC \u_psram_init/timer_cnt1_4_s3  (
	.D(\u_psram_init/n1371_11 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1 [4])
);
defparam \u_psram_init/timer_cnt1_4_s3 .INIT=1'b0;
DFFC \u_psram_init/timer_cnt1_1_s3  (
	.D(\u_psram_init/n1374_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1 [1])
);
defparam \u_psram_init/timer_cnt1_1_s3 .INIT=1'b0;
DFFC \u_psram_init/timer_cnt1_0_s3  (
	.D(\u_psram_init/n1375_8 ),
	.CLK(clk_out),
	.CLEAR(ddr_rsti),
	.Q(\u_psram_init/timer_cnt1 [0])
);
defparam \u_psram_init/timer_cnt1_0_s3 .INIT=1'b0;
ALU \u_psram_init/n1336_s  (
	.I0(\u_psram_init/phase_cnt [1]),
	.I1(\u_psram_init/phase_cnt [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_init/n1336_2 ),
	.SUM(\u_psram_init/n1336_1 )
);
defparam \u_psram_init/n1336_s .ALU_MODE=0;
ALU \u_psram_init/n1335_s  (
	.I0(GND),
	.I1(\u_psram_init/phase_cnt [2]),
	.I3(GND),
	.CIN(\u_psram_init/n1336_2 ),
	.COUT(\u_psram_init/n1335_2 ),
	.SUM(\u_psram_init/n1335_1 )
);
defparam \u_psram_init/n1335_s .ALU_MODE=0;
ALU \u_psram_init/n1334_s  (
	.I0(GND),
	.I1(\u_psram_init/phase_cnt [3]),
	.I3(GND),
	.CIN(\u_psram_init/n1335_2 ),
	.COUT(\u_psram_init/n1334_2 ),
	.SUM(\u_psram_init/n1334_1 )
);
defparam \u_psram_init/n1334_s .ALU_MODE=0;
ALU \u_psram_init/n1333_s  (
	.I0(GND),
	.I1(\u_psram_init/phase_cnt [4]),
	.I3(GND),
	.CIN(\u_psram_init/n1334_2 ),
	.COUT(\u_psram_init/n1333_0_COUT ),
	.SUM(\u_psram_init/n1333_1 )
);
defparam \u_psram_init/n1333_s .ALU_MODE=0;
ALU \u_psram_init/n1480_s  (
	.I0(\u_psram_init/read_calibration[0].add_cnt0 [1]),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_init/n1480_2 ),
	.SUM(\u_psram_init/n1480_1 )
);
defparam \u_psram_init/n1480_s .ALU_MODE=0;
ALU \u_psram_init/n1479_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [2]),
	.I3(GND),
	.CIN(\u_psram_init/n1480_2 ),
	.COUT(\u_psram_init/n1479_2 ),
	.SUM(\u_psram_init/n1479_1 )
);
defparam \u_psram_init/n1479_s .ALU_MODE=0;
ALU \u_psram_init/n1478_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [3]),
	.I3(GND),
	.CIN(\u_psram_init/n1479_2 ),
	.COUT(\u_psram_init/n1478_2 ),
	.SUM(\u_psram_init/n1478_1 )
);
defparam \u_psram_init/n1478_s .ALU_MODE=0;
ALU \u_psram_init/n1477_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [4]),
	.I3(GND),
	.CIN(\u_psram_init/n1478_2 ),
	.COUT(\u_psram_init/n1477_2 ),
	.SUM(\u_psram_init/n1477_1 )
);
defparam \u_psram_init/n1477_s .ALU_MODE=0;
ALU \u_psram_init/n1476_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [5]),
	.I3(GND),
	.CIN(\u_psram_init/n1477_2 ),
	.COUT(\u_psram_init/n1476_2 ),
	.SUM(\u_psram_init/n1476_1 )
);
defparam \u_psram_init/n1476_s .ALU_MODE=0;
ALU \u_psram_init/n1475_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [6]),
	.I3(GND),
	.CIN(\u_psram_init/n1476_2 ),
	.COUT(\u_psram_init/n1475_2 ),
	.SUM(\u_psram_init/n1475_1 )
);
defparam \u_psram_init/n1475_s .ALU_MODE=0;
ALU \u_psram_init/n1474_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].add_cnt0 [7]),
	.I3(GND),
	.CIN(\u_psram_init/n1475_2 ),
	.COUT(\u_psram_init/n1474_0_COUT ),
	.SUM(\u_psram_init/n1474_1 )
);
defparam \u_psram_init/n1474_s .ALU_MODE=0;
ALU \u_psram_init/n1698_s  (
	.I0(\u_psram_init/read_calibration[0].times_reg [1]),
	.I1(\u_psram_init/read_calibration[0].times_reg [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\u_psram_init/n1698_2 ),
	.SUM(\u_psram_init/n1698_1 )
);
defparam \u_psram_init/n1698_s .ALU_MODE=0;
ALU \u_psram_init/n1697_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].times_reg [2]),
	.I3(GND),
	.CIN(\u_psram_init/n1698_2 ),
	.COUT(\u_psram_init/n1697_2 ),
	.SUM(\u_psram_init/n1697_1 )
);
defparam \u_psram_init/n1697_s .ALU_MODE=0;
ALU \u_psram_init/n1696_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].times_reg [3]),
	.I3(GND),
	.CIN(\u_psram_init/n1697_2 ),
	.COUT(\u_psram_init/n1696_2 ),
	.SUM(\u_psram_init/n1696_1 )
);
defparam \u_psram_init/n1696_s .ALU_MODE=0;
ALU \u_psram_init/n1695_s  (
	.I0(GND),
	.I1(\u_psram_init/read_calibration[0].times_reg [4]),
	.I3(GND),
	.CIN(\u_psram_init/n1696_2 ),
	.COUT(\u_psram_init/n1695_0_COUT ),
	.SUM(\u_psram_init/n1695_1 )
);
defparam \u_psram_init/n1695_s .ALU_MODE=0;
INV \u_psram_init/calib_0_s3  (
	.I(\u_psram_init/calib_done [0]),
	.O(\u_psram_init/calib_0_5 )
);
LUT1 \u_psram_init/n1320_s3  (
	.I0(\u_psram_init/timer_cnt1_clr ),
	.F(\u_psram_init/n1320_7 )
);
defparam \u_psram_init/n1320_s3 .INIT=2'h1;
LUT1 \u_psram_init/n1337_s2  (
	.I0(\u_psram_init/phase_cnt [0]),
	.F(\u_psram_init/n1337_6 )
);
defparam \u_psram_init/n1337_s2 .INIT=2'h1;
LUT2 \u_psram_sync/n13_s0  (
	.I0(pll_lock),
	.I1(dll_lock),
	.F(\u_psram_sync/n13_3 )
);
defparam \u_psram_sync/n13_s0 .INIT=4'h8;
LUT4 \u_psram_sync/n86_s0  (
	.I0(\u_psram_sync/n86_4 ),
	.I1(\u_psram_sync/n86_5 ),
	.I2(\u_psram_sync/n86_6 ),
	.I3(\u_psram_sync/n86_7 ),
	.F(\u_psram_sync/n86_3 )
);
defparam \u_psram_sync/n86_s0 .INIT=16'h8000;
LUT3 \u_psram_sync/n348_s5  (
	.I0(\u_psram_sync/n348_10 ),
	.I1(\u_psram_sync/flag [1]),
	.I2(\u_psram_sync/n348_11 ),
	.F(\u_psram_sync/n348_9 )
);
defparam \u_psram_sync/n348_s5 .INIT=8'hF4;
LUT3 \u_psram_sync/n359_s6  (
	.I0(\u_psram_sync/n348_11 ),
	.I1(\u_psram_sync/n359_11 ),
	.I2(\u_psram_sync/n359_12 ),
	.F(\u_psram_sync/n359_10 )
);
defparam \u_psram_sync/n359_s6 .INIT=8'h4F;
LUT4 \u_psram_sync/n282_s12  (
	.I0(\u_psram_sync/n282_27 ),
	.I1(\u_psram_sync/n282_25 ),
	.I2(\u_psram_sync/n282_19 ),
	.I3(\u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_sync/n282_16 )
);
defparam \u_psram_sync/n282_s12 .INIT=16'h8F88;
LUT4 \u_psram_sync/n293_s12  (
	.I0(\u_psram_sync/flag [0]),
	.I1(stop),
	.I2(\u_psram_sync/n293_20 ),
	.I3(\u_psram_sync/n293_18 ),
	.F(\u_psram_sync/n293_16 )
);
defparam \u_psram_sync/n293_s12 .INIT=16'h5CCC;
LUT3 \u_psram_sync/n304_s12  (
	.I0(\u_psram_sync/n293_16 ),
	.I1(cs_memsync[3]),
	.I2(\u_psram_sync/n304_17 ),
	.F(\u_psram_sync/n304_16 )
);
defparam \u_psram_sync/n304_s12 .INIT=8'hC2;
LUT3 \u_psram_sync/n315_s12  (
	.I0(\u_psram_sync/n315_17 ),
	.I1(\u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_sync/n315_18 ),
	.F(\u_psram_sync/n315_16 )
);
defparam \u_psram_sync/n315_s12 .INIT=8'hF4;
LUT4 \u_psram_sync/n326_s12  (
	.I0(\u_psram_sync/flag [0]),
	.I1(\u_psram_sync/n326_17 ),
	.I2(\u_psram_sync/n326_20 ),
	.I3(uddcntln),
	.F(\u_psram_sync/n326_16 )
);
defparam \u_psram_sync/n326_s12 .INIT=16'hBFC0;
LUT4 \u_psram_sync/n337_s12  (
	.I0(\u_psram_sync/n304_17 ),
	.I1(\u_psram_sync/lock_d2 ),
	.I2(\u_psram_sync/n337_17 ),
	.I3(ready),
	.F(\u_psram_sync/n337_16 )
);
defparam \u_psram_sync/n337_s12 .INIT=16'hEEF0;
LUT4 \u_psram_sync/n388_s1  (
	.I0(\u_psram_sync/n388_6 ),
	.I1(\u_psram_sync/n389_6 ),
	.I2(\u_psram_sync/count [0]),
	.I3(\u_psram_sync/count [1]),
	.F(\u_psram_sync/n388_5 )
);
defparam \u_psram_sync/n388_s1 .INIT=16'h0110;
LUT3 \u_psram_sync/n387_s1  (
	.I0(\u_psram_sync/n388_6 ),
	.I1(\u_psram_sync/n389_6 ),
	.I2(\u_psram_sync/n387_6 ),
	.F(\u_psram_sync/n387_5 )
);
defparam \u_psram_sync/n387_s1 .INIT=8'h01;
LUT4 \u_psram_sync/n48_s1  (
	.I0(\u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_sync/n49_6 ),
	.I2(\u_psram_sync/lock_cnt [3]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n48_5 )
);
defparam \u_psram_sync/n48_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n45_s1  (
	.I0(\u_psram_sync/lock_cnt [5]),
	.I1(\u_psram_sync/n46_6 ),
	.I2(\u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n45_5 )
);
defparam \u_psram_sync/n45_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n44_s1  (
	.I0(\u_psram_sync/n46_6 ),
	.I1(\u_psram_sync/n44_6 ),
	.I2(\u_psram_sync/lock_cnt [7]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n44_5 )
);
defparam \u_psram_sync/n44_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n42_s1  (
	.I0(\u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_sync/n43_9 ),
	.I2(\u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n42_5 )
);
defparam \u_psram_sync/n42_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n40_s1  (
	.I0(\u_psram_sync/lock_cnt [10]),
	.I1(\u_psram_sync/n41_6 ),
	.I2(\u_psram_sync/lock_cnt [11]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n40_5 )
);
defparam \u_psram_sync/n40_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n37_s1  (
	.I0(\u_psram_sync/lock_cnt [13]),
	.I1(\u_psram_sync/n38_6 ),
	.I2(\u_psram_sync/lock_cnt [14]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n37_5 )
);
defparam \u_psram_sync/n37_s1 .INIT=16'h7800;
LUT4 \u_psram_sync/n36_s1  (
	.I0(\u_psram_sync/lock_cnt [13]),
	.I1(\u_psram_sync/lock_cnt [14]),
	.I2(\u_psram_sync/n51_6 ),
	.I3(\u_psram_sync/n38_6 ),
	.F(\u_psram_sync/n36_5 )
);
defparam \u_psram_sync/n36_s1 .INIT=16'h8000;
LUT4 \u_psram_sync/n86_s1  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_sync/lock_cnt [2]),
	.F(\u_psram_sync/n86_4 )
);
defparam \u_psram_sync/n86_s1 .INIT=16'h0001;
LUT4 \u_psram_sync/n86_s2  (
	.I0(\u_psram_sync/lock_cnt [7]),
	.I1(\u_psram_sync/lock_cnt [8]),
	.I2(\u_psram_sync/lock_cnt [9]),
	.I3(\u_psram_sync/lock_cnt [10]),
	.F(\u_psram_sync/n86_5 )
);
defparam \u_psram_sync/n86_s2 .INIT=16'h0001;
LUT4 \u_psram_sync/n86_s3  (
	.I0(\u_psram_sync/lock_cnt [11]),
	.I1(\u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_sync/lock_cnt [13]),
	.I3(\u_psram_sync/lock_cnt [14]),
	.F(\u_psram_sync/n86_6 )
);
defparam \u_psram_sync/n86_s3 .INIT=16'h0100;
LUT4 \u_psram_sync/n86_s4  (
	.I0(\u_psram_sync/lock_cnt [3]),
	.I1(\u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_sync/lock_cnt [5]),
	.I3(\u_psram_sync/lock_cnt [6]),
	.F(\u_psram_sync/n86_7 )
);
defparam \u_psram_sync/n86_s4 .INIT=16'h0001;
LUT4 \u_psram_sync/n348_s6  (
	.I0(\u_psram_sync/n348_12 ),
	.I1(\u_psram_sync/n348_13 ),
	.I2(\u_psram_sync/n282_25 ),
	.I3(\u_psram_sync/n282_27 ),
	.F(\u_psram_sync/n348_10 )
);
defparam \u_psram_sync/n348_s6 .INIT=16'hE0EE;
LUT3 \u_psram_sync/n348_s7  (
	.I0(ready),
	.I1(\u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_sync/n315_17 ),
	.F(\u_psram_sync/n348_11 )
);
defparam \u_psram_sync/n348_s7 .INIT=8'h40;
LUT3 \u_psram_sync/n359_s7  (
	.I0(\u_psram_sync/n359_13 ),
	.I1(ready),
	.I2(\u_psram_sync/flag [0]),
	.F(\u_psram_sync/n359_11 )
);
defparam \u_psram_sync/n359_s7 .INIT=8'h70;
LUT3 \u_psram_sync/n359_s8  (
	.I0(\u_psram_sync/n326_20 ),
	.I1(uddcntln),
	.I2(\u_psram_sync/n348_12 ),
	.F(\u_psram_sync/n359_12 )
);
defparam \u_psram_sync/n359_s8 .INIT=8'h0D;
LUT4 \u_psram_sync/n282_s15  (
	.I0(cs_memsync[3]),
	.I1(stop),
	.I2(\u_psram_sync/flag [0]),
	.I3(\u_psram_sync/n293_20 ),
	.F(\u_psram_sync/n282_19 )
);
defparam \u_psram_sync/n282_s15 .INIT=16'h1000;
LUT2 \u_psram_sync/n293_s14  (
	.I0(cs_memsync[3]),
	.I1(\u_psram_sync/cs_memsync_0 [5]),
	.F(\u_psram_sync/n293_18 )
);
defparam \u_psram_sync/n293_s14 .INIT=4'h4;
LUT4 \u_psram_sync/n304_s13  (
	.I0(\u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_sync/n293_20 ),
	.I2(\u_psram_sync/n359_13 ),
	.I3(stop),
	.F(\u_psram_sync/n304_17 )
);
defparam \u_psram_sync/n304_s13 .INIT=16'h770F;
LUT4 \u_psram_sync/n315_s13  (
	.I0(\u_psram_sync/flag [0]),
	.I1(uddcntln),
	.I2(\u_psram_sync/n282_20 ),
	.I3(\u_psram_sync/n326_17 ),
	.F(\u_psram_sync/n315_17 )
);
defparam \u_psram_sync/n315_s13 .INIT=16'h8000;
LUT3 \u_psram_sync/n315_s14  (
	.I0(\u_psram_sync/lock_d2 ),
	.I1(\u_psram_sync/n282_27 ),
	.I2(\u_psram_sync/n388_6 ),
	.F(\u_psram_sync/n315_18 )
);
defparam \u_psram_sync/n315_s14 .INIT=8'h80;
LUT3 \u_psram_sync/n326_s13  (
	.I0(\u_psram_sync/count [2]),
	.I1(\u_psram_sync/count [1]),
	.I2(\u_psram_sync/count [0]),
	.F(\u_psram_sync/n326_17 )
);
defparam \u_psram_sync/n326_s13 .INIT=8'h40;
LUT4 \u_psram_sync/n337_s13  (
	.I0(\u_psram_sync/count [2]),
	.I1(\u_psram_sync/flag [0]),
	.I2(\u_psram_sync/n282_22 ),
	.I3(\u_psram_sync/n359_13 ),
	.F(\u_psram_sync/n337_17 )
);
defparam \u_psram_sync/n337_s13 .INIT=16'h8000;
LUT3 \u_psram_sync/n389_s2  (
	.I0(ready),
	.I1(\u_psram_sync/lock_d2 ),
	.I2(\u_psram_sync/n359_13 ),
	.F(\u_psram_sync/n389_6 )
);
defparam \u_psram_sync/n389_s2 .INIT=8'hB0;
LUT4 \u_psram_sync/n388_s2  (
	.I0(\u_psram_sync/count [1]),
	.I1(\u_psram_sync/flag [1]),
	.I2(\u_psram_sync/count [0]),
	.I3(\u_psram_sync/n282_23 ),
	.F(\u_psram_sync/n388_6 )
);
defparam \u_psram_sync/n388_s2 .INIT=16'h1000;
LUT4 \u_psram_sync/n387_s2  (
	.I0(\u_psram_sync/cs_memsync_0 [5]),
	.I1(\u_psram_sync/cs_memsync_0 [2]),
	.I2(\u_psram_sync/count [2]),
	.I3(\u_psram_sync/n282_22 ),
	.F(\u_psram_sync/n387_6 )
);
defparam \u_psram_sync/n387_s2 .INIT=16'hFE0F;
LUT2 \u_psram_sync/n51_s2  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.F(\u_psram_sync/n51_6 )
);
defparam \u_psram_sync/n51_s2 .INIT=4'h4;
LUT2 \u_psram_sync/n49_s2  (
	.I0(\u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_sync/lock_cnt [1]),
	.F(\u_psram_sync/n49_6 )
);
defparam \u_psram_sync/n49_s2 .INIT=4'h8;
LUT4 \u_psram_sync/n47_s2  (
	.I0(\u_psram_sync/lock_cnt [0]),
	.I1(\u_psram_sync/lock_cnt [1]),
	.I2(\u_psram_sync/lock_cnt [2]),
	.I3(\u_psram_sync/lock_cnt [3]),
	.F(\u_psram_sync/n47_6 )
);
defparam \u_psram_sync/n47_s2 .INIT=16'h8000;
LUT2 \u_psram_sync/n46_s2  (
	.I0(\u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_sync/n47_6 ),
	.F(\u_psram_sync/n46_6 )
);
defparam \u_psram_sync/n46_s2 .INIT=4'h8;
LUT2 \u_psram_sync/n44_s2  (
	.I0(\u_psram_sync/lock_cnt [5]),
	.I1(\u_psram_sync/lock_cnt [6]),
	.F(\u_psram_sync/n44_6 )
);
defparam \u_psram_sync/n44_s2 .INIT=4'h8;
LUT4 \u_psram_sync/n41_s2  (
	.I0(\u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_sync/lock_cnt [9]),
	.I2(\u_psram_sync/n46_6 ),
	.I3(\u_psram_sync/n43_7 ),
	.F(\u_psram_sync/n41_6 )
);
defparam \u_psram_sync/n41_s2 .INIT=16'h8000;
LUT4 \u_psram_sync/n39_s2  (
	.I0(\u_psram_sync/lock_cnt [4]),
	.I1(\u_psram_sync/n47_6 ),
	.I2(\u_psram_sync/n43_7 ),
	.I3(\u_psram_sync/n39_7 ),
	.F(\u_psram_sync/n39_6 )
);
defparam \u_psram_sync/n39_s2 .INIT=16'h8000;
LUT2 \u_psram_sync/n38_s2  (
	.I0(\u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_sync/n39_6 ),
	.F(\u_psram_sync/n38_6 )
);
defparam \u_psram_sync/n38_s2 .INIT=4'h8;
LUT4 \u_psram_sync/n348_s8  (
	.I0(cs_memsync[3]),
	.I1(\u_psram_sync/cs_memsync_0 [5]),
	.I2(stop),
	.I3(\u_psram_sync/n282_21 ),
	.F(\u_psram_sync/n348_12 )
);
defparam \u_psram_sync/n348_s8 .INIT=16'h8000;
LUT3 \u_psram_sync/n348_s9  (
	.I0(\u_psram_sync/cs_memsync_0 [2]),
	.I1(uddcntln),
	.I2(\u_psram_sync/n282_20 ),
	.F(\u_psram_sync/n348_13 )
);
defparam \u_psram_sync/n348_s9 .INIT=8'h60;
LUT3 \u_psram_sync/n359_s9  (
	.I0(\u_psram_sync/cs_memsync_0 [2]),
	.I1(uddcntln),
	.I2(\u_psram_sync/n282_20 ),
	.F(\u_psram_sync/n359_13 )
);
defparam \u_psram_sync/n359_s9 .INIT=8'h40;
LUT3 \u_psram_sync/n282_s16  (
	.I0(cs_memsync[3]),
	.I1(\u_psram_sync/cs_memsync_0 [5]),
	.I2(stop),
	.F(\u_psram_sync/n282_20 )
);
defparam \u_psram_sync/n282_s16 .INIT=8'h01;
LUT3 \u_psram_sync/n282_s17  (
	.I0(\u_psram_sync/cs_memsync_0 [2]),
	.I1(ready),
	.I2(uddcntln),
	.F(\u_psram_sync/n282_21 )
);
defparam \u_psram_sync/n282_s17 .INIT=8'h10;
LUT2 \u_psram_sync/n282_s18  (
	.I0(\u_psram_sync/count [0]),
	.I1(\u_psram_sync/count [1]),
	.F(\u_psram_sync/n282_22 )
);
defparam \u_psram_sync/n282_s18 .INIT=4'h8;
LUT2 \u_psram_sync/n282_s19  (
	.I0(\u_psram_sync/flag [0]),
	.I1(\u_psram_sync/count [2]),
	.F(\u_psram_sync/n282_23 )
);
defparam \u_psram_sync/n282_s19 .INIT=4'h4;
LUT3 \u_psram_sync/n43_s3  (
	.I0(\u_psram_sync/lock_cnt [5]),
	.I1(\u_psram_sync/lock_cnt [6]),
	.I2(\u_psram_sync/lock_cnt [7]),
	.F(\u_psram_sync/n43_7 )
);
defparam \u_psram_sync/n43_s3 .INIT=8'h80;
LUT4 \u_psram_sync/n39_s3  (
	.I0(\u_psram_sync/lock_cnt [8]),
	.I1(\u_psram_sync/lock_cnt [9]),
	.I2(\u_psram_sync/lock_cnt [10]),
	.I3(\u_psram_sync/lock_cnt [11]),
	.F(\u_psram_sync/n39_7 )
);
defparam \u_psram_sync/n39_s3 .INIT=16'h8000;
LUT2 \u_psram_sync/ddr_rsti_s0  (
	.I0(cs_memsync[3]),
	.I1(dll_rsti),
	.F(ddr_rsti)
);
defparam \u_psram_sync/ddr_rsti_s0 .INIT=4'hE;
LUT4 \u_psram_sync/n282_s20  (
	.I0(\u_psram_sync/flag [1]),
	.I1(\u_psram_sync/n282_22 ),
	.I2(\u_psram_sync/flag [0]),
	.I3(\u_psram_sync/count [2]),
	.F(\u_psram_sync/n282_25 )
);
defparam \u_psram_sync/n282_s20 .INIT=16'h0800;
LUT4 \u_psram_sync/n49_s3  (
	.I0(\u_psram_sync/lock_cnt [2]),
	.I1(\u_psram_sync/lock_cnt [0]),
	.I2(\u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n49_8 )
);
defparam \u_psram_sync/n49_s3 .INIT=16'h6A00;
LUT4 \u_psram_sync/n293_s15  (
	.I0(\u_psram_sync/cs_memsync_0 [2]),
	.I1(ready),
	.I2(uddcntln),
	.I3(\u_psram_sync/n326_17 ),
	.F(\u_psram_sync/n293_20 )
);
defparam \u_psram_sync/n293_s15 .INIT=16'h1000;
LUT4 \u_psram_sync/n282_s21  (
	.I0(\u_psram_sync/n282_20 ),
	.I1(\u_psram_sync/cs_memsync_0 [2]),
	.I2(ready),
	.I3(uddcntln),
	.F(\u_psram_sync/n282_27 )
);
defparam \u_psram_sync/n282_s21 .INIT=16'h0200;
LUT4 \u_psram_sync/n389_s3  (
	.I0(\u_psram_sync/count [0]),
	.I1(ready),
	.I2(\u_psram_sync/lock_d2 ),
	.I3(\u_psram_sync/n359_13 ),
	.F(\u_psram_sync/n389_8 )
);
defparam \u_psram_sync/n389_s3 .INIT=16'h1055;
LUT4 \u_psram_sync/n38_s3  (
	.I0(\u_psram_sync/lock_cnt [13]),
	.I1(\u_psram_sync/lock_cnt [12]),
	.I2(\u_psram_sync/n39_6 ),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n38_8 )
);
defparam \u_psram_sync/n38_s3 .INIT=16'h6A00;
LUT4 \u_psram_sync/n43_s4  (
	.I0(\u_psram_sync/n46_6 ),
	.I1(\u_psram_sync/lock_cnt [5]),
	.I2(\u_psram_sync/lock_cnt [6]),
	.I3(\u_psram_sync/lock_cnt [7]),
	.F(\u_psram_sync/n43_9 )
);
defparam \u_psram_sync/n43_s4 .INIT=16'h8000;
LUT4 \u_psram_sync/n326_s15  (
	.I0(\u_psram_sync/cs_memsync_0 [2]),
	.I1(cs_memsync[3]),
	.I2(\u_psram_sync/cs_memsync_0 [5]),
	.I3(stop),
	.F(\u_psram_sync/n326_20 )
);
defparam \u_psram_sync/n326_s15 .INIT=16'h0002;
LUT4 \u_psram_sync/n46_s3  (
	.I0(\u_psram_sync/lock_cnt [5]),
	.I1(\u_psram_sync/lock_cnt [4]),
	.I2(\u_psram_sync/n47_6 ),
	.I3(\u_psram_sync/n51_6 ),
	.F(\u_psram_sync/n46_8 )
);
defparam \u_psram_sync/n46_s3 .INIT=16'h6A00;
LUT4 \u_psram_sync/n39_s6  (
	.I0(\u_psram_sync/lock_cnt [12]),
	.I1(\u_psram_sync/n39_6 ),
	.I2(\u_psram_sync/lock_cnt [15]),
	.I3(\u_psram_sync/lock_syn [1]),
	.F(\u_psram_sync/n39_12 )
);
defparam \u_psram_sync/n39_s6 .INIT=16'hA600;
LUT2 \u_psram_sync/lock_cnt_15_s4  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.F(\u_psram_sync/lock_cnt_15_15 )
);
defparam \u_psram_sync/lock_cnt_15_s4 .INIT=4'h7;
LUT4 \u_psram_sync/n41_s5  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [10]),
	.I3(\u_psram_sync/n41_6 ),
	.F(\u_psram_sync/n41_11 )
);
defparam \u_psram_sync/n41_s5 .INIT=16'h84C0;
LUT4 \u_psram_sync/n43_s7  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [8]),
	.I3(\u_psram_sync/n43_9 ),
	.F(\u_psram_sync/n43_14 )
);
defparam \u_psram_sync/n43_s7 .INIT=16'h84C0;
LUT4 \u_psram_sync/n47_s5  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [4]),
	.I3(\u_psram_sync/n47_6 ),
	.F(\u_psram_sync/n47_11 )
);
defparam \u_psram_sync/n47_s5 .INIT=16'h84C0;
LUT4 \u_psram_sync/n50_s4  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [1]),
	.I3(\u_psram_sync/lock_cnt [0]),
	.F(\u_psram_sync/n50_10 )
);
defparam \u_psram_sync/n50_s4 .INIT=16'h84C0;
LUT3 \u_psram_sync/n51_s5  (
	.I0(\u_psram_sync/lock_cnt [15]),
	.I1(\u_psram_sync/lock_syn [1]),
	.I2(\u_psram_sync/lock_cnt [0]),
	.F(\u_psram_sync/n51_11 )
);
defparam \u_psram_sync/n51_s5 .INIT=8'h84;
DFFC \u_psram_sync/lock_syn_0_s0  (
	.D(\u_psram_sync/n13_3 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_syn [0])
);
defparam \u_psram_sync/lock_syn_0_s0 .INIT=1'b0;
DFFCE \u_psram_sync/lock_d2_s0  (
	.D(VCC),
	.CLK(clk),
	.CE(\u_psram_sync/n86_3 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_d2 )
);
defparam \u_psram_sync/lock_d2_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_5_s0  (
	.D(\u_psram_sync/n282_16 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/cs_memsync_0 [5])
);
defparam \u_psram_sync/cs_memsync_5_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_4_s0  (
	.D(\u_psram_sync/n293_16 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(stop)
);
defparam \u_psram_sync/cs_memsync_4_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_3_s0  (
	.D(\u_psram_sync/n304_16 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(cs_memsync[3])
);
defparam \u_psram_sync/cs_memsync_3_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_2_s0  (
	.D(\u_psram_sync/n315_16 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/cs_memsync_0 [2])
);
defparam \u_psram_sync/cs_memsync_2_s0 .INIT=1'b0;
DFFC \u_psram_sync/cs_memsync_0_s0  (
	.D(\u_psram_sync/n337_16 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(ready)
);
defparam \u_psram_sync/cs_memsync_0_s0 .INIT=1'b0;
DFFP \u_psram_sync/dll_rst_s0  (
	.D(GND),
	.CLK(clk),
	.PRESET(n458_6),
	.Q(dll_rsti)
);
defparam \u_psram_sync/dll_rst_s0 .INIT=1'b1;
DFFC \u_psram_sync/flag_1_s0  (
	.D(\u_psram_sync/n348_9 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/flag [1])
);
defparam \u_psram_sync/flag_1_s0 .INIT=1'b0;
DFFC \u_psram_sync/flag_0_s0  (
	.D(\u_psram_sync/n359_10 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/flag [0])
);
defparam \u_psram_sync/flag_0_s0 .INIT=1'b0;
DFFC \u_psram_sync/count_2_s0  (
	.D(\u_psram_sync/n387_5 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/count [2])
);
defparam \u_psram_sync/count_2_s0 .INIT=1'b0;
DFFC \u_psram_sync/count_1_s0  (
	.D(\u_psram_sync/n388_5 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/count [1])
);
defparam \u_psram_sync/count_1_s0 .INIT=1'b0;
DFFC \u_psram_sync/count_0_s0  (
	.D(\u_psram_sync/n389_8 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/count [0])
);
defparam \u_psram_sync/count_0_s0 .INIT=1'b0;
DFFC \u_psram_sync/lock_syn_1_s0  (
	.D(\u_psram_sync/lock_syn [0]),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_syn [1])
);
defparam \u_psram_sync/lock_syn_1_s0 .INIT=1'b0;
DFFP \u_psram_sync/cs_memsync_1_s0  (
	.D(\u_psram_sync/n326_16 ),
	.CLK(clk),
	.PRESET(n458_6),
	.Q(uddcntln)
);
defparam \u_psram_sync/cs_memsync_1_s0 .INIT=1'b1;
DFFCE \u_psram_sync/lock_cnt_15_s1  (
	.D(\u_psram_sync/n36_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [15])
);
defparam \u_psram_sync/lock_cnt_15_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_14_s1  (
	.D(\u_psram_sync/n37_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [14])
);
defparam \u_psram_sync/lock_cnt_14_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_13_s1  (
	.D(\u_psram_sync/n38_8 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [13])
);
defparam \u_psram_sync/lock_cnt_13_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_11_s1  (
	.D(\u_psram_sync/n40_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [11])
);
defparam \u_psram_sync/lock_cnt_11_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_9_s1  (
	.D(\u_psram_sync/n42_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [9])
);
defparam \u_psram_sync/lock_cnt_9_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_7_s1  (
	.D(\u_psram_sync/n44_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [7])
);
defparam \u_psram_sync/lock_cnt_7_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_6_s1  (
	.D(\u_psram_sync/n45_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [6])
);
defparam \u_psram_sync/lock_cnt_6_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_5_s1  (
	.D(\u_psram_sync/n46_8 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [5])
);
defparam \u_psram_sync/lock_cnt_5_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_3_s1  (
	.D(\u_psram_sync/n48_5 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [3])
);
defparam \u_psram_sync/lock_cnt_3_s1 .INIT=1'b0;
DFFCE \u_psram_sync/lock_cnt_2_s1  (
	.D(\u_psram_sync/n49_8 ),
	.CLK(clk),
	.CE(\u_psram_sync/lock_cnt_15_15 ),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [2])
);
defparam \u_psram_sync/lock_cnt_2_s1 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_12_s3  (
	.D(\u_psram_sync/n39_12 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [12])
);
defparam \u_psram_sync/lock_cnt_12_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_10_s3  (
	.D(\u_psram_sync/n41_11 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [10])
);
defparam \u_psram_sync/lock_cnt_10_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_8_s3  (
	.D(\u_psram_sync/n43_14 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [8])
);
defparam \u_psram_sync/lock_cnt_8_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_4_s3  (
	.D(\u_psram_sync/n47_11 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [4])
);
defparam \u_psram_sync/lock_cnt_4_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_1_s3  (
	.D(\u_psram_sync/n50_10 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [1])
);
defparam \u_psram_sync/lock_cnt_1_s3 .INIT=1'b0;
DFFC \u_psram_sync/lock_cnt_0_s3  (
	.D(\u_psram_sync/n51_11 ),
	.CLK(clk),
	.CLEAR(n458_6),
	.Q(\u_psram_sync/lock_cnt [0])
);
defparam \u_psram_sync/lock_cnt_0_s3 .INIT=1'b0;
endmodule
