<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="clu" language="c" vlnv="xilinx.com:hls:clu:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_EN" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_CLU_ADDR" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_PS_DDR" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="can_ptr" addressQualifier="1" id="0" port="M_AXI_CLU_ADDR" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="uart_ptr" addressQualifier="1" id="1" port="M_AXI_CLU_ADDR" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="lin_ptr" addressQualifier="1" id="2" port="M_AXI_CLU_ADDR" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="received_can" addressQualifier="0" id="3" port="S_AXI_EN" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="received_uart" addressQualifier="0" id="4" port="S_AXI_EN" size="0x4" offset="0x44" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="received_lin" addressQualifier="0" id="5" port="S_AXI_EN" size="0x4" offset="0x54" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="can_en" addressQualifier="0" id="6" port="S_AXI_EN" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="uart_en" addressQualifier="0" id="7" port="S_AXI_EN" size="0x4" offset="0x6C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="lin_en" addressQualifier="0" id="8" port="S_AXI_EN" size="0x4" offset="0x74" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="can_ddr" addressQualifier="1" id="9" port="M_AXI_PS_DDR" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="uart_ddr" addressQualifier="1" id="10" port="M_AXI_PS_DDR" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="lin_ddr" addressQualifier="1" id="11" port="M_AXI_PS_DDR" size="0x4" offset="0x94" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
