I 000047 55 779           1542167960719 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542167960720 2018.11.14 01:59:20)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 623137626435327467377038326466646664676560)
	(_ent
		(_time 1542167960717)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542167960741 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542167960742 2018.11.14 01:59:20)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 82d1d78cd3d4d39482d6c1d9d6848384d185878483)
	(_ent
		(_time 1542167960739)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542167960755 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542167960756 2018.11.14 01:59:20)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 82d1d78cd3d4d394878d97d8d0848384d185878486)
	(_ent
		(_time 1542167960753)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 3117          1542167960767 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542167960768 2018.11.14 01:59:20)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 91c2c69ec6c69086979583cb9697c297c297949693)
	(_ent
		(_time 1542167960765)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((memtoreg)(memtoreg))
				((memwrite)(memwrite))
				((branch)(branch))
				((alusrc)(alusrc))
				((c)(c))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((aluop)(aluop))
			)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 8643          1542167960780 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1542167960781 2018.11.14 01:59:20)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code a1f2f1f6a1f7f1b7a5f7b1fbf1a6a5a7a9a7a5a7a0)
	(_ent
		(_time 1542167960778)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((we3)(we3))
				((ra1)(ra1))
				((ra2)(ra2))
				((wa3)(wa3))
				((wd3)(wd3))
				((rd1)(rd1))
				((rd2)(rd2))
			)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_implicit)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((c)(c))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(20(d_31_28))(12(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 1156          1542167960795 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542167960796 2018.11.14 01:59:20)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b1e2e1e5e4e6e0a7e4e5a5ebb4b7b4b7e5b7b5b7e5)
	(_ent
		(_time 1542167960793)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1542167960808 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1542167960809 2018.11.14 01:59:20)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code c09392959397c2d7c1c6d29a97c693c696c7c0c7c2)
	(_ent
		(_time 1542167960806)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 6602          1542167960820 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542167960821 2018.11.14 01:59:20)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c0939d95949791d697c6d99ac5c6c5c694c6c9c694)
	(_ent
		(_time 1542167960818)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1520          1542167960835 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542167960836 2018.11.14 01:59:20)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d083d082d1878dc68483c48a84d6d3d684d6d1d6d9)
	(_ent
		(_time 1542167960833)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 4301          1542167960852 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542167960853 2018.11.14 01:59:20)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code efbcefbcb0b9bbf8eebaabb5b7e8efe8ece9bbe9e6)
	(_ent
		(_time 1542167960849)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 891           1542167960859 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542167960860 2018.11.14 01:59:20)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code efbcefbdbcb9b3fcedbaabb4bbe8e7ecede9bbe8ea)
	(_ent
		(_time 1542167960857)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1618          1542167960874 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542167960875 2018.11.14 01:59:20)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code ffada9afaca8ace9fbfae6a5fdf9faf8fdf9faf9f8)
	(_ent
		(_time 1542167960872)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000054 55 1130          1542167960888 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542167960889 2018.11.14 01:59:20)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0e5c59085e595d18060e1d555b090c080f080a0858)
	(_ent
		(_time 1542167960886)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 1258          1542167960901 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542167960902 2018.11.14 01:59:20)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1e4c481942494d084a180b4547191a191d18171819)
	(_ent
		(_time 1542167960899)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542167960913 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542167960914 2018.11.14 01:59:20)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1e4c4819184c48091d495d414d191d184d1d1c191d)
	(_ent
		(_time 1542167960911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000045 55 1878          1542167960926 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542167960927 2018.11.14 01:59:20)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 2e7c7f2a7e787939287c3c747a287b282d2826292a)
	(_ent
		(_time 1542167960924)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((writedata)(writedata))
				((dataadr)(dataadr))
				((memwrite)(memwrite))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000045 55 2908          1542167960939 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542167960940 2018.11.14 01:59:20)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 3d6f6c383f6b692a3b387b666c3a393b6b3a3d3a39)
	(_ent
		(_time 1542167960937)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000047 55 8402          1542167961079 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1542167961080 2018.11.14 01:59:21)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code ca999b9f9a9c9adcce9cda909acdceccc2cccecccb)
	(_ent
		(_time 1542167960777)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_port(_int clk -1 0 49(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 50(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 51(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 69(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 70(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 71(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 72(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 73(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 75(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 78(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 81(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 84(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 86(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 89(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 91(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 61(_arch(_uni))))
		(_sig(_int pcnext 18 0 61(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 62(_arch(_uni))))
		(_sig(_int pcplus4 18 0 62(_arch(_uni))))
		(_sig(_int pcbranch 18 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 64(_arch(_uni))))
		(_sig(_int signimmsh 19 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 65(_arch(_uni))))
		(_sig(_int srcb 20 0 65(_arch(_uni))))
		(_sig(_int result 20 0 65(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1542167961097 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542167961098 2018.11.14 01:59:21)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d98a8f8b868ed8cedfddcb83dedf8adf8adfdcdedb)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 1738          1542167961108 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542167961109 2018.11.14 01:59:21)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e9bbb8bae5bfbefeefbbfbb3bdefbcefeaefe1eeed)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542168216899 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542168216900 2018.11.14 02:03:36)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0e5d0a085e595d18060e1d555b090c080f080a0858)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542168216919 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542168216920 2018.11.14 02:03:36)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 1e4c11191f494f08491807441b181b184a1817184a)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542168216936 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542168216937 2018.11.14 02:03:36)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 2e7d2a2a7e797d382a2b37742c282b292c282b2829)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542168216948 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542168216949 2018.11.14 02:03:36)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3d6e3838606a6e2b693b2866643a393a3e3b343b3a)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542168216960 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542168216961 2018.11.14 02:03:36)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 4d1e484f4a1f1b5a4e1a0e121e4a4e4b1e4e4f4a4e)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542168216972 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542168216973 2018.11.14 02:03:36)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5c0e0e5e0a0a004f5e091807085b545f5e5a085b59)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542168216983 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542168216984 2018.11.14 02:03:36)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5c0e0e5f0e0b014a080f4806085a5f5a085a5d5a55)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542168217002 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542168217003 2018.11.14 02:03:37)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 7c2e7e7d7b2b2d6a29286826797a797a287a787a28)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1542168217020 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1542168217021 2018.11.14 02:03:37)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 8bd98b858adc899c8a8d99d1dc8dd88ddd8c8b8c89)
	(_ent
		(_time 1542167960805)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1542168217034 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542168217035 2018.11.14 02:03:37)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9bc99c949acdca8d9bcfd8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542168217047 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542168217048 2018.11.14 02:03:37)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code abf9acfcaafdfabdaea4bef1f9adaaadf8acaeadaf)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542168217060 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542168217061 2018.11.14 02:03:37)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code abf9acfcfdfcfbbdaefeb9f1fbadafadafadaeaca9)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8513          1542168217074 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1542168217075 2018.11.14 02:03:37)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code bae8b8eeeaeceaacbdbfaae0eabdbebcb2bcbebcbb)
	(_ent
		(_time 1542167960777)
	)
	(_comp
		(registrador_n
			(_object
				(_gen(_int N -2 0 61(_ent((i 8)))))
				(_port(_int clock -1 0 62(_ent (_in))))
				(_port(_int clear -1 0 62(_ent (_in))))
				(_port(_int enable -1 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 63(_array -1((_dto c 1 i 0)))))
				(_port(_int D 21 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1324 0 64(_array -1((_dto c 2 i 0)))))
				(_port(_int Q 22 0 64(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 54(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 55(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 55(_ent (_in))))
				(_port(_int d1 21 0 55(_ent (_in))))
				(_port(_int s -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 57(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 76(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 77(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 78(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 79(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 80(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 86(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 89(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 92(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 94(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 97(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 99(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 68(_arch(_uni))))
		(_sig(_int pcnext 18 0 68(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 69(_arch(_uni))))
		(_sig(_int pcplus4 18 0 69(_arch(_uni))))
		(_sig(_int pcbranch 18 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 71(_arch(_uni))))
		(_sig(_int signimmsh 19 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 72(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 72(_arch(_uni))))
		(_sig(_int srcb 20 0 72(_arch(_uni))))
		(_sig(_int result 20 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1542168217087 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542168217088 2018.11.14 02:03:37)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code ca98cf9fcd9dcbddccced890cdcc99cc99cccfcdc8)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542168217099 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542168217100 2018.11.14 02:03:37)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d98b8b8bd98f8dced88c9d8381ded9dedadf8ddfd0)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542168217105 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542168217106 2018.11.14 02:03:37)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d98adb8b868f8dcedfdc9f8288dedddf8fded9dedd)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542168217111 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542168217112 2018.11.14 02:03:37)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e9baebbae5bfbefeefbbfbb3bdefbcefeaefe1eeed)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542168238438 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542168238439 2018.11.14 02:03:58)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 393c6a3c356e6a2f31392a626c3e3b3f383f3d3f6f)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542168238459 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542168238460 2018.11.14 02:03:58)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 494d114b141e185f1e4f50134c4f4c4f1d4f404f1d)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542168238475 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542168238476 2018.11.14 02:03:58)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 585d0b5b550f0b4e5c5d41025a5e5d5f5a5e5d5e5f)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542168238487 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542168238488 2018.11.14 02:03:58)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 686d3a68693f3b7e3c6e7d33316f6c6f6b6e616e6f)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542168238499 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542168238500 2018.11.14 02:03:58)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 787d2a79232a2e6f7b2f3b272b7f7b7e2b7b7a7f7b)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542168238510 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542168238511 2018.11.14 02:03:58)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 787c7d78752e246b7a2d3c232c7f707b7a7e2c7f7d)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542168238521 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542168238522 2018.11.14 02:03:58)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8783828981d0da91d3d493ddd3818481d38186818e)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542168238534 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542168238535 2018.11.14 02:03:58)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 9793c298c4c0c681c2c383cd92919291c3919391c3)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000053 55 1030          1542168238548 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1542168238549 2018.11.14 02:03:58)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code a7a3f0f0f3f0a5b0a6a1b5fdf0a1f4a1f1a0a7a0a5)
	(_ent
		(_time 1542167960805)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1542168238564 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542168238565 2018.11.14 02:03:58)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6b2e6e2e3e0e7a0b6e2f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542168238579 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542168238580 2018.11.14 02:03:58)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code c6c29693939097d0c3c9d39c94c0c7c095c1c3c0c2)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542168238591 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542168238592 2018.11.14 02:03:58)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code d5d18587d48285c3d080c78f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8511          1542168238604 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1542168238605 2018.11.14 02:03:58)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code e5e1b0b6e1b3b5f3e1b1f5bfb5e2e1e3ede3e1e3e4)
	(_ent
		(_time 1542167960777)
	)
	(_comp
		(registrador_n
			(_object
				(_gen(_int N -2 0 55(_ent((i 8)))))
				(_port(_int clock -1 0 56(_ent (_in))))
				(_port(_int clear -1 0 56(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int D 21 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 58(_array -1((_dto c 2 i 0)))))
				(_port(_int Q 22 0 58(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 70(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 71(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 72(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 73(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 74(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 76(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 80(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 83(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 88(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 91(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 93(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 62(_arch(_uni))))
		(_sig(_int pcnext 18 0 62(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 63(_arch(_uni))))
		(_sig(_int pcplus4 18 0 63(_arch(_uni))))
		(_sig(_int pcbranch 18 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 65(_arch(_uni))))
		(_sig(_int signimmsh 19 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 66(_arch(_uni))))
		(_sig(_int srcb 20 0 66(_arch(_uni))))
		(_sig(_int result 20 0 66(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1542168238617 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542168238618 2018.11.14 02:03:58)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code e5e1b7b6b6b2e4f2e3e1f7bfe2e3b6e3b6e3e0e2e7)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542168238628 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542168238629 2018.11.14 02:03:58)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code f5f1f0a5f9a3a1e2f4a0b1afadf2f5f2f6f3a1f3fc)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542168238634 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542168238635 2018.11.14 02:03:58)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f5f0a0a5a6a3a1e2f3f0b3aea4f2f1f3a3f2f5f2f1)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542168238640 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542168238641 2018.11.14 02:03:58)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 04015202055253130256165e5002510207020c0300)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542168257527 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542168257528 2018.11.14 02:04:17)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code bfbfb9ebece8eca9b7bface4eab8bdb9beb9bbb9e9)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542168257560 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542168257561 2018.11.14 02:04:17)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code dfded28ddd888ec988d9c685dad9dad98bd9d6d98b)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542168257582 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542168257583 2018.11.14 02:04:17)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code fefef8aeaea9ade8fafbe7a4fcf8fbf9fcf8fbf8f9)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542168257600 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542168257601 2018.11.14 02:04:17)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0d0d0b0b505a5e1b590b1856540a090a0e0b040b0a)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542168257616 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542168257617 2018.11.14 02:04:17)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1d1d1b1a1a4f4b0a1e4a5e424e1a1e1b4e1e1f1a1e)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542168257631 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542168257632 2018.11.14 02:04:17)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2d2c7c287c7b713e2f786976792a252e2f2b792a28)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542168257647 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542168257648 2018.11.14 02:04:17)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3c3d6d396e6b612a686f2866683a3f3a683a3d3a35)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542168257662 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542168257663 2018.11.14 02:04:17)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4c4d4d4e4b1b1d5a19185816494a494a184a484a18)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542168257675 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542168257676 2018.11.14 02:04:17)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5c5d585f5c0a0d4a5c081f07085a5d5a0f5b595a5d)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542168257691 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542168257692 2018.11.14 02:04:17)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6b6a6f6b6a3d3a7d6e647e31396d6a6d386c6e6d6f)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542168257706 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542168257707 2018.11.14 02:04:17)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7b7a7f7a2d2c2b6d7e2e69212b7d7f7d7f7d7e7c79)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8511          1542168257721 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1542168257722 2018.11.14 02:04:17)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 9a9b9b95caccca8c9ece8ac0ca9d9e9c929c9e9c9b)
	(_ent
		(_time 1542167960777)
	)
	(_comp
		(registrador_n
			(_object
				(_gen(_int N -2 0 55(_ent((i 8)))))
				(_port(_int clock -1 0 56(_ent (_in))))
				(_port(_int clear -1 0 56(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int D 21 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 58(_array -1((_dto c 2 i 0)))))
				(_port(_int Q 22 0 58(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 70(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 71(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 72(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 73(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 74(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 76(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 80(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 83(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 88(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 91(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 93(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 62(_arch(_uni))))
		(_sig(_int pcnext 18 0 62(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 63(_arch(_uni))))
		(_sig(_int pcplus4 18 0 63(_arch(_uni))))
		(_sig(_int pcbranch 18 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 65(_arch(_uni))))
		(_sig(_int signimmsh 19 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 66(_arch(_uni))))
		(_sig(_int srcb 20 0 66(_arch(_uni))))
		(_sig(_int result 20 0 66(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1542168257736 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542168257737 2018.11.14 02:04:17)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9a9b9c959dcd9b8d9c9e88c09d9cc99cc99c9f9d98)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542168257751 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542168257752 2018.11.14 02:04:17)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code aaabfbfdf2fcfebdabffeef0f2adaaada9acfeaca3)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542168257763 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542168257764 2018.11.14 02:04:17)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b9b9b8ede6efedaebfbcffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542168257774 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542168257775 2018.11.14 02:04:17)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code c9c9c89cc59f9edecf9bdb939dcf9ccfcacfc1cecd)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542168265529 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542168265530 2018.11.14 02:04:25)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0f0109095c585c19070f1c545a080d090e090b0959)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542168265550 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542168265551 2018.11.14 02:04:25)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 1f1012181d484e09481906451a191a194b1916194b)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542168265593 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542168265594 2018.11.14 02:04:25)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 4d434b4f1c1a1e5b494854174f4b484a4f4b484b4a)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542168265627 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542168265628 2018.11.14 02:04:25)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 6d636a6d303a3e7b396b7836346a696a6e6b646b6a)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542168265639 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542168265640 2018.11.14 02:04:25)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 7c727b7d7c2e2a6b7f2b3f232f7b7f7a2f7f7e7b7f)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542168265651 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542168265652 2018.11.14 02:04:25)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7c732c7c2a2a206f7e293827287b747f7e7a287b79)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542168265663 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542168265664 2018.11.14 02:04:25)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8c83dc82dedbd19ad8df98d6d88a8f8ad88a8d8a85)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542168265676 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542168265677 2018.11.14 02:04:25)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 9c939c939bcbcd8ac9c888c6999a999ac89a989ac8)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542168265688 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542168265689 2018.11.14 02:04:25)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code aba4aefcaafdfabdabffe8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542168265703 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542168265704 2018.11.14 02:04:25)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code bbb4beefbaedeaadbeb4aee1e9bdbabde8bcbebdbf)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542168265730 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542168265731 2018.11.14 02:04:25)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code cac5cf9f9f9d9adccf9fd8909acccecccecccfcdc8)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8511          1542168265763 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1542168265764 2018.11.14 02:04:25)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code f9f6f9a9f1afa9effdade9a3a9fefdfff1fffdfff8)
	(_ent
		(_time 1542167960777)
	)
	(_comp
		(registrador_n
			(_object
				(_gen(_int N -2 0 55(_ent((i 8)))))
				(_port(_int clock -1 0 56(_ent (_in))))
				(_port(_int clear -1 0 56(_ent (_in))))
				(_port(_int enable -1 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 57(_array -1((_dto c 1 i 0)))))
				(_port(_int D 21 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 58(_array -1((_dto c 2 i 0)))))
				(_port(_int Q 22 0 58(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 34(_ent (_in))))
				(_port(_int b 11 0 34(_ent (_in))))
				(_port(_int y 12 0 35(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 39(_ent (_in))))
				(_port(_int y 14 0 40(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int we3 -1 0 27(_ent (_in))))
				(_port(_int ra1 8 0 28(_ent (_in))))
				(_port(_int ra2 8 0 28(_ent (_in))))
				(_port(_int wa3 8 0 28(_ent (_in))))
				(_port(_int wd3 9 0 29(_ent (_in))))
				(_port(_int rd1 10 0 30(_ent (_out))))
				(_port(_int rd2 10 0 30(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 43(_ent (_in))))
				(_port(_int c -1 0 44(_ent (_in))))
				(_port(_int y 16 0 45(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 70(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst pcadd1 0 71(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 72(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 73(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 74(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 76(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 80(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 83(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 88(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 91(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 93(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 61(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 64(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 62(_arch(_uni))))
		(_sig(_int pcnext 18 0 62(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 63(_arch(_uni))))
		(_sig(_int pcplus4 18 0 63(_arch(_uni))))
		(_sig(_int pcbranch 18 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 65(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 65(_arch(_uni))))
		(_sig(_int signimmsh 19 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 66(_arch(_uni))))
		(_sig(_int srcb 20 0 66(_arch(_uni))))
		(_sig(_int result 20 0 66(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(17))(_sens(12(d_25_0))(20(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2877          1542168265776 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542168265777 2018.11.14 02:04:25)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code f9f6fea9a6aef8eefffdeba3feffaaffaafffcfefb)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542168265787 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542168265788 2018.11.14 02:04:25)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 0906580f095f5d1e085c4d53510e090e0a0f5d0f00)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542168265793 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542168265794 2018.11.14 02:04:25)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 1917181e464f4d0e1f1c5f42481e1d1f4f1e191e1d)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542168265799 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542168265800 2018.11.14 02:04:25)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 1917181e154f4e0e1f4b0b434d1f4c1f1a1f111e1d)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542169857080 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542169857081 2018.11.14 02:30:57)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0a595c0c5e5d591c020a19515f0d080c0b0c0e0c5c)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542169857106 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542169857107 2018.11.14 02:30:57)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 194b441e444e480f4e1f00431c1f1c1f4d1f101f4d)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542169857152 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542169857153 2018.11.14 02:30:57)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 481b1e4a451f1b5e4c4d51124a4e4d4f4a4e4d4e4f)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542169857164 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542169857165 2018.11.14 02:30:57)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 580b0f5b590f0b4e0c5e4d03015f5c5f5b5e515e5f)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542169857176 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542169857177 2018.11.14 02:30:57)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 683b3f68333a3e7f6b3f2b373b6f6b6e3b6b6a6f6b)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542169857187 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542169857188 2018.11.14 02:30:57)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 683a6869653e347b6a3d2c333c6f606b6a6e3c6f6d)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542169857199 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542169857200 2018.11.14 02:30:57)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 7725777671202a612324632d23717471237176717e)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542169857212 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542169857213 2018.11.14 02:30:57)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 87d5d789d4d0d691d2d393dd82818281d3818381d3)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542169857225 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542169857226 2018.11.14 02:30:57)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 96c4c399c3c0c78096c2d5cdc2909790c591939097)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542169857239 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542169857240 2018.11.14 02:30:57)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a6f4f3f1f3f0f7b0a3a9b3fcf4a0a7a0f5a1a3a0a2)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542169857252 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542169857253 2018.11.14 02:30:57)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b6e4e3e2b4e1e6a0b3e3a4ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542169857268 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542169857269 2018.11.14 02:30:57)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c59792909692c4d2c3c1d79fc2c396c396c3c0c2c7)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542169857281 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542169857282 2018.11.14 02:30:57)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d587d587d98381c2d480918f8dd2d5d2d6d381d3dc)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542169857288 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542169857289 2018.11.14 02:30:57)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d5868587868381c2d3d0938e84d2d1d383d2d5d2d1)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542169857294 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542169857295 2018.11.14 02:30:57)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d5868587d58382c2d387c78f81d380d3d6d3ddd2d1)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542169865995 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542169865996 2018.11.14 02:31:05)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code e4b5b0b7e5b3b7f2ece4f7bfb1e3e6e2e5e2e0e2b2)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542169866015 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542169866016 2018.11.14 02:31:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f3a3aca3a4a4a2e5a4f5eaa9f6f5f6f5a7f5faf5a7)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542169866032 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542169866033 2018.11.14 02:31:06)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 030401050554501507061a59010506040105060504)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542169866044 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542169866045 2018.11.14 02:31:06)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1314101419444005471506484a14171410151a1514)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542169866056 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542169866057 2018.11.14 02:31:06)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 22252126737074352175617d712521247121202521)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542169866067 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542169866068 2018.11.14 02:31:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2224762725747e312077667976252a212024762527)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542169866078 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542169866079 2018.11.14 02:31:06)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3234663731656f246661266866343134663433343b)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542169866092 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542169866093 2018.11.14 02:31:06)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 41474543141610571415551b444744471547454715)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542169866106 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542169866107 2018.11.14 02:31:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 51575052030700475105120a055750570256545750)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542169866122 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542169866123 2018.11.14 02:31:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6167606133373077646e743b336760673266646765)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542169866137 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542169866138 2018.11.14 02:31:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 70767171742720667525622a207674767476757772)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542169866153 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542169866154 2018.11.14 02:31:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8086838ed6d78197868492da8786d386d386858782)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542169866166 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542169866167 2018.11.14 02:31:06)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9096c49f99c6c48791c5d4cac89790979396c49699)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542169866172 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542169866173 2018.11.14 02:31:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9097949fc6c6c4879695d6cbc1979496c697909794)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542169866178 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542169866179 2018.11.14 02:31:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9097949f95c6c78796c282cac496c5969396989794)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542169905684 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542169905685 2018.11.14 02:31:45)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code dcd28f8e8a8b8fcad4dccf8789dbdedadddad8da8a)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542169905705 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542169905706 2018.11.14 02:31:45)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code fbf4a3abfdacaaedacfde2a1fefdfefdaffdf2fdaf)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542169905771 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542169905772 2018.11.14 02:31:45)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 3937693c356e6a2f3d3c20633b3f3c3e3b3f3c3f3e)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542169905815 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542169905816 2018.11.14 02:31:45)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 68663968693f3b7e3c6e7d33316f6c6f6b6e616e6f)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542169905829 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542169905830 2018.11.14 02:31:45)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 78762979232a2e6f7b2f3b272b7f7b7e2b7b7a7f7b)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542169905842 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542169905843 2018.11.14 02:31:45)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 78777e78752e246b7a2d3c232c7f707b7a7e2c7f7d)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542169905854 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542169905855 2018.11.14 02:31:45)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8788818981d0da91d3d493ddd3818481d38186818e)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542169905866 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542169905867 2018.11.14 02:31:45)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 9798c198c4c0c681c2c383cd92919291c3919391c3)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542169905879 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542169905880 2018.11.14 02:31:45)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code a7a8f4f0f3f1f6b1a7f3e4fcf3a1a6a1f4a0a2a1a6)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542169905892 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542169905893 2018.11.14 02:31:45)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code b6b9e5e2e3e0e7a0b3b9a3ece4b0b7b0e5b1b3b0b2)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542169905904 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542169905905 2018.11.14 02:31:45)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b6b9e5e2b4e1e6a0b3e3a4ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542169905920 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542169905921 2018.11.14 02:31:45)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c6c997939691c7d1c0c2d49cc1c095c095c0c3c1c4)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542169905932 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542169905933 2018.11.14 02:31:45)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d6d9d084d98082c1d783928c8ed1d6d1d5d082d0df)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542169905938 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542169905939 2018.11.14 02:31:45)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e5ebb3b6b6b3b1f2e3e0a3beb4e2e1e3b3e2e5e2e1)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542169905944 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542169905945 2018.11.14 02:31:45)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e5ebb3b6e5b3b2f2e3b7f7bfb1e3b0e3e6e3ede2e1)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542169920645 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542169920646 2018.11.14 02:32:00)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 54075357550307425c54470f015356525552505202)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542169920665 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542169920666 2018.11.14 02:32:00)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 643668643433357233627d3e6162616230626d6230)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542169920722 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542169920723 2018.11.14 02:32:00)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code a2f1a5f5a5f5f1b4a6a7bbf8a0a4a7a5a0a4a7a4a5)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542169920747 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542169920748 2018.11.14 02:32:00)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code c291c497c99591d496c4d7999bc5c6c5c1c4cbc4c5)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542169920778 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542169920779 2018.11.14 02:32:00)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code e1b2e7b2b3b3b7f6e2b6a2beb2e6e2e7b2e2e3e6e2)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542169920796 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542169920797 2018.11.14 02:32:00)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f1a3a0a0f5a7ade2f3a4b5aaa5f6f9f2f3f7a5f6f4)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542169920808 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542169920809 2018.11.14 02:32:00)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0052520601575d165453145a540603065406010609)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542169920821 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542169920822 2018.11.14 02:32:00)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 00520206545751165554145a050605065406040654)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542169920833 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542169920834 2018.11.14 02:32:00)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 10421717434641061044534b441611164317151611)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542169920846 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542169920847 2018.11.14 02:32:00)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 1f4d18181a494e091a100a454d191e194c181a191b)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542169920858 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542169920859 2018.11.14 02:32:00)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 2f7d282b7d787f392a7a3d757f292b292b292a282d)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542169920873 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542169920874 2018.11.14 02:32:00)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 3f6d3a3a3f683e28393b2d6538396c396c393a383d)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542169920887 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542169920888 2018.11.14 02:32:00)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 4e1c1c4c12181a594f1b0a1416494e494d481a4847)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542169920894 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542169920895 2018.11.14 02:32:00)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 4e1d4c4c4d181a59484b08151f494a4818494e494a)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542169920900 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542169920901 2018.11.14 02:32:00)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 5e0d5c5d0e080949580c4c040a580b585d5856595a)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542169923340 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542169923341 2018.11.14 02:32:03)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code e3b0b7b0e5b4b0f5ebe3f0b8b6e4e1e5e2e5e7e5b5)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542169923359 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542169923360 2018.11.14 02:32:03)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f3a1aca3a4a4a2e5a4f5eaa9f6f5f6f5a7f5faf5a7)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542169923409 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542169923410 2018.11.14 02:32:03)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 326030373565612436372b68303437353034373435)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542169923425 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542169923426 2018.11.14 02:32:03)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3260313739656124663427696b35363531343b3435)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542169923436 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542169923437 2018.11.14 02:32:03)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 41134243131317564216021e124642471242434642)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542169923447 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542169923448 2018.11.14 02:32:03)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5102055355070d425304150a055659525357055654)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542169923458 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542169923459 2018.11.14 02:32:03)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 6033346061373d763433743a346663663466616669)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542169923470 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542169923471 2018.11.14 02:32:03)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 60336460343731763534743a656665663466646634)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542169923482 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542169923483 2018.11.14 02:32:03)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70237171232621667024332b247671762377757671)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542169923495 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542169923496 2018.11.14 02:32:03)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 80d3818ed3d6d196858f95dad2868186d387858684)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542169923508 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542169923509 2018.11.14 02:32:03)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8fdc8e81ddd8df998ada9dd5df898b898b898a888d)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542169923524 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542169923525 2018.11.14 02:32:03)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9fcc9c909fc89e88999b8dc59899cc99cc999a989d)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542169923537 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542169923538 2018.11.14 02:32:03)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code affcfbf8f0f9fbb8aefaebf5f7a8afa8aca9fba9a6)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542169923543 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542169923544 2018.11.14 02:32:03)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code affdabf8aff9fbb8a9aae9f4fea8aba9f9a8afa8ab)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542169923549 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542169923550 2018.11.14 02:32:03)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code affdabf8fcf9f8b8a9fdbdf5fba9faa9aca9a7a8ab)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170170468 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170170469 2018.11.14 02:36:10)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 386e3f3d356f6b2e30382b636d3f3a3e393e3c3e6e)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170170488 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170170489 2018.11.14 02:36:10)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 481f444a141f195e1f4e51124d4e4d4e1c4e414e1c)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170170504 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170170505 2018.11.14 02:36:10)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 580e5f5b550f0b4e5c5d41025a5e5d5f5a5e5d5e5f)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170170516 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170170517 2018.11.14 02:36:10)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 67316167693034713361723c3e60636064616e6160)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170170529 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170170530 2018.11.14 02:36:10)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 673161673335317064302438346064613464656064)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170170541 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170170542 2018.11.14 02:36:10)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7720267775212b647522332c23707f747571237072)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170170554 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170170555 2018.11.14 02:36:10)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 87d0d68981d0da91d3d493ddd3818481d38186818e)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170170568 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170170569 2018.11.14 02:36:10)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 96c19799c4c1c780c3c282cc93909390c2909290c2)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170170581 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170170582 2018.11.14 02:36:10)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code a6f1a2f1f3f0f7b0a6f2e5fdf2a0a7a0f5a1a3a0a7)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170170596 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170170597 2018.11.14 02:36:10)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code b5e2b1e1e3e3e4a3b0baa0efe7b3b4b3e6b2b0b3b1)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170170609 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170170610 2018.11.14 02:36:10)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b5e2b1e1b4e2e5a3b0e0a7efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170170626 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170170627 2018.11.14 02:36:10)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d582d3878682d4c2d3d1c78fd2d386d386d3d0d2d7)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170170639 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170170640 2018.11.14 02:36:10)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d5828487d98381c2d480918f8dd2d5d2d6d381d3dc)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170170646 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170170647 2018.11.14 02:36:10)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f4a2f5a4a6a2a0e3f2f1b2afa5f3f0f2a2f3f4f3f0)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170170652 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170170653 2018.11.14 02:36:10)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code f4a2f5a4f5a2a3e3f2a6e6aea0f2a1f2f7f2fcf3f0)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170264826 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170264827 2018.11.14 02:37:44)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code d0d6d782d58783c6d8d0c38b85d7d2d6d1d6d4d686)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170264848 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170264849 2018.11.14 02:37:44)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code dfd8d38ddd888ec988d9c685dad9dad98bd9d6d98b)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170264868 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170264869 2018.11.14 02:37:44)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code efe9e8bcbcb8bcf9ebeaf6b5ede9eae8ede9eae9e8)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170264885 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170264886 2018.11.14 02:37:44)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0e080b0852595d185a081b5557090a090d08070809)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170264901 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170264902 2018.11.14 02:37:44)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1e181b19184c48091d495d414d191d184d1d1c191d)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170264917 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170264918 2018.11.14 02:37:44)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2e297c2b7e78723d2c7b6a757a29262d2c287a292b)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170264932 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170264933 2018.11.14 02:37:44)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3d3a6f38686a602b696e2967693b3e3b693b3c3b34)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170264947 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170264948 2018.11.14 02:37:44)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 3d3a3f383d6a6c2b68692967383b383b693b393b69)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170264961 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170264962 2018.11.14 02:37:44)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4d4a4a4f4a1b1c5b4d190e16194b4c4b1e4a484b4c)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170264976 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170264977 2018.11.14 02:37:44)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 5c5b5b5f5c0a0d4a595349060e5a5d5a0f5b595a58)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170264993 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170264994 2018.11.14 02:37:44)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 6c6b6b6c3b3b3c7a69397e363c6a686a686a696b6e)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170265013 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170265014 2018.11.14 02:37:45)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8b8c8e858fdc8a9c8d8f99d18c8dd88dd88d8e8c89)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170265030 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170265031 2018.11.14 02:37:45)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9b9cc994c0cdcf8c9acedfc1c39c9b9c989dcf9d92)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170265037 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170265038 2018.11.14 02:37:45)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9b9d99949fcdcf8c9d9eddc0ca9c9f9dcd9c9b9c9f)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170265044 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170265045 2018.11.14 02:37:45)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code abada9fcfcfdfcbcadf9b9f1ffadfeada8ada3acaf)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170314917 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170314918 2018.11.14 02:38:34)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 7e2d757f2e292d68767e6d252b797c787f787a7828)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170314937 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170314938 2018.11.14 02:38:34)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 8ddf8d838ddadc9bda8b94d7888b888bd98b848bd9)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170314954 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170314955 2018.11.14 02:38:34)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9dce9692cccace8b999884c79f9b989a9f9b989b9a)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170314966 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170314967 2018.11.14 02:38:34)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code acffa6fbf6fbffbaf8aab9f7f5aba8abafaaa5aaab)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170314977 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170314978 2018.11.14 02:38:34)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code bcefb6e8bceeeaabbfebffe3efbbbfbaefbfbebbbf)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170314988 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170314989 2018.11.14 02:38:34)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code bceee1e9eaeae0afbee9f8e7e8bbb4bfbebae8bbb9)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170314999 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170315000 2018.11.14 02:38:34)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code cc9e91999e9b91da989fd89698cacfca98cacdcac5)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170315015 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170315016 2018.11.14 02:38:35)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code db89d689dd8c8acd8e8fcf81dedddedd8fdddfdd8f)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170315030 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170315031 2018.11.14 02:38:35)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code ebb9e3b8eabdbafdebbfa8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170315046 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170315047 2018.11.14 02:38:35)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code fba9f3abfaadaaedfef4eea1a9fdfafda8fcfefdff)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170315059 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170315060 2018.11.14 02:38:35)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 0a585a0c5f5d5a1c0f5f18505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170315077 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170315078 2018.11.14 02:38:35)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 1a48481d1d4d1b0d1c1e08401d1c491c491c1f1d18)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170315089 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170315090 2018.11.14 02:38:35)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 297b2c2d297f7d3e287c6d73712e292e2a2f7d2f20)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170315095 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170315096 2018.11.14 02:38:35)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 297a7c2d767f7d3e2f2c6f72782e2d2f7f2e292e2d)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170315101 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170315102 2018.11.14 02:38:35)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 297a7c2d257f7e3e2f7b3b737d2f7c2f2a2f212e2d)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170542578 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170542579 2018.11.14 02:42:22)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code c6c4c693c59195d0cec6d59d93c1c4c0c7c0c2c090)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170542597 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170542598 2018.11.14 02:42:22)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e5e6eeb6b4b2b4f3b2e3fcbfe0e3e0e3b1e3ece3b1)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170542613 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170542614 2018.11.14 02:42:22)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code f5f7f5a5f5a2a6e3f1f0ecaff7f3f0f2f7f3f0f3f2)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170542629 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170542630 2018.11.14 02:42:22)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 04060402095357125002115f5d03000307020d0203)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170542642 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170542643 2018.11.14 02:42:22)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 04060402535652130753475b570307025707060307)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170542656 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170542657 2018.11.14 02:42:22)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 14174312154248071641504f40131c171612401311)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170542668 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170542669 2018.11.14 02:42:22)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 24277320217379327077307e70222722702225222d)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170542681 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170542682 2018.11.14 02:42:22)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 333034366464622566672769363536356735373567)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170542693 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170542694 2018.11.14 02:42:22)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 434041411315125543170018174542451044464542)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170542706 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170542707 2018.11.14 02:42:22)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4340414113151255464c5619114542451044464547)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170542718 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170542719 2018.11.14 02:42:22)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 525150515405024457074008025456545654575550)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170542737 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170542738 2018.11.14 02:42:22)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 727172732625736574766028757421742174777570)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170542751 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170542752 2018.11.14 02:42:22)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7271257379242665732736282a757275717426747b)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170542758 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170542759 2018.11.14 02:42:22)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8183868fd6d7d5968784c7dad0868587d786818685)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170542764 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170542765 2018.11.14 02:42:22)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 8183868f85d7d69687d393dbd587d4878287898685)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170568938 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170568939 2018.11.14 02:42:48)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code bde8b6e9eceaeeabb5bdaee6e8babfbbbcbbb9bbeb)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170568958 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170568959 2018.11.14 02:42:48)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code cd99cd98cd9a9cdb9acbd497c8cbc8cb99cbc4cb99)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170569008 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170569009 2018.11.14 02:42:49)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code fca9f7acaaabafeaf8f9e5a6fefaf9fbfefaf9fafb)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170569022 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170569023 2018.11.14 02:42:49)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 0b5e590d505c581d5f0d1e50520c0f0c080d020d0c)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170569035 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170569036 2018.11.14 02:42:49)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 1b4e491c1a494d0c184c5844481c181d4818191c18)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170569047 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170569048 2018.11.14 02:42:49)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2b7f2e2e7c7d7738297e6f707f2c2328292d7f2c2e)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170569059 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170569060 2018.11.14 02:42:49)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3a6e3f3f6a6d672c6e692e606e3c393c6e3c3b3c33)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170569071 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170569072 2018.11.14 02:42:49)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 3a6e6f3f3f6d6b2c6f6e2e603f3c3f3c6e3c3e3c6e)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170569083 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170569084 2018.11.14 02:42:49)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4a1e1a48481c1b5c4a1e09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170569097 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170569098 2018.11.14 02:42:49)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 590d095a030f084f5c564c030b5f585f0a5e5c5f5d)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170569109 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170569110 2018.11.14 02:42:49)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 693d3969643e397f6c3c7b33396f6d6f6d6f6c6e6b)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170569126 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170569127 2018.11.14 02:42:49)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 792d2b78262e786e7f7d6b237e7f2a7f2a7f7c7e7b)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170569138 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170569139 2018.11.14 02:42:49)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 88dc8d8689dedc9f89ddccd2d08f888f8b8edc8e81)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170569145 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170569146 2018.11.14 02:42:49)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 88dddd86d6dedc9f8e8dced3d98f8c8ede8f888f8c)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170569151 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170569152 2018.11.14 02:42:49)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 88dddd8685dedf9f8eda9ad2dc8edd8e8b8e808f8c)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170589424 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170589425 2018.11.14 02:43:09)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code c2c5c997c59591d4cac2d19997c5c0c4c3c4c6c494)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170589444 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170589445 2018.11.14 02:43:09)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code d1d7d183848680c786d7c88bd4d7d4d785d7d8d785)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170589461 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170589462 2018.11.14 02:43:09)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e1e6eab2e5b6b2f7e5e4f8bbe3e7e4e6e3e7e4e7e6)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170589474 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170589475 2018.11.14 02:43:09)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code f0f7faa0f9a7a3e6a4f6e5aba9f7f4f7f3f6f9f6f7)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170589486 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170589487 2018.11.14 02:43:09)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 00075206535256170357435f530703065303020703)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170589497 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170589498 2018.11.14 02:43:09)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1016151615464c031245544b441718131216441715)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170589508 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170589509 2018.11.14 02:43:09)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 1016151711474d064443044a441613164416111619)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170589521 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170589522 2018.11.14 02:43:09)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 1f194a181d484e094a4b0b451a191a194b191b194b)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170589537 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170589538 2018.11.14 02:43:09)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2f297f2b2a797e392f7b6c747b292e297c282a292e)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170589551 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170589552 2018.11.14 02:43:09)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3f396f3a3a696e293a302a656d393e396c383a393b)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170589563 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170589564 2018.11.14 02:43:09)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4e481e4c1f191e584b1b5c141e484a484a484b494c)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170589582 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170589583 2018.11.14 02:43:09)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5e580c5d5d095f49585a4c0459580d580d585b595c)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170589594 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170589595 2018.11.14 02:43:09)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6d6b686d303b397a6c382937356a6d6a6e6b396b64)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170589601 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170589602 2018.11.14 02:43:09)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6d6a386d6f3b397a6b682b363c6a696b3b6a6d6a69)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170589607 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170589608 2018.11.14 02:43:09)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 7d7a287c2c2b2a6a7b2f6f27297b287b7e7b757a79)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170603684 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170603685 2018.11.14 02:43:23)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 7b78787a2c2c286d737b68202e7c797d7a7d7f7d2d)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170603704 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170603705 2018.11.14 02:43:23)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 8b8983858ddcda9ddc8d92d18e8d8e8ddf8d828ddf)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170603721 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170603722 2018.11.14 02:43:23)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9a999995cecdc98c9e9f83c0989c9f9d989c9f9c9d)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170603734 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170603735 2018.11.14 02:43:23)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code aaa9a8fdf2fdf9bcfeacbff1f3adaeada9aca3acad)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170603745 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170603746 2018.11.14 02:43:23)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code bab9b8eeb8e8ecadb9edf9e5e9bdb9bce9b9b8bdb9)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170603756 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170603757 2018.11.14 02:43:23)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code bab8efefeeece6a9b8effee1eebdb2b9b8bceebdbf)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170603768 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170603769 2018.11.14 02:43:23)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code c9cb9c9cc19e94df9d9add939dcfcacf9dcfc8cfc0)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170603781 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170603782 2018.11.14 02:43:23)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d9dbdc8b848e88cf8c8dcd83dcdfdcdf8ddfdddf8d)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170603795 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170603796 2018.11.14 02:43:23)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e9ebe9bab3bfb8ffe9bdaab2bdefe8efbaeeecefe8)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170603810 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170603811 2018.11.14 02:43:23)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code f8faf8a8a3aea9eefdf7eda2aafef9feabfffdfefc)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170603824 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170603825 2018.11.14 02:43:23)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 080a0b0e045f581e0d5d1a52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170603843 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170603844 2018.11.14 02:43:23)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 17151610464016001113054d101144114411121015)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170603856 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170603857 2018.11.14 02:43:23)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 27257123297173302672637d7f202720242173212e)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170603863 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170603864 2018.11.14 02:43:23)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 27242123767173302122617c762023217120272023)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170603869 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170603870 2018.11.14 02:43:23)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 37343132356160203165256d6331623134313f3033)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170625638 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170625639 2018.11.14 02:43:45)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 3c3239396a6b6f2a343c2f67693b3e3a3d3a383a6a)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170625659 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170625660 2018.11.14 02:43:45)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4c43424e4b1b1d5a1b4a5516494a494a184a454a18)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170625676 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170625677 2018.11.14 02:43:45)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 5c52595f0a0b0f4a585945065e5a595b5e5a595a5b)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170625689 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170625690 2018.11.14 02:43:45)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 6b656f6b303c387d3f6d7e30326c6f6c686d626d6c)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170625701 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170625702 2018.11.14 02:43:45)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 6b656f6b6a393d7c683c2834386c686d3868696c68)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170625712 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170625713 2018.11.14 02:43:45)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7b74287b2c2d2768792e3f202f7c7378797d2f7c7e)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170625724 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170625725 2018.11.14 02:43:45)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8a85d984daddd79cded99ed0de8c898cde8c8b8c83)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170625736 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170625737 2018.11.14 02:43:45)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 9a9599959fcdcb8ccfce8ec09f9c9f9cce9c9e9cce)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170625751 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170625752 2018.11.14 02:43:45)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code aaa5acfda8fcfbbcaafee9f1feacabacf9adafacab)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170625764 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170625765 2018.11.14 02:43:45)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code b9b6bfede3efe8afbcb6ace3ebbfb8bfeabebcbfbd)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170625779 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170625780 2018.11.14 02:43:45)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b9b6bfedb4eee9afbcecabe3e9bfbdbfbdbfbcbebb)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170625798 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170625799 2018.11.14 02:43:45)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d9d6dd8b868ed8cedfddcb83dedf8adf8adfdcdedb)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170625810 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170625811 2018.11.14 02:43:45)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code e8e7bbbbe9bebcffe9bdacb2b0efe8efebeebceee1)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170625817 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170625818 2018.11.14 02:43:45)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e8e6ebbbb6bebcffeeedaeb3b9efeceebeefe8efec)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170625823 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170625824 2018.11.14 02:43:45)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e8e6ebbbe5bebfffeebafab2bceebdeeebeee0efec)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170645460 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170645461 2018.11.14 02:44:05)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code a1f3a7f6a5f6f2b7a9a1b2faf4a6a3a7a0a7a5a7f7)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170645482 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170645483 2018.11.14 02:44:05)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c093cd95949791d697c6d99ac5c6c5c694c6c9c694)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170645501 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170645502 2018.11.14 02:44:05)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d082d682d58783c6d4d5c98ad2d6d5d7d2d6d5d6d7)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170645516 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170645517 2018.11.14 02:44:05)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code df8dd88d80888cc98bd9ca8486d8dbd8dcd9d6d9d8)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170645529 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170645530 2018.11.14 02:44:05)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code efbde8bceabdb9f8ecb8acb0bce8ece9bcecede8ec)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170645541 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170645542 2018.11.14 02:44:05)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code ffacafaeaca9a3ecfdaabba4abf8f7fcfdf9abf8fa)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170645552 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170645553 2018.11.14 02:44:05)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code ffacafafa8a8a2e9abaceba5abf9fcf9abf9fef9f6)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170645574 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170645575 2018.11.14 02:44:05)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 1e4d1f191f494f084b4a0a441b181b184a181a184a)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170645591 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170645592 2018.11.14 02:44:05)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2d7e29292a7b7c3b2d796e76792b2c2b7e2a282b2c)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170645606 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170645607 2018.11.14 02:44:05)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3d6e39383a6b6c2b383228676f3b3c3b6e3a383b39)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170645623 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170645624 2018.11.14 02:44:05)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4d1e494f1d1a1d5b48185f171d4b494b494b484a4f)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170645643 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170645644 2018.11.14 02:44:05)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5c0f5a5f590b5d4b5a584e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170645656 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170645657 2018.11.14 02:44:05)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6c3f3d6c363a387b6d392836346b6c6b6f6a386a65)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170645662 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170645663 2018.11.14 02:44:05)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c3e6d6c693a387b6a692a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170645668 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170645669 2018.11.14 02:44:05)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 7c2e7d7d2a2a2b6b7a2e6e26287a297a7f7a747b78)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170735059 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170735060 2018.11.14 02:45:35)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code aaa9aafdfefdf9bca2aab9f1ffada8acabacaeacfc)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170735079 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170735080 2018.11.14 02:45:35)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code bab8b1eebfedebacedbca3e0bfbcbfbceebcb3bcee)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170735096 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170735097 2018.11.14 02:45:35)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c9cac99cc59e9adfcdccd093cbcfcccecbcfcccfce)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170735109 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170735110 2018.11.14 02:45:35)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code d9dad88bd98e8acf8ddfcc8280dedddedadfd0dfde)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170735121 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170735122 2018.11.14 02:45:35)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code e9eae8bab3bbbffeeabeaab6baeeeaefbaeaebeeea)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170735132 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170735133 2018.11.14 02:45:35)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f8faaea9f5aea4ebfaadbca3acfff0fbfafeacfffd)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170735148 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170735149 2018.11.14 02:45:35)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 080a5f0e015f551e5c5b1c525c0e0b0e5c0e090e01)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170735163 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170735164 2018.11.14 02:45:35)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 181a1f1f444f490e4d4c0c421d1e1d1e4c1e1c1e4c)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170735177 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170735178 2018.11.14 02:45:35)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 27252523737176312773647c732126217420222126)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170735190 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170735191 2018.11.14 02:45:35)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 27252523737176312228327d752126217420222123)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170735202 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170735203 2018.11.14 02:45:35)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 37353532346067213262256d673133313331323035)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170735219 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170735220 2018.11.14 02:45:35)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 46444644161147514042541c414015401540434144)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(0(0))(2)(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170735231 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170735232 2018.11.14 02:45:35)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 56540155590002415703120c0e515651555002505f)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170735238 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170735239 2018.11.14 02:45:35)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 56555155060002415053100d075152500051565152)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170735244 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170735245 2018.11.14 02:45:35)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 66656166653031716034743c3260336065606e6162)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170742062 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170742063 2018.11.14 02:45:42)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 02005504055551140a021159570500040304060454)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170742082 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170742083 2018.11.14 02:45:42)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 12114e154445430445140b481714171446141b1446)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170742099 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170742100 2018.11.14 02:45:42)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 21237625257672372524387b232724262327242726)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170742111 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170742112 2018.11.14 02:45:42)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 31336734396662276537246a683635363237383736)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170742124 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170742125 2018.11.14 02:45:42)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 41431743131317564216021e124642471242434642)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170742135 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170742136 2018.11.14 02:45:42)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5053515255060c435205140b045758535256045755)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170742147 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170742148 2018.11.14 02:45:42)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5053515351070d460403440a045653560456515659)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170742160 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170742161 2018.11.14 02:45:42)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 60633160343731763534743a656665663466646634)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170742176 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170742177 2018.11.14 02:45:42)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70732471232621667024332b247671762377757671)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170742196 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170742197 2018.11.14 02:45:42)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7f7c2b7e7a292e697a706a252d797e792c787a797b)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170742211 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170742212 2018.11.14 02:45:42)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8f8cdb81ddd8df998ada9dd5df898b898b898a888d)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170742229 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170742230 2018.11.14 02:45:42)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code aeadf8f9adf9afb9a8aabcf4a9a8fda8fda8aba9ac)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170742242 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170742243 2018.11.14 02:45:42)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code aeadaff9f2f8fab9affbeaf4f6a9aea9ada8faa8a7)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170742249 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170742250 2018.11.14 02:45:42)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bebcefeabde8eaa9b8bbf8e5efb9bab8e8b9beb9ba)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170742255 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170742256 2018.11.14 02:45:42)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bebcefeaeee8e9a9b8ecace4eab8ebb8bdb8b6b9ba)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170768110 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170768111 2018.11.14 02:46:08)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code c195c094c59692d7c9c1d29a94c6c3c7c0c7c5c797)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170768129 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170768130 2018.11.14 02:46:08)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code d184db83848680c786d7c88bd4d7d4d785d7d8d785)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170768145 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170768146 2018.11.14 02:46:08)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e0b4e1b3e5b7b3f6e4e5f9bae2e6e5e7e2e6e5e6e7)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170768157 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170768158 2018.11.14 02:46:08)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code f0a4f0a0f9a7a3e6a4f6e5aba9f7f4f7f3f6f9f6f7)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170768168 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170768169 2018.11.14 02:46:08)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 00540706535256170357435f530703065303020703)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170768179 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170768180 2018.11.14 02:46:08)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 0055500705565c130255445b540708030206540705)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170768190 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170768191 2018.11.14 02:46:08)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0f5a5f09585852195b5c1b555b090c095b090e0906)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170768203 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170768204 2018.11.14 02:46:08)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 1f4a1f181d484e094a4b0b451a191a194b191b194b)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170768220 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170768221 2018.11.14 02:46:08)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 2e7b2b2a28787f382e7a6d757a282f287d292b282f)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170768236 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170768237 2018.11.14 02:46:08)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3e6b3b3b38686f283b312b646c383f386d393b383a)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170768250 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170768251 2018.11.14 02:46:08)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 4e1b4b4c1f191e584b1b5c141e484a484a484b494c)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170768268 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170768269 2018.11.14 02:46:08)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5d085a5e5f0a5c4a5b594f075a5b0e5b0e5b585a5f)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4301          1542170768283 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170768284 2018.11.14 02:46:08)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6d383d6d303b397a6c382937356a6d6a6e6b396b64)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170768290 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170768291 2018.11.14 02:46:08)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6d396d6d6f3b397a6b682b363c6a696b3b6a6d6a69)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170768296 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170768297 2018.11.14 02:46:08)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 7d297d7c2c2b2a6a7b2f6f27297b287b7e7b757a79)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170806340 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170806341 2018.11.14 02:46:46)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0c0e070a5a5b5f1a040c1f57590b0e0a0d0a080a5a)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170806360 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170806361 2018.11.14 02:46:46)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 2b282b2f2d7c7a3d7c2d32712e2d2e2d7f2d222d7f)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170806377 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170806378 2018.11.14 02:46:46)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 3b39303e6c6c682d3f3e2261393d3e3c393d3e3d3c)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170806390 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170806391 2018.11.14 02:46:46)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3b39313e606c682d6f3d2e60623c3f3c383d323d3c)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170806402 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170806403 2018.11.14 02:46:46)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 4a48404848181c5d491d0915194d494c1949484d49)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170806413 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170806414 2018.11.14 02:46:46)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5a5907580e0c0649580f1e010e5d5259585c0e5d5f)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170806424 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170806425 2018.11.14 02:46:46)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 6a69376a3a3d377c3e397e303e6c696c3e6c6b6c63)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170806440 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170806441 2018.11.14 02:46:46)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 797a7478242e286f2c2d6d237c7f7c7f2d7f7d7f2d)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170806455 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170806456 2018.11.14 02:46:46)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 898a8187d3dfd89f89ddcad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170806469 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170806470 2018.11.14 02:46:46)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 989b9097c3cec98e9d978dc2ca9e999ecb9f9d9e9c)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170806483 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170806484 2018.11.14 02:46:46)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 989b909794cfc88e9dcd8ac2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2877          1542170806502 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170806503 2018.11.14 02:46:46)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code b8bbb2ece6efb9afbebcaae2bfbeebbeebbebdbfba)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4684          1542170806515 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170806516 2018.11.14 02:46:46)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code b8bbe5ecb9eeecafb9edfce2e0bfb8bfbbbeecbeb1)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((c)(c))
				((memtoreg)(memtoreg))
				((pcsrc)(pcsrc))
				((alusrc)(alusrc))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((alucontrol)(alucontrol))
				((zero)(zero))
				((pc)(pc))
				((instr)(instr))
				((aluout)(aluout))
				((writedata)(writedata))
				((readdata)(readdata))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170806521 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170806522 2018.11.14 02:46:46)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code c7c5ca92969193d0c1c2819c96c0c3c191c0c7c0c3)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170806527 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170806528 2018.11.14 02:46:46)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code c7c5ca92c59190d0c195d59d93c192c1c4c1cfc0c3)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170844192 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170844193 2018.11.14 02:47:24)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code efbdbebcbcb8bcf9e7effcb4bae8ede9eee9ebe9b9)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170844213 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170844214 2018.11.14 02:47:24)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code ffaca5affda8aee9a8f9e6a5faf9faf9abf9f6f9ab)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170844229 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170844230 2018.11.14 02:47:24)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0e5c58085e595d180a0b17540c080b090c080b0809)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170844241 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170844242 2018.11.14 02:47:24)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1e4c491942494d084a180b4547191a191d18171819)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170844253 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170844254 2018.11.14 02:47:24)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 2e7c792a287c78392d796d717d292d287d2d2c292d)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170844264 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170844265 2018.11.14 02:47:24)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2e7d2e2b7e78723d2c7b6a757a29262d2c287a292b)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170844279 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170844280 2018.11.14 02:47:24)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3d6e3d38686a602b696e2967693b3e3b693b3c3b34)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170844293 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170844294 2018.11.14 02:47:24)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f4d1a1c5b18195917484b484b194b494b19)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170844308 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170844309 2018.11.14 02:47:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5d0e085e5a0b0c4b5d091e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170844323 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170844324 2018.11.14 02:47:24)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6c3f396c6c3a3d7a696379363e6a6d6a3f6b696a68)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170844335 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170844336 2018.11.14 02:47:24)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7c2f297d2b2b2c6a79296e262c7a787a787a797b7e)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170844348 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170844349 2018.11.14 02:47:24)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 8bd8db85d8dddb9d828e9bd1db8c8f8d838d8f8d8a)
	(_ent
		(_time 1542170844345)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2877          1542170844362 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170844363 2018.11.14 02:47:24)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 9bc8cc949fcc9a8c9d9f89c19c9dc89dc89d9e9c99)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4684          1542170844374 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170844375 2018.11.14 02:47:24)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9bc89b94c0cdcf8c9acedfc1c39c9b9c989dcf9d92)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int memtoreg -1 0 26(_ent (_in))))
				(_port(_int pcsrc -1 0 26(_ent (_in))))
				(_port(_int alusrc -1 0 27(_ent (_in))))
				(_port(_int regdst -1 0 27(_ent (_in))))
				(_port(_int regwrite -1 0 28(_ent (_in))))
				(_port(_int jump -1 0 28(_ent (_in))))
				(_port(_int alucontrol 6 0 29(_ent (_in))))
				(_port(_int zero -1 0 30(_ent (_out))))
				(_port(_int pc 7 0 31(_ent (_buffer))))
				(_port(_int instr 8 0 32(_ent (_in))))
				(_port(_int aluout 9 0 33(_ent (_buffer))))
				(_port(_int writedata 9 0 33(_ent (_buffer))))
				(_port(_int readdata 10 0 34(_ent (_in))))
			)
		)
	)
	(_inst cont 0 40(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 43(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((c)(c))
				((memtoreg)(memtoreg))
				((pcsrc)(pcsrc))
				((alusrc)(alusrc))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((alucontrol)(alucontrol))
				((zero)(zero))
				((pc)(pc))
				((instr)(instr))
				((aluout)(aluout))
				((writedata)(writedata))
				((readdata)(readdata))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 36(_arch(_uni))))
		(_sig(_int alusrc -1 0 36(_arch(_uni))))
		(_sig(_int regdst -1 0 36(_arch(_uni))))
		(_sig(_int regwrite -1 0 36(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int pcsrc -1 0 36(_arch(_uni))))
		(_sig(_int s_c -1 0 36(_arch(_uni))))
		(_sig(_int zero -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 38(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 38(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170844380 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170844381 2018.11.14 02:47:24)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code abf9fbfcaffdffbcadaeedf0faacafadfdacabacaf)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170844386 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170844387 2018.11.14 02:47:24)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code abf9fbfcfcfdfcbcadf9b9f1ffadfeada8ada3acaf)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170873796 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170873797 2018.11.14 02:47:53)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 99989b9695ceca8f91998ac2cc9e9b9f989f9d9fcf)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170873817 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170873818 2018.11.14 02:47:53)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code a8a8a1fff4fff9beffaeb1f2adaeadaefcaea1aefc)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170873834 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170873835 2018.11.14 02:47:53)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code b8b9baecb5efebaebcbda1e2babebdbfbabebdbebf)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170873846 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170873847 2018.11.14 02:47:53)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code c7c6c492c99094d193c1d29c9ec0c3c0c4c1cec1c0)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170873858 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170873859 2018.11.14 02:47:53)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code d7d6d485838581c0d480948884d0d4d184d4d5d0d4)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170873870 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170873871 2018.11.14 02:47:53)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code d7d78384d5818bc4d582938c83d0dfd4d5d183d0d2)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170873900 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170873901 2018.11.14 02:47:53)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code f6f6a2a6f1a1abe0a2a5e2aca2f0f5f0a2f0f7f0ff)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170873918 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170873919 2018.11.14 02:47:53)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 06060300545157105352125c030003005200020052)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170873933 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170873934 2018.11.14 02:47:53)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 16161611434047001642554d421017104511131017)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170873948 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170873949 2018.11.14 02:47:53)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2525252173737433202a307f772324237622202321)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170873960 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170873961 2018.11.14 02:47:53)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 35353530346265233060276f653331333133303237)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170873974 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170873975 2018.11.14 02:47:53)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 44444146411214524d41541e144340424c42404245)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2877          1542170873987 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170873988 2018.11.14 02:47:53)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 54545657060355435250460e535207520752515356)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 2908          1542170874003 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170874004 2018.11.14 02:47:54)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 64656164363230736261223f356360623263646360)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170874009 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170874010 2018.11.14 02:47:54)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 64656164653233736236763e3062316267626c6360)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170892830 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170892831 2018.11.14 02:48:12)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f0a6a3a0f5a7a3e6f8f0e3aba5f7f2f6f1f6f4f6a6)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170892851 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170892852 2018.11.14 02:48:12)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code ffa8a7affda8aee9a8f9e6a5faf9faf9abf9f6f9ab)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170892867 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170892868 2018.11.14 02:48:12)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0f595f095c585c190b0a16550d090a080d090a0908)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170892879 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170892880 2018.11.14 02:48:12)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1f494e1840484c094b190a4446181b181c19161918)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170892891 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170892892 2018.11.14 02:48:12)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 2e787f2a287c78392d796d717d292d287d2d2c292d)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170892902 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170892903 2018.11.14 02:48:12)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2e79282b7e78723d2c7b6a757a29262d2c287a292b)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170892914 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170892915 2018.11.14 02:48:12)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3e69383b6a6963286a6d2a646a383d386a383f3837)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170892928 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170892929 2018.11.14 02:48:12)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4e19184c4f191f581b1a5a144b484b481a484a481a)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170892941 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170892942 2018.11.14 02:48:12)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5d0a0e5e5a0b0c4b5d091e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170892956 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170892957 2018.11.14 02:48:12)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6d3a3e6d6a3b3c7b686278373f6b6c6b3e6a686b69)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170892968 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170892969 2018.11.14 02:48:12)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7c2b2f7d2b2b2c6a79296e262c7a787a787a797b7e)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170892981 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170892982 2018.11.14 02:48:12)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 8cdbda82dedadc9a85899cd6dc8b888a848a888a8d)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2877          1542170892994 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170892995 2018.11.14 02:48:12)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8cdbdd8289db8d9b8a889ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 2908          1542170893013 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170893014 2018.11.14 02:48:13)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9ccaca9399cac88b9a99dac7cd9b989aca9b9c9b98)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170893019 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170893020 2018.11.14 02:48:13)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code abfdfdfcfcfdfcbcadf9b9f1ffadfeada8ada3acaf)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170903220 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170903221 2018.11.14 02:48:23)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 86d5878885d1d5908e8695ddd381848087808280d0)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170903240 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170903241 2018.11.14 02:48:23)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 96c49c99c4c1c780c1908fcc93909390c2909f90c2)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170903256 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170903257 2018.11.14 02:48:23)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code a6f5a7f1a5f1f5b0a2a3bffca4a0a3a1a4a0a3a0a1)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170903268 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170903269 2018.11.14 02:48:23)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code b5e6b5e1b9e2e6a3e1b3a0eeecb2b1b2b6b3bcb3b2)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170903279 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170903280 2018.11.14 02:48:23)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code c596c590939793d2c692869a96c2c6c396c6c7c2c6)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170903290 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170903291 2018.11.14 02:48:23)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code c5979291c59399d6c790819e91c2cdc6c7c391c2c0)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170903302 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170903303 2018.11.14 02:48:23)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d5878287d18288c38186c18f81d3d6d381d3d4d3dc)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170903316 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170903317 2018.11.14 02:48:23)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code e4b6e3b7b4b3b5f2b1b0f0bee1e2e1e2b0e2e0e2b0)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170903333 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170903334 2018.11.14 02:48:23)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code f4a6f6a4a3a2a5e2f4a0b7afa0f2f5f2a7f3f1f2f5)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170903351 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170903352 2018.11.14 02:48:23)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 0351060553555215060c1659510502055004060507)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170903365 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170903366 2018.11.14 02:48:23)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 134116141444430516460149431517151715161411)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170903378 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170903379 2018.11.14 02:48:23)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 23712327217573352a263379732427252b25272522)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2877          1542170903391 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170903392 2018.11.14 02:48:23)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 326035376665332534362068353461346134373530)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 2908          1542170903406 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170903407 2018.11.14 02:48:23)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 421142401614165544470419134546441445424546)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170903412 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170903413 2018.11.14 02:48:23)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 4211424045141555441050181644174441444a4546)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170921051 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170921052 2018.11.14 02:48:41)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 2b2d202f7c7c783d232b38707e2c292d2a2d2f2d7d)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170921072 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170921073 2018.11.14 02:48:41)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4a4d4a484f1d1b5c1d4c53104f4c4f4c1e4c434c1e)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170921088 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170921089 2018.11.14 02:48:41)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 595f525a550e0a4f5d5c40035b5f5c5e5b5f5c5f5e)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170921100 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170921101 2018.11.14 02:48:41)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 595f535a590e0a4f0d5f4c02005e5d5e5a5f505f5e)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170921112 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170921113 2018.11.14 02:48:41)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 696f6369333b3f7e6a3e2a363a6e6a6f3a6a6b6e6a)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170921124 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170921125 2018.11.14 02:48:41)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 797e2479752f256a7b2c3d222d7e717a7b7f2d7e7c)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170921135 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170921136 2018.11.14 02:48:41)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 888fd58681dfd59edcdb9cd2dc8e8b8edc8e898e81)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170921149 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170921150 2018.11.14 02:48:41)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 888f8586d4dfd99edddc9cd28d8e8d8edc8e8c8edc)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170921163 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170921164 2018.11.14 02:48:41)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 989f9097c3cec98e98ccdbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170921177 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170921178 2018.11.14 02:48:41)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code a8afa0fff3fef9beada7bdf2faaea9aefbafadaeac)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170921189 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170921190 2018.11.14 02:48:41)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code b7b0bfe3b4e0e7a1b2e2a5ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170921202 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170921203 2018.11.14 02:48:41)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code c7c0ca92c19197d1cec2d79d97c0c3c1cfc1c3c1c6)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2877          1542170921216 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170921217 2018.11.14 02:48:41)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code d6d1dc848681d7c1d0d2c48cd1d085d085d0d3d1d4)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 2908          1542170921231 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170921232 2018.11.14 02:48:41)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code e6e0ebb5b6b0b2f1e0e3a0bdb7e1e2e0b0e1e6e1e2)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170921237 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170921238 2018.11.14 02:48:41)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code e6e0ebb5e5b0b1f1e0b4f4bcb2e0b3e0e5e0eee1e2)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170947772 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170947773 2018.11.14 02:49:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 89868a8785deda9f81899ad2dc8e8b8f888f8d8fdf)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170947793 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170947794 2018.11.14 02:49:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 99979196c4cec88fce9f80c39c9f9c9fcd9f909fcd)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170947810 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170947811 2018.11.14 02:49:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code a9a6aafea5fefabfadacb0f3abafacaeabafacafae)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170947823 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170947824 2018.11.14 02:49:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code b8b7baecb9efebaeecbeade3e1bfbcbfbbbeb1bebf)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170947835 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170947836 2018.11.14 02:49:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code c8c7ca9d939a9edfcb9f8b979bcfcbce9bcbcacfcb)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170947849 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170947850 2018.11.14 02:49:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code d7d98284d5818bc4d582938c83d0dfd4d5d183d0d2)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170947863 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170947864 2018.11.14 02:49:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code e7e9b2b4e1b0baf1b3b4f3bdb3e1e4e1b3e1e6e1ee)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170947877 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170947878 2018.11.14 02:49:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code f7f9f2a7a4a0a6e1a2a3e3adf2f1f2f1a3f1f3f1a3)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170947892 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170947893 2018.11.14 02:49:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 06080500535057100652455d520007005501030007)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170947906 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170947907 2018.11.14 02:49:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 16181511434047001319034c441017104511131012)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170947919 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170947920 2018.11.14 02:49:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 16181511144146001343044c461012101210131114)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170947932 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170947933 2018.11.14 02:49:07)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 26282022217076302f23367c762122202e20222027)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2877          1542170947946 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1542170947947 2018.11.14 02:49:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 353b3430666234223331276f323366336633303237)
	(_ent
		(_time 1542167960764)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int c -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 26(_ent (_in))))
				(_port(_int aluop 5 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_out))))
			)
		)
	)
	(_inst md 0 33(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 35(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int c -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 26(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 27(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 30(_arch(_uni))))
		(_sig(_int branch -1 0 31(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(5))(_sens(13)(0(0))(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4450          1542170947958 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170947959 2018.11.14 02:49:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 454b1347491311524412011f1d424542464311434c)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((funct)(funct))
				((memtoreg)(memtoreg))
				((memwrite)(memwrite))
				((branch)(branch))
				((alusrc)(alusrc))
				((c)(c))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((alucontrol)(alucontrol))
			)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 34(_arch(_uni))))
		(_sig(_int alusrc -1 0 34(_arch(_uni))))
		(_sig(_int regdst -1 0 34(_arch(_uni))))
		(_sig(_int regwrite -1 0 34(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int s_c -1 0 34(_arch(_uni))))
		(_sig(_int zero -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170947965 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170947966 2018.11.14 02:49:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 454a4347161311524340031e144241431342454241)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170947971 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170947972 2018.11.14 02:49:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 545b5257550203435206460e0052015257525c5350)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542170990390 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542170990391 2018.11.14 02:49:50)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0a0f000c5e5d591c020a19515f0d080c0b0c0e0c5c)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542170990411 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542170990412 2018.11.14 02:49:50)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 1a1e1b1d1f4d4b0c4d1c03401f1c1f1c4e1c131c4e)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542170990427 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542170990428 2018.11.14 02:49:50)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 2a2f202e7e7d793c2e2f3370282c2f2d282c2f2c2d)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542170990439 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542170990440 2018.11.14 02:49:50)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 393c323c396e6a2f6d3f2c62603e3d3e3a3f303f3e)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542170990450 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542170990451 2018.11.14 02:49:50)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 393c323c636b6f2e3a6e7a666a3e3a3f6a3a3b3e3a)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542170990464 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542170990465 2018.11.14 02:49:50)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 494d154a451f155a4b1c0d121d4e414a4b4f1d4e4c)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542170990475 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542170990476 2018.11.14 02:49:50)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 585c045b510f054e0c0b4c020c5e5b5e0c5e595e51)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542170990487 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542170990488 2018.11.14 02:49:50)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 686c6468343f397e3d3c7c326d6e6d6e3c6e6c6e3c)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542170990501 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542170990502 2018.11.14 02:49:50)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 787c7179232e296e782c3b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542170990516 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542170990517 2018.11.14 02:49:50)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 87838e89d3d1d691828892ddd5818681d480828183)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542170990530 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542170990531 2018.11.14 02:49:50)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 87838e8984d0d79182d295ddd78183818381828085)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542170990544 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542170990545 2018.11.14 02:49:50)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 97939b9891c1c7819e9287cdc79093919f91939196)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 4181          1542170990563 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542170990564 2018.11.14 02:49:50)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code b6b2eae2b9e0e2a1b7e1f2eceeb1b6b1b5b0e2b0bf)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 34(_arch(_uni))))
		(_sig(_int alusrc -1 0 34(_arch(_uni))))
		(_sig(_int regdst -1 0 34(_arch(_uni))))
		(_sig(_int regwrite -1 0 34(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int s_c -1 0 34(_arch(_uni))))
		(_sig(_int zero -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542170990570 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542170990571 2018.11.14 02:49:50)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b6b3bae2e6e0e2a1b0b3f0ede7b1b2b0e0b1b6b1b2)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542170990576 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542170990577 2018.11.14 02:49:50)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code b6b3bae2b5e0e1a1b0e4a4ece2b0e3b0b5b0beb1b2)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171007108 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171007109 2018.11.14 02:50:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 4948424b451e1a5f41495a121c4e4b4f484f4d4f1f)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171007127 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171007128 2018.11.14 02:50:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 69696969343e387f3e6f70336c6f6c6f3d6f606f3d)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171007143 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171007144 2018.11.14 02:50:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 78797379752f2b6e7c7d61227a7e7d7f7a7e7d7e7f)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171007155 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171007156 2018.11.14 02:50:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 78797279792f2b6e2c7e6d23217f7c7f7b7e717e7f)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171007166 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171007167 2018.11.14 02:50:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 88898286d3dade9f8bdfcbd7db8f8b8edb8b8a8f8b)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171007178 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171007179 2018.11.14 02:50:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9898c59695cec48b9acddcc3cc9f909b9a9ecc9f9d)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1520          1542171007189 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171007190 2018.11.14 02:50:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a7a7faf0a1f0fab1f3f4b3fdf3a1a4a1f3a1a6a1ae)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171007205 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171007206 2018.11.14 02:50:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b7b7bae3e4e0e6a1e2e3a3edb2b1b2b1e3b1b3b1e3)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171007218 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171007219 2018.11.14 02:50:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b7b7bfe3e3e1e6a1b7e3f4ece3b1b6b1e4b0b2b1b6)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171007234 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171007235 2018.11.14 02:50:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code c6c6ce93939097d0c3c9d39c94c0c7c095c1c3c0c2)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171007250 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171007251 2018.11.14 02:50:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e6e6eeb5e4b1b6f0e3b3f4bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542171007264 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542171007265 2018.11.14 02:50:07)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code e6e6ebb5e1b0b6f0efe3f6bcb6e1e2e0eee0e2e0e7)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(4)(21)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(11)(23)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(11(d_25_0))(23(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542171007278 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171007279 2018.11.14 02:50:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code f5f5ffa5a6a2f4e2f0a4e7aff2f3a6f3a6f3f0f2f7)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4181          1542171007284 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542171007285 2018.11.14 02:50:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 05050003095351120452415f5d020502060351030c)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 34(_arch(_uni))))
		(_sig(_int alusrc -1 0 34(_arch(_uni))))
		(_sig(_int regdst -1 0 34(_arch(_uni))))
		(_sig(_int regwrite -1 0 34(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int s_c -1 0 34(_arch(_uni))))
		(_sig(_int zero -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171007290 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171007291 2018.11.14 02:50:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 05045003565351120300435e540201035302050201)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171007296 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171007297 2018.11.14 02:50:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 05045003055352120357175f5103500306030d0201)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171074679 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171074680 2018.11.14 02:51:14)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 53535050550400455b534008065451555255575505)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171074699 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171074700 2018.11.14 02:51:14)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 63626b633434327534657a396665666537656a6537)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171074716 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171074717 2018.11.14 02:51:14)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 727271737525216476776b28707477757074777475)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171074729 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171074730 2018.11.14 02:51:14)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8282808c89d5d194d68497d9db85868581848b8485)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171074741 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171074742 2018.11.14 02:51:14)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 9292909dc3c0c48591c5d1cdc1959194c191909591)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171074753 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171074754 2018.11.14 02:51:14)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9293c79c95c4ce8190c7d6c9c6959a919094c69597)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171074769 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171074770 2018.11.14 02:51:14)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a1a0f4f6a1f6fcb7f5f1b5fbf5a7a2a7f5a7a0a7a8)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171074782 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171074783 2018.11.14 02:51:14)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b1b0b4e5e4e6e0a7e4e5a5ebb4b7b4b7e5b7b5b7e5)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171074796 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171074797 2018.11.14 02:51:14)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code c1c0c194939790d7c195829a95c7c0c792c6c4c7c0)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171074810 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171074811 2018.11.14 02:51:14)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code d0d1d082838681c6d5dfc58a82d6d1d683d7d5d6d4)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171074823 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171074824 2018.11.14 02:51:14)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e0e1e0b3e4b7b0f6e5b5f2bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10668         1542171074836 struct
(_unit VHDL(datapath 0 4(struct 0 16))
	(_version vde)
	(_time 1542171074837 2018.11.14 02:51:14)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code efeeeabcb8b9bff9e6eaffb5bfe8ebe9e7e9ebe9ee)
	(_ent
		(_time 1542170844344)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 11 0 33(_ent (_in))))
				(_port(_int b 11 0 33(_ent (_in))))
				(_port(_int y 12 0 34(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 47(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 27 0 48(_ent (_in))))
				(_port(_int d1 27 0 48(_ent (_in))))
				(_port(_int s -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int y 28 0 50(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 54(_ent((i 8)))))
				(_port(_int clock -1 0 55(_ent (_in))))
				(_port(_int clear -1 0 55(_ent (_in))))
				(_port(_int enable -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 56(_array -1((_dto c 5 i 0)))))
				(_port(_int D 27 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 57(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 28 0 57(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 38(_ent (_in))))
				(_port(_int y 14 0 39(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 42(_ent (_in))))
				(_port(_int c -1 0 43(_ent (_in))))
				(_port(_int y 16 0 44(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 18(_ent (_in))))
				(_port(_int b 5 0 18(_ent (_in))))
				(_port(_int alucontrol 6 0 19(_ent (_in))))
				(_port(_int result 7 0 20(_ent (_buffer))))
				(_port(_int zero -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 83(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 86(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 90(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 98(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 105(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 113(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 114(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst rf 0 118(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 121(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 124(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 126(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 129(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 131(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 10(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 12(_ent(_buffer))))
		(_port(_int writedata 3 0 12(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 34(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 61(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 18 0 61(_arch(_uni))))
		(_sig(_int signimmsh 18 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 19 0 62(_arch(_uni))))
		(_sig(_int srcb 19 0 62(_arch(_uni))))
		(_sig(_int result 19 0 62(_arch(_uni))))
		(_sig(_int s_preview -1 0 65(_arch(_uni))))
		(_sig(_int s_recover -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 66(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 20 0 66(_arch(_uni))))
		(_sig(_int pcbranch 20 0 66(_arch(_uni))))
		(_sig(_int pcjump 20 0 66(_arch(_uni))))
		(_sig(_int pcrecover 20 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 67(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 21 0 67(_arch(_uni))))
		(_sig(_int pc_aux2 21 0 67(_arch(_uni))))
		(_sig(_int pcnext 21 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 22 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 71(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 23 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 72(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 24 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 73(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 25 0 73(_arch(_uni))))
		(_sig(_int enablepc -1 0 76(_arch(_uni))))
		(_sig(_int enableif -1 0 76(_arch(_uni))))
		(_sig(_int enableid -1 0 76(_arch(_uni))))
		(_sig(_int flushif -1 0 76(_arch(_uni))))
		(_sig(_int flushid -1 0 76(_arch(_uni))))
		(_sig(_int flushex -1 0 76(_arch(_uni))))
		(_sig(_int zero -1 0 77(_arch(_uni))))
		(_sig(_int s_stall -1 0 80(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 86(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 108(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 26 0 105(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(42))(_sens(21)(4)))))
			(line__105(_arch 1 0 105(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(43))(_sens(23)(11)))))
			(line__112(_arch 2 0 112(_assignment(_trgt(25))(_sens(23(d_31_28))(11(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542171074849 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171074850 2018.11.14 02:51:14)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code fffefdafffa8fee8faaeeda5f8f9acf9acf9faf8fd)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4181          1542171074855 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542171074856 2018.11.14 02:51:14)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code fffeaaafa0a9abe8fea8bba5a7f8fff8fcf9abf9f6)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int c -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int branch -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int pc 7 0 29(_ent (_buffer))))
				(_port(_int instr 8 0 30(_ent (_in))))
				(_port(_int aluout 9 0 31(_ent (_buffer))))
				(_port(_int writedata 9 0 31(_ent (_buffer))))
				(_port(_int readdata 10 0 32(_ent (_in))))
			)
		)
	)
	(_inst cont 0 38(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(s_c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 41(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((c)(s_c))
			((memtoreg)(memtoreg))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 34(_arch(_uni))))
		(_sig(_int alusrc -1 0 34(_arch(_uni))))
		(_sig(_int regdst -1 0 34(_arch(_uni))))
		(_sig(_int regwrite -1 0 34(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int s_c -1 0 34(_arch(_uni))))
		(_sig(_int zero -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171074861 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171074862 2018.11.14 02:51:14)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code fffffaafffa9abe8f9fab9a4aef8fbf9a9f8fff8fb)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171074867 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171074868 2018.11.14 02:51:14)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code fffffaafaca9a8e8f9adeda5abf9aaf9fcf9f7f8fb)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171308828 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171308829 2018.11.14 02:55:08)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f0f7f1a0f5a7a3e6f8f0e3aba5f7f2f6f1f6f4f6a6)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171308848 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171308849 2018.11.14 02:55:08)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code fff9f5affda8aee9a8f9e6a5faf9faf9abf9f6f9ab)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171308865 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171308866 2018.11.14 02:55:08)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 0f0809095c585c190b0a16550d090a080d090a0908)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171308878 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171308879 2018.11.14 02:55:08)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 1f18181840484c094b190a4446181b181c19161918)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171308889 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171308890 2018.11.14 02:55:08)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 2e29292a287c78392d796d717d292d287d2d2c292d)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171308900 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171308901 2018.11.14 02:55:08)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3e386e3a6e68622d3c6b7a656a39363d3c386a393b)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171308911 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171308912 2018.11.14 02:55:08)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3e386e3b6a6963286a6e2a646a383d386a383f3837)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171308924 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171308925 2018.11.14 02:55:08)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4e484e4c4f191f581b1a5a144b484b481a484a481a)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171308939 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171308940 2018.11.14 02:55:08)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5d5b585e5a0b0c4b5d091e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171308954 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171308955 2018.11.14 02:55:08)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6d6b686d6a3b3c7b686278373f6b6c6b3e6a686b69)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171308968 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171308969 2018.11.14 02:55:08)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7c7a797d2b2b2c6a79296e262c7a787a787a797b7e)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171308987 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171308988 2018.11.14 02:55:08)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8c8a8b8289db8d9b89dd9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171308998 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171308999 2018.11.14 02:55:08)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9c9b9c9399cac88b9a99dac7cd9b989aca9b9c9b98)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171309004 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171309005 2018.11.14 02:55:09)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9c9b9c93cacacb8b9ace8ec6c89ac99a9f9a949b98)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171433064 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171433065 2018.11.14 02:57:13)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 3a68313f6e6d692c323a29616f3d383c3b3c3e3c6c)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171433086 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171433087 2018.11.14 02:57:13)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 590a595a040e084f0e5f40035c5f5c5f0d5f505f0d)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171433107 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171433108 2018.11.14 02:57:13)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 693b6269653e3a7f6d6c70336b6f6c6e6b6f6c6f6e)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171433121 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171433122 2018.11.14 02:57:13)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 792b7378792e2a6f2d7f6c22207e7d7e7a7f707f7e)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171433135 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171433136 2018.11.14 02:57:13)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 88da8286d3dade9f8bdfcbd7db8f8b8edb8b8a8f8b)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171433150 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171433151 2018.11.14 02:57:13)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 98cbc59695cec48b9acddcc3cc9f909b9a9ecc9f9d)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171433163 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171433164 2018.11.14 02:57:13)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a8fbf5ffa1fff5befcf8bcf2fcaeabaefcaea9aea1)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171433177 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171433178 2018.11.14 02:57:13)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b7e4bae3e4e0e6a1e2e3a3edb2b1b2b1e3b1b3b1e3)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171433190 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171433191 2018.11.14 02:57:13)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b7e4bfe3e3e1e6a1b7e3f4ece3b1b6b1e4b0b2b1b6)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171433204 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171433205 2018.11.14 02:57:13)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code c794cf92939196d1c2c8d29d95c1c6c194c0c2c1c3)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171433216 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171433217 2018.11.14 02:57:13)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code d685de84d48186c0d383c48c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171433236 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171433237 2018.11.14 02:57:13)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code e6b5ecb5b6b1e7f1e3b7f4bce1e0b5e0b5e0e3e1e4)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171433246 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171433247 2018.11.14 02:57:13)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f6a4fba6a6a0a2e1f0f3b0ada7f1f2f0a0f1f6f1f2)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171433252 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171433253 2018.11.14 02:57:13)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code f6a4fba6f5a0a1e1f0a4e4aca2f0a3f0f5f0fef1f2)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171632849 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171632850 2018.11.14 03:00:32)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9fce9890ccc8cc89979f8cc4ca989d999e999b99c9)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171632870 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171632871 2018.11.14 03:00:32)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code bfefb3ebbde8eea9e8b9a6e5bab9bab9ebb9b6b9eb)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171632887 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171632888 2018.11.14 03:00:32)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code ce9fc99b9e999dd8cacbd794ccc8cbc9ccc8cbc8c9)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171632899 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171632900 2018.11.14 03:00:32)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code ce9fc89b92999dd89ac8db9597c9cac9cdc8c7c8c9)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171632910 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171632911 2018.11.14 03:00:32)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code de8fd88cd88c88c9dd899d818dd9ddd88ddddcd9dd)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171632922 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171632923 2018.11.14 03:00:32)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code eebebfbcbeb8b2fdecbbaab5bae9e6edece8bae9eb)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171632937 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171632938 2018.11.14 03:00:32)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code fdadacada8aaa0eba9ade9a7a9fbfefba9fbfcfbf4)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171632953 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171632954 2018.11.14 03:00:32)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 0d5d0f0b0d5a5c1b58591957080b080b590b090b59)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171632967 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171632968 2018.11.14 03:00:32)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1c4c1b1b1c4a4d0a1c485f47481a1d1a4f1b191a1d)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171632981 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171632982 2018.11.14 03:00:32)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2c7c2b282c7a7d3a292339767e2a2d2a7f2b292a28)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171632993 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171632994 2018.11.14 03:00:32)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 2c7c2b287b7b7c3a29793e767c2a282a282a292b2e)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171633011 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171633012 2018.11.14 03:00:33)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4b1b4e494f1c4a5c4e1a59114c4d184d184d4e4c49)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171633022 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171633023 2018.11.14 03:00:33)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 4b1a49494f1d1f5c4d4e0d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171633028 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171633029 2018.11.14 03:00:33)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 5b0a59580c0d0c4c5d0949010f5d0e5d585d535c5f)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171853834 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171853835 2018.11.14 03:04:13)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code d8dade8ad58f8bced0d8cb838ddfdaded9dedcde8e)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171853854 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171853855 2018.11.14 03:04:13)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e7e4eab4b4b0b6f1b0e1febde2e1e2e1b3e1eee1b3)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171853972 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171853973 2018.11.14 03:04:13)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 646663646533377260617d3e666261636662616263)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171853988 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171853989 2018.11.14 03:04:13)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 74767275792327622072612f2d73707377727d7273)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171854002 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171854003 2018.11.14 03:04:14)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8486828ad3d6d29387d3c7dbd7838782d787868387)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171854013 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171854014 2018.11.14 03:04:14)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 9390c29d95c5cf8091c6d7c8c7949b909195c79496)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171854026 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171854027 2018.11.14 03:04:14)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 9390c29c91c4ce85c7c387c9c7959095c79592959a)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171854039 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171854040 2018.11.14 03:04:14)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code a3a0a2f4f4f4f2b5f6f7b7f9a6a5a6a5f7a5a7a5f7)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171854057 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171854070 2018.11.14 03:04:14)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code c2c1c697939493d4c296819996c4c3c491c5c7c4c3)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171854090 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171854091 2018.11.14 03:04:14)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code d2d1d680838483c4d7ddc78880d4d3d481d5d7d4d6)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171854104 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171854105 2018.11.14 03:04:14)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e1e2e5b2e4b6b1f7e4b4f3bbb1e7e5e7e5e7e4e6e3)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171854123 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171854124 2018.11.14 03:04:14)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 01020407565600160450135b060752075207040603)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171854133 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171854134 2018.11.14 03:04:14)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 01030307565755160704475a500605075706010605)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171854139 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171854140 2018.11.14 03:04:14)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 10121217154647071642024a441645161316181714)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171907735 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171907736 2018.11.14 03:05:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 6a6f6f6a3e3d397c626a79313f6d686c6b6c6e6c3c)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171907756 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171907757 2018.11.14 03:05:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 7a7e747b7f2d2b6c2d7c63207f7c7f7c2e7c737c2e)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171907772 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171907773 2018.11.14 03:05:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 898c8c8785deda9f8d8c90d38b8f8c8e8b8f8c8f8e)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171907785 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171907786 2018.11.14 03:05:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 999c9d9699ceca8fcd9f8cc2c09e9d9e9a9f909f9e)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171907797 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171907798 2018.11.14 03:05:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a9acadfef3fbffbeaafeeaf6faaeaaaffaaaabaeaa)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171907808 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171907809 2018.11.14 03:05:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a9adfaffa5fff5baabfcedf2fdaea1aaabaffdaeac)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171907820 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171907821 2018.11.14 03:05:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b8bcebecb1efe5aeece8ace2ecbebbbeecbeb9beb1)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171907834 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171907835 2018.11.14 03:05:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c8cccb9d949f99de9d9cdc92cdcecdce9cceccce9c)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171907848 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171907849 2018.11.14 03:05:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d7d3d185838186c1d783948c83d1d6d184d0d2d1d6)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171907863 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171907864 2018.11.14 03:05:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e7e3e1b4b3b1b6f1e2e8f2bdb5e1e6e1b4e0e2e1e3)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171907875 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171907876 2018.11.14 03:05:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f7f3f1a7f4a0a7e1f2a2e5ada7f1f3f1f3f1f2f0f5)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171907893 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171907894 2018.11.14 03:05:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 06020d00565107110357145c010055005500030104)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171907902 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171907903 2018.11.14 03:05:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 06030a00565052110003405d570102005001060102)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171907908 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171907909 2018.11.14 03:05:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 16131a11154041011044044c4210431015101e1112)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171931417 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171931418 2018.11.14 03:05:31)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f2fdf3a2f5a5a1e4faf2e1a9a7f5f0f4f3f4f6f4a4)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171931438 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171931439 2018.11.14 03:05:31)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 010f0c07545650175607185b040704075507080755)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171931455 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171931456 2018.11.14 03:05:31)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 111e1716154642071514084b131714161317141716)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171931467 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171931468 2018.11.14 03:05:31)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 202f2724297773367426357b792724272326292627)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171931479 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171931480 2018.11.14 03:05:31)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 202f2724737276372377637f732723267323222723)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171931490 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171931491 2018.11.14 03:05:31)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 303e603435666c233265746b643738333236643735)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171931501 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171931502 2018.11.14 03:05:31)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 404e104241171d561410541a144643461446414649)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171931514 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171931515 2018.11.14 03:05:31)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 4f414f4d4d181e591a1b5b154a494a491b494b491b)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171931530 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171931531 2018.11.14 03:05:31)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5f515a5c5a090e495f0b1c040b595e590c585a595e)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171931547 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171931548 2018.11.14 03:05:31)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6f616a6f6a393e796a607a353d696e693c686a696b)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171931560 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171931561 2018.11.14 03:05:31)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 7e707b7f2f292e687b2b6c242e787a787a787b797c)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171931579 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171931580 2018.11.14 03:05:31)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8e8089808dd98f998bdf9cd48988dd88dd888b898c)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171931587 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171931588 2018.11.14 03:05:31)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 8e818e808dd8da99888bc8d5df898a88d8898e898a)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171931593 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171931594 2018.11.14 03:05:31)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 9d929d92cccbca8a9bcf8fc7c99bc89b9e9b959a99)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542171965064 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542171965065 2018.11.14 03:06:05)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 5a5d5f590e0d094c525a49010f5d585c5b5c5e5c0c)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542171965085 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542171965086 2018.11.14 03:06:05)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 6a6c646a6f3d3b7c3d6c73306f6c6f6c3e6c636c3e)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542171965101 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542171965102 2018.11.14 03:06:05)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 797e7c78752e2a6f7d7c60237b7f7c7e7b7f7c7f7e)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542171965116 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542171965117 2018.11.14 03:06:05)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 898e8d8789deda9fdd8f9cd2d08e8d8e8a8f808f8e)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542171965129 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542171965130 2018.11.14 03:06:05)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 999e9d96c3cbcf8e9acedac6ca9e9a9fca9a9b9e9a)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542171965142 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542171965143 2018.11.14 03:06:05)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 999fca9795cfc58a9bccddc2cd9e919a9b9fcd9e9c)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542171965154 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542171965155 2018.11.14 03:06:05)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a8aefbffa1fff5befcf8bcf2fcaeabaefcaea9aea1)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542171965167 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542171965168 2018.11.14 03:06:05)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code b8bebbece4efe9aeedecace2bdbebdbeecbebcbeec)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542171965179 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542171965180 2018.11.14 03:06:05)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code c8cece9d939e99dec89c8b939ccec9ce9bcfcdcec9)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542171965192 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542171965193 2018.11.14 03:06:05)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code d7d1d185838186c1d2d8c28d85d1d6d184d0d2d1d3)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542171965204 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542171965205 2018.11.14 03:06:05)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code d7d1d185d48087c1d282c58d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542171965222 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542171965223 2018.11.14 03:06:05)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code f6f0f2a6a6a1f7e1f3a7e4acf1f0a5f0a5f0f3f1f4)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542171965230 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542171965231 2018.11.14 03:06:05)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f6f1f5a6a6a0a2e1f0f3b0ada7f1f2f0a0f1f6f1f2)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542171965236 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542171965237 2018.11.14 03:06:05)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code f6f1f5a6f5a0a1e1f0a4e4aca2f0a3f0f5f0fef1f2)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542172007162 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542172007163 2018.11.14 03:06:47)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code c89e989dc59f9bdec0c8db939dcfcacec9ceccce9e)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542172007182 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542172007183 2018.11.14 03:06:47)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code e7b0bcb4b4b0b6f1b0e1febde2e1e2e1b3e1eee1b3)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542172007198 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542172007199 2018.11.14 03:06:47)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code f7a1a7a7f5a0a4e1f3f2eeadf5f1f2f0f5f1f2f1f0)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542172007210 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542172007211 2018.11.14 03:06:47)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 06505600095155105200135d5f01020105000f0001)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542172007222 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542172007223 2018.11.14 03:06:47)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 065056005354501105514559550105005505040105)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542172007233 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542172007234 2018.11.14 03:06:47)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1641111015404a051443524d42111e151410421113)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542172007246 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542172007247 2018.11.14 03:06:47)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2671212221717b307276327c72202520722027202f)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542172007260 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542172007261 2018.11.14 03:06:47)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 35626230646264236061216f303330336133313361)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542172007273 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542172007274 2018.11.14 03:06:47)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 45121747131314534511061e114344431642404344)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542172007288 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542172007289 2018.11.14 03:06:47)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 4512174713131453404a501f174344431642404341)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542172007301 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542172007302 2018.11.14 03:06:47)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 55020756540205435000470f055351535153505257)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542172007319 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542172007320 2018.11.14 03:06:47)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 64333464363365736135763e636237623762616366)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542172007328 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542172007329 2018.11.14 03:06:47)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 74222375262220637271322f257370722273747370)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542172007334 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542172007335 2018.11.14 03:06:47)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 74222375752223637226662e2072217277727c7370)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542172031277 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542172031278 2018.11.14 03:07:11)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 05025603055256130d05165e500207030403010353)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542172031296 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542172031297 2018.11.14 03:07:11)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 15134d124442440342130c4f1013101341131c1341)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542172031313 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542172031314 2018.11.14 03:07:11)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 242377202573773220213d7e262221232622212223)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542172031325 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542172031326 2018.11.14 03:07:11)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 34336631396367226032216f6d33303337323d3233)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542172031336 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542172031337 2018.11.14 03:07:11)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 43441141131115544014001c104440451040414440)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542172031347 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542172031348 2018.11.14 03:07:11)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5355565155050f405106170807545b505155075456)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542172031358 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542172031359 2018.11.14 03:07:11)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5355565051040e450703470907555055075552555a)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542172031371 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542172031372 2018.11.14 03:07:11)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 636536633434327536377739666566653765676537)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542172031389 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542172031390 2018.11.14 03:07:11)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 727422732324236472263129267473742175777473)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542172031402 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542172031403 2018.11.14 03:07:11)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 8284d28cd3d4d394878d97d8d0848384d185878486)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542172031415 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542172031416 2018.11.14 03:07:11)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9294c29d94c5c28497c780c8c29496949694979590)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542172031434 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542172031435 2018.11.14 03:07:11)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code a1a7f3f6f6f6a0b6a4f0b3fba6a7f2a7f2a7a4a6a3)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542172031443 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542172031444 2018.11.14 03:07:11)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b1b6e4e5e6e7e5a6b7b4f7eae0b6b5b7e7b6b1b6b5)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542172031449 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542172031450 2018.11.14 03:07:11)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code b1b6e4e5b5e7e6a6b7e3a3ebe5b7e4b7b2b7b9b6b5)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542172081714 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542172081715 2018.11.14 03:08:01)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code fbafacabacaca8edf3fbe8a0aefcf9fdfafdfffdad)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542172081733 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542172081734 2018.11.14 03:08:01)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 0a5f550c0f5d5b1c5d0c13500f0c0f0c5e0c030c5e)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542172081749 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542172081750 2018.11.14 03:08:01)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 1a4e4e1d4e4d490c1e1f0340181c1f1d181c1f1c1d)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542172081761 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542172081762 2018.11.14 03:08:01)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 2a7e7f2e727d793c7e2c3f71732d2e2d292c232c2d)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542172081772 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542172081773 2018.11.14 03:08:01)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 396d6c3c636b6f2e3a6e7a666a3e3a3f6a3a3b3e3a)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542172081783 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542172081784 2018.11.14 03:08:01)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 491c4b4a451f155a4b1c0d121d4e414a4b4f1d4e4c)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542172081794 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542172081795 2018.11.14 03:08:01)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 491c4b4b411e145f1d195d131d4f4a4f1d4f484f40)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542172081808 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542172081809 2018.11.14 03:08:01)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 590c0b5a040e084f0c0d4d035c5f5c5f0d5f5d5f0d)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542172081826 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542172081827 2018.11.14 03:08:01)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 683d3f68333e397e683c2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542172081841 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542172081842 2018.11.14 03:08:01)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 782d2f79232e296e7d776d222a7e797e2b7f7d7e7c)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542172081853 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542172081854 2018.11.14 03:08:01)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 87d2d08984d0d79182d295ddd78183818381828085)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542172081872 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542172081873 2018.11.14 03:08:01)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 97c2c298c6c0968092c685cd9091c491c491929095)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542172081880 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542172081881 2018.11.14 03:08:01)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code a7f3f5f0f6f1f3b0a1a2e1fcf6a0a3a1f1a0a7a0a3)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542172081886 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542172081887 2018.11.14 03:08:01)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code a7f3f5f0a5f1f0b0a1f5b5fdf3a1f2a1a4a1afa0a3)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542172154514 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542172154515 2018.11.14 03:09:14)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 580a085b550f0b4e50584b030d5f5a5e595e5c5e0e)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542172154535 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542172154536 2018.11.14 03:09:14)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 77242c762420266120716e2d7271727123717e7123)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542172154551 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542172154552 2018.11.14 03:09:14)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 87d5d78985d0d49183829edd858182808581828180)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542172154564 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542172154565 2018.11.14 03:09:14)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 96c4c79999c1c580c29083cdcf91929195909f9091)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542172154577 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542172154578 2018.11.14 03:09:14)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 96c4c799c3c4c08195c1d5c9c5919590c595949195)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542172154588 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542172154589 2018.11.14 03:09:14)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a6f5a0f0a5f0fab5a4f3e2fdf2a1aea5a4a0f2a1a3)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542172154601 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542172154602 2018.11.14 03:09:14)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b5e6b3e1b1e2e8a3e1e5a1efe1b3b6b3e1b3b4b3bc)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542172154617 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542172154618 2018.11.14 03:09:14)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c5969390949294d39091d19fc0c3c0c391c3c1c391)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542172154631 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542172154632 2018.11.14 03:09:14)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d5868687838384c3d581968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542172154645 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542172154646 2018.11.14 03:09:14)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e4b7b7b7b3b2b5f2e1ebf1beb6e2e5e2b7e3e1e2e0)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542172154657 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542172154658 2018.11.14 03:09:14)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e4b7b7b7e4b3b4f2e1b1f6beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542172154676 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542172154677 2018.11.14 03:09:14)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 04575402565305130155165e030257025702010306)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542172154688 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542172154689 2018.11.14 03:09:14)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 04565302565250130201425f550300025203040300)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542172154694 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542172154695 2018.11.14 03:09:14)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 1341441415454404154101494715461510151b1417)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542172224099 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542172224100 2018.11.14 03:10:24)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 31606134356662273931226a643633373037353767)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542172224118 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542172224119 2018.11.14 03:10:24)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 41111a43141610571647581b444744471547484715)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542172224134 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542172224135 2018.11.14 03:10:24)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 51000152550602475554480b535754565357545756)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542172224147 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542172224148 2018.11.14 03:10:24)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 60313160693733763466753b396764676366696667)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542172224159 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542172224160 2018.11.14 03:10:24)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 70212171232226677327332f237773762373727773)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542172224171 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542172224172 2018.11.14 03:10:24)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7020767075262c637225342b247778737276247775)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542172224183 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542172224184 2018.11.14 03:10:24)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 80d0868e81d7dd96d4d094dad4868386d486818689)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542172224197 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542172224198 2018.11.14 03:10:24)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 8fdfd9818dd8de99dadb9bd58a898a89db898b89db)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542172224210 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542172224211 2018.11.14 03:10:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9fcfcc909ac9ce899fcbdcc4cb999e99cc989a999e)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542172224225 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542172224226 2018.11.14 03:10:24)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code aefefdf9a8f8ffb8aba1bbf4fca8afa8fda9aba8aa)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542172224237 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542172224238 2018.11.14 03:10:24)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code beeeedeaefe9eea8bbebace4eeb8bab8bab8bbb9bc)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542172224255 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542172224256 2018.11.14 03:10:24)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code ce9e9f9bcd99cfd9cb9fdc94c9c89dc89dc8cbc9cc)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542172224265 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542172224266 2018.11.14 03:10:24)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code ce9f989bcd989ad9c8cb88959fc9cac898c9cec9ca)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542172224271 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542172224272 2018.11.14 03:10:24)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code dd8c8b8f8c8b8acadb8fcf8789db88dbdedbd5dad9)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542172391013 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542172391014 2018.11.14 03:13:11)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 3b343e3e6c6c682d333b28606e3c393d3a3d3f3d6d)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542172391033 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542172391034 2018.11.14 03:13:11)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4b4545494d1c1a5d1c4d52114e4d4e4d1f4d424d1f)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542172391049 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542172391050 2018.11.14 03:13:11)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 5b545e580c0c084d5f5e4201595d5e5c595d5e5d5c)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542172391062 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542172391063 2018.11.14 03:13:11)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 6a656e6a323d397c3e6c7f31336d6e6d696c636c6d)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542172391074 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542172391075 2018.11.14 03:13:11)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 7a757e7b78282c6d792d3925297d797c2979787d79)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542172391086 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542172391087 2018.11.14 03:13:11)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 8987da8685dfd59a8bdccdd2dd8e818a8b8fdd8e8c)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542172391099 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542172391100 2018.11.14 03:13:11)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 9997ca9691cec48fcdc98dc3cd9f9a9fcd9f989f90)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542172391115 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542172391116 2018.11.14 03:13:11)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code a9a7aafef4fef8bffcfdbdf3acafacaffdafadaffd)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542172391129 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542172391130 2018.11.14 03:13:11)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b8b6beece3eee9aeb8ecfbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542172391143 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542172391144 2018.11.14 03:13:11)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code b8b6beece3eee9aebdb7ade2eabeb9beebbfbdbebc)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542172391156 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542172391157 2018.11.14 03:13:11)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code c8c6ce9dc49f98decd9dda9298cecccecccecdcfca)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10882         1542172391171 struct
(_unit VHDL(datapath 0 4(struct 0 24))
	(_version vde)
	(_time 1542172391172 2018.11.14 03:13:11)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code d8d6db8ad18e88ced189c88288dfdcded0dedcded9)
	(_ent
		(_time 1542172391168)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 41(_ent (_in))))
				(_port(_int b 12 0 41(_ent (_in))))
				(_port(_int y 13 0 42(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 55(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 56(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 56(_ent (_in))))
				(_port(_int d1 28 0 56(_ent (_in))))
				(_port(_int s -1 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 58(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 58(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 62(_ent((i 8)))))
				(_port(_int clock -1 0 63(_ent (_in))))
				(_port(_int clear -1 0 63(_ent (_in))))
				(_port(_int enable -1 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 64(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 65(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 65(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 33(_ent (_in))))
				(_port(_int we3 -1 0 34(_ent (_in))))
				(_port(_int ra1 9 0 35(_ent (_in))))
				(_port(_int ra2 9 0 35(_ent (_in))))
				(_port(_int wa3 9 0 35(_ent (_in))))
				(_port(_int wd3 10 0 36(_ent (_in))))
				(_port(_int rd1 11 0 37(_ent (_out))))
				(_port(_int rd2 11 0 37(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 46(_ent (_in))))
				(_port(_int y 15 0 47(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 50(_ent (_in))))
				(_port(_int c -1 0 51(_ent (_in))))
				(_port(_int y 17 0 52(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 26(_ent (_in))))
				(_port(_int b 6 0 26(_ent (_in))))
				(_port(_int alucontrol 7 0 27(_ent (_in))))
				(_port(_int result 8 0 28(_ent (_buffer))))
				(_port(_int zero -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 91(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 94(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 98(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 102(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 106(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 113(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 121(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst immsh 0 128(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 129(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst wrmux 0 134(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 137(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 139(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 142(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 144(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 20(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 20(_ent(_buffer))))
		(_port(_int writedata 4 0 20(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 35(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 69(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 69(_arch(_uni))))
		(_sig(_int signimmsh 19 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 70(_arch(_uni))))
		(_sig(_int srcb 20 0 70(_arch(_uni))))
		(_sig(_int result 20 0 70(_arch(_uni))))
		(_sig(_int s_preview -1 0 73(_arch(_uni))))
		(_sig(_int s_recover -1 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 74(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 74(_arch(_uni))))
		(_sig(_int pcbranch 21 0 74(_arch(_uni))))
		(_sig(_int pcjump 21 0 74(_arch(_uni))))
		(_sig(_int pcrecover 21 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 75(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 75(_arch(_uni))))
		(_sig(_int pcnext 22 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 78(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 79(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 80(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 81(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 81(_arch(_uni))))
		(_sig(_int enablepc -1 0 84(_arch(_uni))))
		(_sig(_int enableif -1 0 84(_arch(_uni))))
		(_sig(_int enableid -1 0 84(_arch(_uni))))
		(_sig(_int flushif -1 0 84(_arch(_uni))))
		(_sig(_int flushid -1 0 84(_arch(_uni))))
		(_sig(_int flushex -1 0 84(_arch(_uni))))
		(_sig(_int zero -1 0 85(_arch(_uni))))
		(_sig(_int s_stall -1 0 88(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 94(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 116(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 113(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_trgt(45))(_sens(8)(24)))))
			(line__113(_arch 1 0 113(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(46))(_sens(3)(26)))))
			(line__127(_arch 2 0 127(_assignment(_trgt(28))(_sens(3(d_25_0))(26(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542172391185 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542172391186 2018.11.14 03:13:11)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code e7e9e3b4b6b0e6f0e2b6f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4565          1542172391191 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542172391192 2018.11.14 03:13:11)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code e7e9b4b4e9b1b3f0e0e4a3bdbfe0e7e0e4e1b3e1ee)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int aluout 10 0 39(_ent (_buffer))))
				(_port(_int writedata 10 0 39(_ent (_buffer))))
				(_port(_int readdata 11 0 40(_ent (_in))))
			)
		)
	)
	(_inst cont 0 48(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 53(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 43(_arch(_uni))))
		(_sig(_int alusrc -1 0 43(_arch(_uni))))
		(_sig(_int regdst -1 0 43(_arch(_uni))))
		(_sig(_int regwrite -1 0 43(_arch(_uni))))
		(_sig(_int jump -1 0 43(_arch(_uni))))
		(_sig(_int branch -1 0 43(_arch(_uni))))
		(_sig(_int c -1 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 44(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 45(_arch(_uni))))
		(_sig(_int funct 13 0 45(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542172391197 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542172391198 2018.11.14 03:13:11)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code f7f8f4a7a6a1a3e0f1f2b1aca6f0f3f1a1f0f7f0f3)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542172391203 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542172391204 2018.11.14 03:13:11)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code f7f8f4a7f5a1a0e0f1a5e5ada3f1a2f1f4f1fff0f3)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542173281930 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542173281931 2018.11.14 03:28:01)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 65633165653236736d65763e306267636463616333)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542173281961 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542173281962 2018.11.14 03:28:01)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 8483db8ad4d3d592d3829dde81828182d0828d82d0)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542173281982 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542173281983 2018.11.14 03:28:01)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9492c09b95c3c78290918dce969291939692919293)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542173281999 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542173282000 2018.11.14 03:28:01)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code a4a2f1f3a9f3f7b2f0a2b1fffda3a0a3a7a2ada2a3)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542173282011 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542173282012 2018.11.14 03:28:02)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code b3b5e6e7e3e1e5a4b0e4f0ece0b4b0b5e0b0b1b4b0)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542173282023 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542173282024 2018.11.14 03:28:02)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code b3b4b1e6b5e5efa0b1e6f7e8e7b4bbb0b1b5e7b4b6)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542173282034 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542173282035 2018.11.14 03:28:02)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code c3c4c196c1949ed59793d79997c5c0c597c5c2c5ca)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542173282047 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542173282048 2018.11.14 03:28:02)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d3d48181848482c58687c789d6d5d6d587d5d7d587)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542173282060 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542173282061 2018.11.14 03:28:02)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e2e5b5b1b3b4b3f4e2b6a1b9b6e4e3e4b1e5e7e4e3)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542173282073 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542173282074 2018.11.14 03:28:02)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code f2f5a5a2a3a4a3e4f7fde7a8a0f4f3f4a1f5f7f4f6)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542173282085 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542173282086 2018.11.14 03:28:02)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f2f5a5a2f4a5a2e4f7a7e0a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10931         1542173282098 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542173282099 2018.11.14 03:28:02)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 01050507015751170905115b510605070907050700)
	(_ent
		(_time 1542173282095)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 92(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 95(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 99(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 103(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 107(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 122(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst immsh 0 129(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 130(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst wrmux 0 136(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 141(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 143(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 146(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 148(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 70(_arch(_uni))))
		(_sig(_int signimmsh 19 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 71(_arch(_uni))))
		(_sig(_int srcb 20 0 71(_arch(_uni))))
		(_sig(_int result 20 0 71(_arch(_uni))))
		(_sig(_int s_preview -1 0 74(_arch(_uni))))
		(_sig(_int s_recover -1 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 75(_arch(_uni))))
		(_sig(_int pcbranch 21 0 75(_arch(_uni))))
		(_sig(_int pcjump 21 0 75(_arch(_uni))))
		(_sig(_int pcrecover 21 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 76(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 76(_arch(_uni))))
		(_sig(_int pcnext 22 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 79(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 80(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 81(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 82(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 82(_arch(_uni))))
		(_sig(_int enablepc -1 0 85(_arch(_uni))))
		(_sig(_int enableif -1 0 85(_arch(_uni))))
		(_sig(_int enableid -1 0 85(_arch(_uni))))
		(_sig(_int flushif -1 0 85(_arch(_uni))))
		(_sig(_int flushid -1 0 85(_arch(_uni))))
		(_sig(_int flushex -1 0 85(_arch(_uni))))
		(_sig(_int zero -1 0 86(_arch(_uni))))
		(_sig(_int s_stall -1 0 89(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 95(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 114(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(46))(_sens(8)(25)))))
			(line__114(_arch 1 0 114(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(47))(_sens(3)(27)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(29))(_sens(3(d_25_0))(27(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542173282113 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542173282114 2018.11.14 03:28:02)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 11151216464610061440034b161742174217141613)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542173282121 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542173282122 2018.11.14 03:28:02)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 21242525767775362724677a702625277726212625)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542173282127 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542173282128 2018.11.14 03:28:02)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 21242525257776362773337b752774272227292625)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542173287448 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542173287449 2018.11.14 03:28:07)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code f1f5f7a1f5a6a2e7f9f1e2aaa4f6f3f7f0f7f5f7a7)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542173287470 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542173287471 2018.11.14 03:28:07)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 00050c06545751165706195a050605065406090654)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542173287487 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542173287488 2018.11.14 03:28:07)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 10141717154743061415094a121615171216151617)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542173287501 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542173287502 2018.11.14 03:28:07)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 20242624297773367426357b792724272326292627)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542173287519 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542173287520 2018.11.14 03:28:07)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 3f3b393a3a6d69283c687c606c383c396c3c3d383c)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542173287532 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542173287533 2018.11.14 03:28:07)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3f3a6e3b6c69632c3d6a7b646b38373c3d396b383a)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542173287546 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542173287547 2018.11.14 03:28:07)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4f4a1e4d181812591b1f5b151b494c491b494e4946)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542173287562 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542173287563 2018.11.14 03:28:07)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 5e5b5f5d5f090f480b0a4a045b585b580a585a580a)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542173287577 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542173287578 2018.11.14 03:28:07)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 6e6b6a6e68383f786e3a2d353a686f683d696b686f)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542173287591 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542173287592 2018.11.14 03:28:07)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 7d78797c7a2b2c6b787268272f7b7c7b2e7a787b79)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542173287603 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542173287604 2018.11.14 03:28:07)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 8d888983dddadd9b88d89fd7dd8b898b898b888a8f)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10931         1542173287618 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542173287619 2018.11.14 03:28:07)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 9d989c92c8cbcd8b95998dc7cd9a999b959b999b9c)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 92(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 95(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 99(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 103(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 107(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 122(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst immsh 0 129(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 130(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst wrmux 0 136(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 141(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 143(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 146(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 148(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 70(_arch(_uni))))
		(_sig(_int signimmsh 19 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 71(_arch(_uni))))
		(_sig(_int srcb 20 0 71(_arch(_uni))))
		(_sig(_int result 20 0 71(_arch(_uni))))
		(_sig(_int s_preview -1 0 74(_arch(_uni))))
		(_sig(_int s_recover -1 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 75(_arch(_uni))))
		(_sig(_int pcbranch 21 0 75(_arch(_uni))))
		(_sig(_int pcjump 21 0 75(_arch(_uni))))
		(_sig(_int pcrecover 21 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 76(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 76(_arch(_uni))))
		(_sig(_int pcnext 22 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 79(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 80(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 81(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 82(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 82(_arch(_uni))))
		(_sig(_int enablepc -1 0 85(_arch(_uni))))
		(_sig(_int enableif -1 0 85(_arch(_uni))))
		(_sig(_int enableid -1 0 85(_arch(_uni))))
		(_sig(_int flushif -1 0 85(_arch(_uni))))
		(_sig(_int flushid -1 0 85(_arch(_uni))))
		(_sig(_int flushex -1 0 85(_arch(_uni))))
		(_sig(_int zero -1 0 86(_arch(_uni))))
		(_sig(_int s_stall -1 0 89(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 95(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 114(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(46))(_sens(8)(25)))))
			(line__114(_arch 1 0 114(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(47))(_sens(3)(27)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(29))(_sens(3(d_25_0))(27(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542173287631 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542173287632 2018.11.14 03:28:07)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code aca9aafba9fbadbba9fdbef6abaaffaaffaaa9abae)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542173287637 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542173287638 2018.11.14 03:28:07)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code aca9fdfbf6faf8bbabade8f6f4abacabafaaf8aaa5)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542173287643 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542173287644 2018.11.14 03:28:07)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code aca8adfba9faf8bbaaa9eaf7fdaba8aafaabacaba8)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542173287649 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542173287650 2018.11.14 03:28:07)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code bcb8bde8eaeaebabbaeeaee6e8bae9babfbab4bbb8)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542173382910 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542173382911 2018.11.14 03:29:42)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code ce98c59b9e999dd8c6cedd959bc9ccc8cfc8cac898)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542173382930 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542173382931 2018.11.14 03:29:42)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code de89de8cdf898fc889d8c784dbd8dbd88ad8d7d88a)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542173382948 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542173382949 2018.11.14 03:29:42)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code fdabf6adacaaaeebf9f8e4a7fffbf8fafffbf8fbfa)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542173382961 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542173382962 2018.11.14 03:29:42)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code fdabf7ada0aaaeeba9fbe8a6a4faf9fafefbf4fbfa)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542173382973 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542173382974 2018.11.14 03:29:42)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 0c5a5e0a0c5e5a1b0f5b4f535f0b0f0a5f0f0e0b0f)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542173382985 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542173382986 2018.11.14 03:29:42)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1c4b191a4a4a400f1e495847481b141f1e1a481b19)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542173383001 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542173383002 2018.11.14 03:29:43)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 2c7b29287e7b713a787c3876782a2f2a782a2d2a25)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542173383017 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542173383018 2018.11.14 03:29:43)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 3b6c6e3e3d6c6a2d6e6f2f613e3d3e3d6f3d3f3d6f)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542173383031 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542173383032 2018.11.14 03:29:43)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4b1c1b494a1d1a5d4b1f08101f4d4a4d184c4e4d4a)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542173383045 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542173383046 2018.11.14 03:29:43)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 5b0c0b585a0d0a4d5e544e01095d5a5d085c5e5d5f)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542173383057 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542173383058 2018.11.14 03:29:43)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 5b0c0b580d0c0b4d5e0e49010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542173383075 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542173383076 2018.11.14 03:29:43)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 7a2d287b7d2d7b6d7f2b68207d7c297c297c7f7d78)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542173383081 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542173383082 2018.11.14 03:29:43)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 7a2d7f7b222c2e6d7d7b3e20227d7a7d797c2e7c73)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542173383087 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542173383088 2018.11.14 03:29:43)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 7a2c2f7b7d2c2e6d7c7f3c212b7d7e7c2c7d7a7d7e)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542173383093 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542173383094 2018.11.14 03:29:43)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 89dfdc8785dfde9e8fdb9bd3dd8fdc8f8a8f818e8d)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542173389967 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542173389968 2018.11.14 03:29:49)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 64306364653337726c64773f316366626562606232)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542173389986 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542173389987 2018.11.14 03:29:49)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 742178752423256223726d2e7172717220727d7220)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542173390002 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542173390003 2018.11.14 03:29:50)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 84d0838a85d3d79280819dde868281838682818283)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542173390014 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542173390015 2018.11.14 03:29:50)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 93c7959c99c4c085c79586c8ca94979490959a9594)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542173390026 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542173390027 2018.11.14 03:29:50)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a3f7a5f4f3f1f5b4a0f4e0fcf0a4a0a5f0a0a1a4a0)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542173390037 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542173390038 2018.11.14 03:29:50)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code a3f6f2f5a5f5ffb0a1f6e7f8f7a4aba0a1a5f7a4a6)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542173390049 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542173390050 2018.11.14 03:29:50)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b3e6e2e7b1e4eea5e7e3a7e9e7b5b0b5e7b5b2b5ba)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542173390062 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542173390063 2018.11.14 03:29:50)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code c297c397949593d49796d698c7c4c7c496c4c6c496)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542173390077 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542173390078 2018.11.14 03:29:50)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d287d680838483c4d286918986d4d3d481d5d7d4d3)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542173390094 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542173390095 2018.11.14 03:29:50)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e1b4e5b2b3b7b0f7e4eef4bbb3e7e0e7b2e6e4e7e5)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542173390107 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542173390108 2018.11.14 03:29:50)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f1a4f5a1f4a6a1e7f4a4e3aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 10930         1542173390121 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542173390122 2018.11.14 03:29:50)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 01540307015751170905115b510605070907050700)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 92(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 95(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 99(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 103(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 107(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 114(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 122(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst immsh 0 129(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 130(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst wrmux 0 136(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 141(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 143(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 146(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 148(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 70(_arch(_uni))))
		(_sig(_int signimmsh 19 0 70(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 71(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 71(_arch(_uni))))
		(_sig(_int srcb 20 0 71(_arch(_uni))))
		(_sig(_int result 20 0 71(_arch(_uni))))
		(_sig(_int s_preview -1 0 74(_arch(_uni))))
		(_sig(_int s_recover -1 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 75(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 75(_arch(_uni))))
		(_sig(_int pcbranch 21 0 75(_arch(_uni))))
		(_sig(_int pcjump 21 0 75(_arch(_uni))))
		(_sig(_int pcrecover 21 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 76(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 76(_arch(_uni))))
		(_sig(_int pcnext 22 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 79(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 80(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 81(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 82(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 82(_arch(_uni))))
		(_sig(_int enablepc -1 0 85(_arch(_uni))))
		(_sig(_int enableif -1 0 85(_arch(_uni))))
		(_sig(_int enableid -1 0 85(_arch(_uni))))
		(_sig(_int flushif -1 0 85(_arch(_uni))))
		(_sig(_int flushid -1 0 85(_arch(_uni))))
		(_sig(_int flushex -1 0 85(_arch(_uni))))
		(_sig(_int zero -1 0 86(_arch(_uni))))
		(_sig(_int s_stall -1 0 89(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 95(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 117(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 114(_arch(_uni))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(46))(_sens(25)(8)))))
			(line__114(_arch 1 0 114(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(47))(_sens(27)(3)))))
			(line__128(_arch 2 0 128(_assignment(_trgt(29))(_sens(27(d_31_28))(3(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542173390135 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542173390136 2018.11.14 03:29:50)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 10451517464711071541024a171643164316151712)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542173390141 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542173390142 2018.11.14 03:29:50)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 10454217194644071711544a481710171316441619)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542173390147 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542173390148 2018.11.14 03:29:50)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 10441217464644071615564b411714164617101714)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542173390153 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542173390154 2018.11.14 03:29:50)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 20742224257677372672327a742675262326282724)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542174061962 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174061963 2018.11.14 03:41:01)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 55525156550206435d55460e005257535453515303)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542174061984 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174061985 2018.11.14 03:41:01)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 74727b752423256223726d2e7172717220727d7220)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174062003 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174062004 2018.11.14 03:41:02)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 8483808a85d3d79280819dde868281838682818283)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174062020 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174062021 2018.11.14 03:41:02)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 9394969c99c4c085c79586c8ca94979490959a9594)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174062035 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174062036 2018.11.14 03:41:02)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a3a4a6f4f3f1f5b4a0f4e0fcf0a4a0a5f0a0a1a4a0)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542174062052 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174062053 2018.11.14 03:41:02)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code b3b5e1e6b5e5efa0b1e6f7e8e7b4bbb0b1b5e7b4b6)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542174062071 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174062072 2018.11.14 03:41:02)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code c2c49097c1959fd49692d69896c4c1c496c4c3c4cb)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542174062087 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174062088 2018.11.14 03:41:02)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d2d4d080848583c48786c688d7d4d7d486d4d6d486)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174062100 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174062101 2018.11.14 03:41:02)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e1e7e6b2b3b7b0f7e1b5a2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174062113 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174062114 2018.11.14 03:41:02)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code f1f7f6a1a3a7a0e7f4fee4aba3f7f0f7a2f6f4f7f5)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174062126 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174062127 2018.11.14 03:41:02)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 01070707045651170454135b510705070507040603)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542174062145 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174062146 2018.11.14 03:41:02)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 10161417464711071541024a171643164316151712)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174062151 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174062152 2018.11.14 03:41:02)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 10164317194644071711544a481710171316441619)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174062157 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174062158 2018.11.14 03:41:02)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 20272324767674372625667b712724267627202724)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174062163 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174062164 2018.11.14 03:41:02)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 20272324257677372672327a742675262326282724)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542174137296 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174137297 2018.11.14 03:42:17)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code a5a0f4f2a5f2f6b3ada5b6fef0a2a7a3a4a3a1a3f3)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542174137321 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174137322 2018.11.14 03:42:17)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c4c09e91949395d293c2dd9ec1c2c1c290c2cdc290)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174137338 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174137339 2018.11.14 03:42:17)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d3d68281d58480c5d7d6ca89d1d5d6d4d1d5d6d5d4)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174137350 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174137351 2018.11.14 03:42:17)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e3e6b3b0e9b4b0f5b7e5f6b8bae4e7e4e0e5eae5e4)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174137362 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174137363 2018.11.14 03:42:17)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f3f6a3a3a3a1a5e4f0a4b0aca0f4f0f5a0f0f1f4f0)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542174137375 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174137376 2018.11.14 03:42:17)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f3f7f4a2f5a5afe0f1a6b7a8a7f4fbf0f1f5a7f4f6)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542174137388 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174137389 2018.11.14 03:42:17)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 0206020401555f145652165856040104560403040b)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542174137403 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174137404 2018.11.14 03:42:17)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 121642154445430447460648171417144614161446)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174137416 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174137417 2018.11.14 03:42:17)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 222677267374733422766179762423247125272423)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174137429 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174137430 2018.11.14 03:42:17)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 3135643463676027343e246b633730376236343735)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174137441 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174137442 2018.11.14 03:42:17)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 41451443441611574414531b114745474547444643)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542174137460 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174137461 2018.11.14 03:42:17)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 50540753060751475501420a575603560356555752)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174137466 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174137467 2018.11.14 03:42:17)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 50545053590604475751140a085750575356045659)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174137472 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174137473 2018.11.14 03:42:17)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 60653060363634776665263b316764663667606764)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174137478 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174137479 2018.11.14 03:42:17)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 60653060653637776632723a346635666366686764)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542174169055 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174169056 2018.11.14 03:42:49)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code baecb0eeeeede9acb2baa9e1efbdb8bcbbbcbebcec)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542174169075 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174169076 2018.11.14 03:42:49)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code ca9dcb9fcf9d9bdc9dccd390cfcccfcc9eccc3cc9e)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174169092 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174169093 2018.11.14 03:42:49)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code d98fd38bd58e8acfdddcc083dbdfdcdedbdfdcdfde)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174169105 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174169106 2018.11.14 03:42:49)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e9bfe2bae9bebaffbdeffcb2b0eeedeeeaefe0efee)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174169117 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174169118 2018.11.14 03:42:49)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f9aff2a9a3abafeefaaebaa6aafefaffaafafbfefa)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542174169128 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174169129 2018.11.14 03:42:49)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 085f550f055e541b0a5d4c535c0f000b0a0e5c0f0d)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542174169142 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174169143 2018.11.14 03:42:49)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 085f550e015f551e5c581c525c0e0b0e5c0e090e01)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542174169158 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174169159 2018.11.14 03:42:49)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 287f252c747f793e7d7c3c722d2e2d2e7c2e2c2e7c)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174169172 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174169173 2018.11.14 03:42:49)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 287f202c737e793e287c6b737c2e292e7b2f2d2e29)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174169187 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174169188 2018.11.14 03:42:49)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 37603f32636166213238226d653136316430323133)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174169199 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174169200 2018.11.14 03:42:49)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 47104f45441017514212551d174143414341424045)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542174169217 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174169218 2018.11.14 03:42:49)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 56015c55060157415307440c515005500550535154)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174169223 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174169224 2018.11.14 03:42:49)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 66313b66693032716167223c3e616661656032606f)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174169230 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174169231 2018.11.14 03:42:49)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 66306b66363032716063203d376162603061666162)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174169236 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174169237 2018.11.14 03:42:49)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 66306b66653031716034743c3260336065606e6162)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 1130          1542174359300 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174359301 2018.11.14 03:45:59)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code d5da8187d58286c3ddd5c68e80d2d7d3d4d3d1d383)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542174359425 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174359426 2018.11.14 03:45:59)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 525d5b510405034405544b085754575406545b5406)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174359452 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174359453 2018.11.14 03:45:59)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 717f7370752622677574682b737774767377747776)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174359466 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174359467 2018.11.14 03:45:59)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 808e838e89d7d396d48695dbd98784878386898687)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174359479 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174359480 2018.11.14 03:45:59)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 909e939fc3c2c68793c7d3cfc3979396c393929793)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542174359491 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174359492 2018.11.14 03:45:59)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 909fc49e95c6cc8392c5d4cbc49798939296c49795)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542174359502 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174359503 2018.11.14 03:45:59)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a0aff4f7a1f7fdb6f4f0b4faf4a6a3a6f4a6a1a6a9)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542174359514 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174359515 2018.11.14 03:45:59)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code afa0abf8adf8feb9fafbbbf5aaa9aaa9fba9aba9fb)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174359527 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174359528 2018.11.14 03:45:59)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code bfb0beebbae9eea9bfebfce4ebb9beb9ecb8bab9be)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174359540 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174359541 2018.11.14 03:45:59)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code cfc0ce9aca999ed9cac0da959dc9cec99cc8cac9cb)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174359551 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174359552 2018.11.14 03:45:59)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code cfc0ce9a9d989fd9ca9add959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 11545         1542174359565 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542174359566 2018.11.14 03:45:59)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code ded1da8c8a888ec88edbce848ed9dad8d6d8dad8df)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_implicit)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst resmux 0 157(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 163(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542174359579 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174359580 2018.11.14 03:45:59)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code eee1edbdedb9eff9ebbffcb4e9e8bde8bde8ebe9ec)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174359585 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174359586 2018.11.14 03:45:59)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code eee1babdb2b8baf9e9efaab4b6e9eee9ede8bae8e7)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174359591 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174359592 2018.11.14 03:45:59)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code fdf3f9adffaba9eafbf8bba6acfaf9fbabfafdfaf9)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174359597 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174359598 2018.11.14 03:45:59)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code fdf3f9adacabaaeafbafefa7a9fba8fbfefbf5faf9)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 11556         1542174359638 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542174359639 2018.11.14 03:45:59)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 2c2329287e7a7c3a7c293c767c2b282a242a282a2d)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst resmux 0 157(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 163(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000054 55 1130          1542174381378 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174381379 2018.11.14 03:46:21)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 22702626257571342a223179772520242324262474)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000047 55 6602          1542174381398 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174381399 2018.11.14 03:46:21)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 32613d376465632465342b683734373466343b3466)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174381415 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174381416 2018.11.14 03:46:21)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 421046404515115446475b18404447454044474445)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174381428 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174381429 2018.11.14 03:46:21)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 51035452590602470557440a085655565257585756)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174381440 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174381441 2018.11.14 03:46:21)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 51035452030307465206120e025652570252535652)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1542174381451 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174381452 2018.11.14 03:46:21)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 6132336065373d726334253a356669626367356664)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1547          1542174381462 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174381463 2018.11.14 03:46:21)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 7023227171272d662420642a247673762476717679)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1542174381476 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174381477 2018.11.14 03:46:21)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 80d3828ed4d7d196d5d494da85868586d4868486d4)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174381490 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174381491 2018.11.14 03:46:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 90c3979fc3c6c18690c4d3cbc4969196c397959691)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174381507 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174381508 2018.11.14 03:46:21)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9fcc98909ac9ce899a908ac5cd999e99cc989a999b)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174381521 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174381522 2018.11.14 03:46:21)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code affca8f8fdf8ffb9aafabdf5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 11556         1542174381536 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542174381537 2018.11.14 03:46:21)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code bfecbdebe8e9efa9efbaafe5efb8bbb9b7b9bbb9be)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst resmux 0 157(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 163(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542174381549 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174381550 2018.11.14 03:46:21)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code bfecbaebbfe8bea8baeeade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174381555 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174381556 2018.11.14 03:46:21)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code ce9d9c9b92989ad9c9cf8a9496c9cec9cdc89ac8c7)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174381561 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174381562 2018.11.14 03:46:21)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code ce9ccc9bcd989ad9c8cb88959fc9cac898c9cec9ca)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174381567 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174381568 2018.11.14 03:46:21)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code ce9ccc9b9e9899d9c89cdc949ac89bc8cdc8c6c9ca)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000054 55 779           1542174381576 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542174381577 2018.11.14 03:46:21)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code de8cda8c8e898dc8d6dfcd858bd9dcd8dfd8dad888)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 11556         1542174381602 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542174381603 2018.11.14 03:46:21)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code fdaeffada8abadebadf8eda7adfaf9fbf5fbf9fbfc)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst resmux 0 157(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 161(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 163(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(25)(8)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(28)(3)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 1156          1542174816559 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174816560 2018.11.14 03:53:36)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 06085300545157105352125c030003005200020052)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174816587 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174816588 2018.11.14 03:53:36)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 161945111541450012130f4c141013111410131011)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174816601 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174816602 2018.11.14 03:53:36)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 252a7721297276337123307e7c22212226232c2322)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174816614 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174816615 2018.11.14 03:53:36)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 353a6730636763223662766a663236336636373236)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542174816625 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174816626 2018.11.14 03:53:36)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 454a1647451216534d45561e104247434443414313)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542174816638 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542174816639 2018.11.14 03:53:36)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 454a1647451216534d44561e104247434443414313)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542174816649 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174816650 2018.11.14 03:53:36)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 545a5157510309420004400e00525752005255525d)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542174816661 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174816662 2018.11.14 03:53:36)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 646a6165653238776631203f30636c676662306361)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542174816673 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174816674 2018.11.14 03:53:36)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 747a2c752423256223726d2e7172717220727d7220)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174816688 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174816689 2018.11.14 03:53:36)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 838dd38dd3d5d29583d7c0d8d7858285d084868582)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174816702 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174816703 2018.11.14 03:53:36)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 939dc39cc3c5c285969c86c9c1959295c094969597)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174816714 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174816715 2018.11.14 03:53:36)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 939dc39c94c4c38596c681c9c39597959795969491)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542174816733 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174816734 2018.11.14 03:53:36)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code b2bce0e6e6e5b3a5b7e3a0e8b5b4e1b4e1b4b7b5b0)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174816739 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174816740 2018.11.14 03:53:36)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code b2bcb7e6b9e4e6a5b5b3f6e8eab5b2b5b1b4e6b4bb)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174816745 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174816746 2018.11.14 03:53:36)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code b2bde7e6e6e4e6a5b4b7f4e9e3b5b6b4e4b5b2b5b6)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174816751 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174816752 2018.11.14 03:53:36)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code c2cd9797c59495d5c490d09896c497c4c1c4cac5c6)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542174824321 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174824322 2018.11.14 03:53:44)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 5c0b505f5b0b0d4a09084806595a595a085a585a08)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174824340 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174824341 2018.11.14 03:53:44)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 6b3d616b3c3c387d6f6e7231696d6e6c696d6e6d6c)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174824354 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174824355 2018.11.14 03:53:44)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 7b2d707a202c286d2f7d6e20227c7f7c787d727d7c)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174824366 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174824367 2018.11.14 03:53:44)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 8bdd80858ad9dd9c88dcc8d4d88c888dd888898c88)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542174824377 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174824378 2018.11.14 03:53:44)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8bdd8185dcdcd89d838b98d0de8c898d8a8d8f8ddd)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542174824389 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542174824390 2018.11.14 03:53:44)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 9acc9095cecdc98c929b89c1cf9d989c9b9c9e9ccc)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542174824400 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174824401 2018.11.14 03:53:44)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code aafdf6fdfafdf7bcfefabef0feaca9acfeacabaca3)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542174824413 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174824414 2018.11.14 03:53:44)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code baede6efeeece6a9b8effee1eebdb2b9b8bceebdbf)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542174824426 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174824427 2018.11.14 03:53:44)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c99ec89c949e98df9ecfd093cccfcccf9dcfc0cf9d)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174824444 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174824445 2018.11.14 03:53:44)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d98ed08b838f88cfd98d9a828ddfd8df8adedcdfd8)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174824458 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174824459 2018.11.14 03:53:44)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code e8bfe1bbb3beb9feede7fdb2baeee9eebbefedeeec)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174824470 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174824471 2018.11.14 03:53:44)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e8bfe1bbe4bfb8feedbdfab2b8eeeceeeceeedefea)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 11877         1542174824483 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542174824484 2018.11.14 03:53:44)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code f8aff4a8f1aea8eea8f8e8a2a8fffcfef0fefcfef9)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 158(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(pcplus4))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 162(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 166(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 168(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542174824497 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174824498 2018.11.14 03:53:44)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 085f020e565f091f0d591a520f0e5b0e5b0e0d0f0a)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174824503 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174824504 2018.11.14 03:53:44)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 085f550e095e5c1f0f094c52500f080f0b0e5c0e01)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174824509 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174824510 2018.11.14 03:53:44)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 17411a10464143001112514c461013114110171013)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174824515 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174824516 2018.11.14 03:53:44)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 17411a10154140001145054d4311421114111f1013)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542174861370 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542174861371 2018.11.14 03:54:21)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 03060e055454521556571759060506055705070557)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542174861390 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542174861391 2018.11.14 03:54:21)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 222629262575713426273b78202427252024272425)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542174861404 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542174861405 2018.11.14 03:54:21)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 2226282629757134762437797b25262521242b2425)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542174861416 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542174861417 2018.11.14 03:54:21)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 32363837636064253165716d613531346131303531)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542174861428 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542174861429 2018.11.14 03:54:21)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 42464940451511544a425119174540444344464414)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542174861439 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542174861440 2018.11.14 03:54:21)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 51555a52550602475950420a045653575057555707)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542174861450 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542174861451 2018.11.14 03:54:21)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 51540c5251060c470501450b055752570557505758)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542174861464 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542174861465 2018.11.14 03:54:21)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 61643c6065373d726334253a356669626367356664)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542174861476 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542174861477 2018.11.14 03:54:21)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 70757071242721662776692a757675762476797624)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542174861494 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542174861495 2018.11.14 03:54:21)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8085888ed3d6d19680d4c3dbd4868186d387858681)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542174861509 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542174861510 2018.11.14 03:54:21)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9095989fc3c6c186959f85cac2969196c397959694)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542174861520 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542174861521 2018.11.14 03:54:21)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 9f9a9790cdc8cf899aca8dc5cf999b999b999a989d)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 11889         1542174861534 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542174861535 2018.11.14 03:54:21)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code afaaa2f8f8f9ffb9ffafbff5ffa8aba9a7a9aba9ae)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 28 0 57(_ent (_in))))
				(_port(_int d1 28 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int y 29 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 5 i 0)))))
				(_port(_int D 28 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int Q 29 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 158(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 162(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 166(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 168(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 7 -1)
)
I 000047 55 2681          1542174861547 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542174861548 2018.11.14 03:54:21)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code bfbab5ebbfe8bea8baeeade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542174861553 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542174861554 2018.11.14 03:54:21)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code bfbae2ebe0e9eba8b8befbe5e7b8bfb8bcb9ebb9b6)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542174861559 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542174861560 2018.11.14 03:54:21)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code bfbbb2ebbfe9eba8b9baf9e4eeb8bbb9e9b8bfb8bb)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542174861565 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542174861566 2018.11.14 03:54:21)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code cecac39b9e9899d9c89cdc949ac89bc8cdc8c6c9ca)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542175477679 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542175477680 2018.11.14 04:04:37)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 7c2b787d7b2b2d6a29286826797a797a287a787a28)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542175477701 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542175477702 2018.11.14 04:04:37)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 8bdd8985dcdcd89d8f8e92d1898d8e8c898d8e8d8c)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542175477717 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542175477718 2018.11.14 04:04:37)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 9bcd9894c0ccc88dcf9d8ec0c29c9f9c989d929d9c)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542175477730 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542175477731 2018.11.14 04:04:37)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code aafca9fda8f8fcbda9fde9f5f9ada9acf9a9a8ada9)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542175477743 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542175477744 2018.11.14 04:04:37)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code baecb8eeeeede9acb2baa9e1efbdb8bcbbbcbebcec)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542175477763 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542175477764 2018.11.14 04:04:37)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code ca9cc89f9e9d99dcc2cbd9919fcdc8cccbcccecc9c)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542175477775 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542175477776 2018.11.14 04:04:37)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d98e8d8bd18e84cf8d89cd838ddfdadf8ddfd8dfd0)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542175477787 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542175477788 2018.11.14 04:04:37)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e9bebdbbe5bfb5faebbcadb2bdeee1eaebefbdeeec)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542175477799 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542175477800 2018.11.14 04:04:37)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f9aef0a9a4aea8efaeffe0a3fcfffcffadfff0ffad)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542175477815 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542175477816 2018.11.14 04:04:37)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 085f080e535e591e085c4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542175477829 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542175477830 2018.11.14 04:04:37)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 085f080e535e591e0d071d525a0e090e5b0f0d0e0c)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542175477841 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542175477842 2018.11.14 04:04:37)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 184f181f144f480e1d4d0a42481e1c1e1c1e1d1f1a)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12503         1542175477854 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542175477855 2018.11.14 04:04:37)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 27702223217177317421377d772023212f21232126)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int d0 29 0 57(_ent (_in))))
				(_port(_int d1 29 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 5 i 0)))))
				(_port(_int y 30 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 6 i 0)))))
				(_port(_int D 29 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 30 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 158(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 165(_comp registrador_n)
		(_gen
			((N)((i 154)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~36))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 154)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 172(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 176(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 178(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 168(_array -1((_dto i 153 i 0)))))
		(_sig(_int ~ANONYMOUS~36 28 0 165(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__165(_arch 3 0 165(_assignment(_alias((~ANONYMOUS~36)(pcplus4)(instr)))(_trgt(49))(_sens(3)(28)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 8 -1)
)
I 000047 55 2681          1542175477869 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542175477870 2018.11.14 04:04:37)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 37603532666036203266256d303164316431323035)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542175477875 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542175477876 2018.11.14 04:04:37)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 37606232396163203036736d6f303730343163313e)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542175477881 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542175477882 2018.11.14 04:04:37)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 47114245161113504142011c164043411140474043)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542175477887 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542175477888 2018.11.14 04:04:37)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 47114245451110504115551d1341124144414f4043)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 12503         1542175847668 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542175847669 2018.11.14 04:10:47)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code cccecd999e9a9cda9fc9dc969ccbc8cac4cac8cacd)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int d0 29 0 57(_ent (_in))))
				(_port(_int d1 29 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 5 i 0)))))
				(_port(_int y 30 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 6 i 0)))))
				(_port(_int D 29 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 30 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 158(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 166(_comp registrador_n)
		(_gen
			((N)((i 153)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~36))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 153)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 173(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 177(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 179(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 169(_array -1((_dto i 152 i 0)))))
		(_sig(_int ~ANONYMOUS~36 28 0 166(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__166(_arch 3 0 166(_assignment(_alias((~ANONYMOUS~36)(pcplus4)(instr)))(_trgt(49))(_sens(3)(28)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 8 -1)
)
I 000047 55 1156          1542175849342 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542175849343 2018.11.14 04:10:49)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 535104500404024506074709565556550755575507)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542175849361 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542175849362 2018.11.14 04:10:49)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 636032636534307567667a39616566646165666564)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542175849375 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542175849376 2018.11.14 04:10:49)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 7370237279242065277566282a74777470757a7574)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542175849387 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542175849388 2018.11.14 04:10:49)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 73702372232125647024302c207470752070717470)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542175849399 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542175849400 2018.11.14 04:10:49)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 8281d38c85d5d1948a8291d9d785808483848684d4)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542175849411 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542175849412 2018.11.14 04:10:49)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 9291c39d95c5c1849a9381c9c795909493949694c4)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542175849423 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542175849424 2018.11.14 04:10:49)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code a2a0a5f5a1f5ffb4f6f2b6f8f6a4a1a4f6a4a3a4ab)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542175849438 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542175849439 2018.11.14 04:10:49)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code b1b3b6e4b5e7eda2b3e4f5eae5b6b9b2b3b7e5b6b4)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542175849452 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542175849453 2018.11.14 04:10:49)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c1c39b94949690d796c7d89bc4c7c4c795c7c8c795)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542175849468 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542175849469 2018.11.14 04:10:49)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code d0d28282838681c6d084938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542175849482 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542175849483 2018.11.14 04:10:49)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code d0d28282838681c6d5dfc58a82d6d1d683d7d5d6d4)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542175849495 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542175849496 2018.11.14 04:10:49)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code e0e2b2b3e4b7b0f6e5b5f2bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12503         1542175849509 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542175849510 2018.11.14 04:10:49)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code f0f2a7a0f1a6a0e6a3f5e0aaa0f7f4f6f8f6f4f6f1)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int d0 29 0 57(_ent (_in))))
				(_port(_int d1 29 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 5 i 0)))))
				(_port(_int y 30 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 6 i 0)))))
				(_port(_int D 29 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 30 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 98(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 101(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 105(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 109(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 113(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 120(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 128(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 138(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 145(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 148(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 152(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 155(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 158(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 166(_comp registrador_n)
		(_gen
			((N)((i 153)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~36))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 153)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 173(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 177(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 179(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_sig(_int zero -1 0 92(_arch(_uni))))
		(_sig(_int s_stall -1 0 95(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 101(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 123(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 27 0 120(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 169(_array -1((_dto i 152 i 0)))))
		(_sig(_int ~ANONYMOUS~36 28 0 166(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__120(_arch 1 0 120(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__134(_arch 2 0 134(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__166(_arch 3 0 166(_assignment(_alias((~ANONYMOUS~36)(pcplus4)(instr)))(_trgt(49))(_sens(3)(28)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 8 -1)
)
I 000047 55 2681          1542175849523 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542175849524 2018.11.14 04:10:49)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code fffdafafffa8fee8faaeeda5f8f9acf9acf9faf8fd)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542175849529 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542175849530 2018.11.14 04:10:49)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 0f0d0f0950595b18080e4b5557080f080c095b0906)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542175849535 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542175849536 2018.11.14 04:10:49)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 0f0c5f090f595b18090a49545e080b0959080f080b)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542175849541 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542175849542 2018.11.14 04:10:49)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 0f0c5f095c595818095d1d555b095a090c0907080b)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542176064436 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542176064437 2018.11.14 04:14:24)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 7a757a7b7f2d2b6c2f2e6e207f7c7f7c2e7c7e7c2e)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542176064456 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542176064457 2018.11.14 04:14:24)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 99979f9695ceca8f9d9c80c39b9f9c9e9b9f9c9f9e)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542176064469 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542176064470 2018.11.14 04:14:24)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code a8a6afffa9fffbbefcaebdf3f1afacafabaea1aeaf)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542176064480 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542176064481 2018.11.14 04:14:24)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code a8a6affff3fafebfabffebf7fbafabaefbabaaafab)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542176064494 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542176064495 2018.11.14 04:14:24)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code b8b6beecb5efebaeb0b8abe3edbfbabeb9bebcbeee)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542176064508 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542176064509 2018.11.14 04:14:24)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code c8c6ce9dc59f9bdec0c9db939dcfcacec9ceccce9e)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542176064520 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542176064521 2018.11.14 04:14:24)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d7d88785d1808ac18387c38d83d1d4d183d1d6d1de)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542176064534 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542176064535 2018.11.14 04:14:24)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e7e8b7b5e5b1bbf4e5b2a3bcb3e0efe4e5e1b3e0e2)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542176064549 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542176064550 2018.11.14 04:14:24)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f7f8faa7a4a0a6e1a0f1eeadf2f1f2f1a3f1fef1a3)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542176064566 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542176064567 2018.11.14 04:14:24)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 06090200535057100652455d520007005501030007)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542176064580 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542176064581 2018.11.14 04:14:24)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 16191211434047001319034c441017104511131012)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542176064592 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542176064593 2018.11.14 04:14:24)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 16191211144146001343044c461012101210131114)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542176064608 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542176064609 2018.11.14 04:14:24)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 252a2321767224322074377f222376237623202227)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542176064614 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542176064615 2018.11.14 04:14:24)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 353a6430396361223234716f6d323532363361333c)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542176064620 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542176064621 2018.11.14 04:14:24)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 353b3430666361223330736e643231336332353231)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542176064626 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542176064627 2018.11.14 04:14:24)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 454b4447451312524317571f1143104346434d4241)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542176074185 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542176074186 2018.11.14 04:14:34)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 9fcbca909dc8ce89cacb8bc59a999a99cb999b99cb)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542176074205 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542176074206 2018.11.14 04:14:34)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code affafcf8fcf8fcb9abaab6f5ada9aaa8ada9aaa9a8)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542176074218 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542176074219 2018.11.14 04:14:34)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code beebeceae2e9eda8eab8abe5e7b9bab9bdb8b7b8b9)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542176074230 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542176074231 2018.11.14 04:14:34)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code ce9b9c9bc89c98d9cd998d919dc9cdc89dcdccc9cd)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542176074242 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542176074243 2018.11.14 04:14:34)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code de8b8d8c8e898dc8d6decd858bd9dcd8dfd8dad888)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542176074254 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542176074255 2018.11.14 04:14:34)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code de8b8d8c8e898dc8d6dfcd858bd9dcd8dfd8dad888)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542176074268 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542176074269 2018.11.14 04:14:34)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code edb9e8beb8bab0fbb9bdf9b7b9ebeeebb9ebecebe4)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542176074282 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542176074283 2018.11.14 04:14:34)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code fda9f8acacaba1eeffa8b9a6a9faf5fefffba9faf8)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542176074295 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542176074296 2018.11.14 04:14:34)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 0d59560b0d5a5c1b5a0b1457080b080b590b040b59)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542176074312 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542176074313 2018.11.14 04:14:34)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1c484f1b1c4a4d0a1c485f47481a1d1a4f1b191a1d)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542176074325 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542176074326 2018.11.14 04:14:34)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2c787f282c7a7d3a292339767e2a2d2a7f2b292a28)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542176074337 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542176074338 2018.11.14 04:14:34)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 3b6f683e6d6c6b2d3e6e29616b3d3f3d3f3d3e3c39)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542176074353 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542176074354 2018.11.14 04:14:34)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 4b1f1a494f1c4a5c4e1a59114c4d184d184d4e4c49)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542176074359 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542176074360 2018.11.14 04:14:34)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 4b1f4d49101d1f5c4c4a0f11134c4b4c484d1f4d42)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542176074365 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542176074366 2018.11.14 04:14:34)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 4b1e1d494f1d1f5c4d4e0d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542176074371 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542176074372 2018.11.14 04:14:34)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 5b0e0d580c0d0c4c5d0949010f5d0e5d585d535c5f)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542176105918 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542176105919 2018.11.14 04:15:05)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 96939499c4c1c780c3c282cc93909390c2909290c2)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542176105938 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542176105939 2018.11.14 04:15:05)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code a5a1a1f2a5f2f6b3a1a0bcffa7a3a0a2a7a3a0a3a2)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542176105951 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542176105952 2018.11.14 04:15:05)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code b5b1b0e1b9e2e6a3e1b3a0eeecb2b1b2b6b3bcb3b2)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542176105963 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542176105964 2018.11.14 04:15:05)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code c4c0c191939692d3c793879b97c3c7c297c7c6c3c7)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542176105975 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542176105976 2018.11.14 04:15:05)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code d4d0d086d58387c2dcd4c78f81d3d6d2d5d2d0d282)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542176105987 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542176105988 2018.11.14 04:15:05)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code d4d0d086d58387c2dcd5c78f81d3d6d2d5d2d0d282)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542176105999 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542176106000 2018.11.14 04:15:05)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code e4e1b6b7e1b3b9f2b0b4f0beb0e2e7e2b0e2e5e2ed)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542176106015 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542176106016 2018.11.14 04:15:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code f3f6a1a2f5a5afe0f1a6b7a8a7f4fbf0f1f5a7f4f6)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542176106030 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542176106031 2018.11.14 04:15:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 03060d055454521554051a590605060557050a0557)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542176106048 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542176106049 2018.11.14 04:15:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 131615144345420513475048471512154014161512)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542176106061 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542176106062 2018.11.14 04:15:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2227242673747334272d3778702423247125272426)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542176106074 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542176106075 2018.11.14 04:15:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 323734373465622437672068623436343634373530)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12647         1542176106087 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542176106088 2018.11.14 04:15:06)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 41444243411711571242511b114645474947454740)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 56(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -1((_dto c 4 i 0)))))
				(_port(_int d0 30 0 57(_ent (_in))))
				(_port(_int d1 30 0 57(_ent (_in))))
				(_port(_int s -1 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 59(_array -1((_dto c 5 i 0)))))
				(_port(_int y 31 0 59(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 63(_ent((i 8)))))
				(_port(_int clock -1 0 64(_ent (_in))))
				(_port(_int clear -1 0 64(_ent (_in))))
				(_port(_int enable -1 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 65(_array -1((_dto c 6 i 0)))))
				(_port(_int D 30 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 66(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 31 0 66(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 51(_ent (_in))))
				(_port(_int c -1 0 52(_ent (_in))))
				(_port(_int y 17 0 53(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int clear -1 0 70(_ent (_in))))
				(_port(_int enable -1 0 70(_ent (_in))))
				(_port(_int D -1 0 71(_ent (_in))))
				(_port(_int Q -1 0 72(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 99(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 102(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 106(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 110(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 114(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 121(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 129(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 139(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 146(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 149(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 153(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 156(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 159(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 168(_comp registrador_n)
		(_gen
			((N)((i 153)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~36))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 153)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 175(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 179(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 181(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 76(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 76(_arch(_uni))))
		(_sig(_int signimmsh 19 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 77(_arch(_uni))))
		(_sig(_int srcb 20 0 77(_arch(_uni))))
		(_sig(_int result 20 0 77(_arch(_uni))))
		(_sig(_int s_preview -1 0 80(_arch(_uni))))
		(_sig(_int s_recover -1 0 80(_arch(_uni))))
		(_sig(_int s_result -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 81(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 81(_arch(_uni))))
		(_sig(_int pcbranch 21 0 81(_arch(_uni))))
		(_sig(_int pcjump 21 0 81(_arch(_uni))))
		(_sig(_int pcrecover 21 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 82(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 82(_arch(_uni))))
		(_sig(_int pcnext 22 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 85(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 86(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 87(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 88(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 88(_arch(_uni))))
		(_sig(_int enablepc -1 0 91(_arch(_uni))))
		(_sig(_int enableif -1 0 91(_arch(_uni))))
		(_sig(_int enableid -1 0 91(_arch(_uni))))
		(_sig(_int flushif -1 0 91(_arch(_uni))))
		(_sig(_int flushid -1 0 91(_arch(_uni))))
		(_sig(_int flushex -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 92(_array -1((_dto i 5 i 0)))))
		(_cnst(_int c_flushif 27 0 92(_arch(_string \"111111"\))))
		(_sig(_int zero -1 0 93(_arch(_uni))))
		(_sig(_int s_stall -1 0 96(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 102(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 124(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 28 0 121(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 171(_array -1((_dto i 152 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 168(_arch(_uni))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__121(_arch 1 0 121(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__168(_arch 3 0 168(_assignment(_alias((~ANONYMOUS~36)(pcplus4)(instr)))(_trgt(49))(_sens(3)(28)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 8 -1)
)
I 000047 55 2681          1542176106101 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542176106102 2018.11.14 04:15:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 51545552060650465400430b565702570257545653)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542176106107 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542176106108 2018.11.14 04:15:06)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 51540252590705465650150b095651565257055758)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542176106113 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542176106114 2018.11.14 04:15:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 51555252060705465754170a005655570756515655)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542176106119 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542176106120 2018.11.14 04:15:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 61656261653736766733733b356734676267696665)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542177037394 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542177037395 2018.11.14 04:30:37)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 222272267475733477763678272427247624262476)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542177037415 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542177037416 2018.11.14 04:30:37)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 323364373565612436372b68303437353034373435)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542177037428 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542177037429 2018.11.14 04:30:37)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 4243154049151154164457191b45464541444b4445)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542177037440 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542177037441 2018.11.14 04:30:37)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 51500652030307465206120e025652570252535652)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542177037452 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542177037453 2018.11.14 04:30:37)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 51500752550602475951420a045653575057555707)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542177037464 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542177037465 2018.11.14 04:30:37)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 61603761653632776960723a346663676067656737)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542177037477 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542177037478 2018.11.14 04:30:37)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 7070707171272d662420642a247673762476717679)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542177037491 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542177037492 2018.11.14 04:30:37)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 8080808f85d6dc9382d5c4dbd48788838286d48785)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542177037504 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542177037505 2018.11.14 04:30:37)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 9090cd9fc4c7c186c79689ca95969596c4969996c4)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542177037521 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542177037522 2018.11.14 04:30:37)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9f9fca909ac9ce899fcbdcc4cb999e99cc989a999e)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542177037534 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542177037535 2018.11.14 04:30:37)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code afaffaf8aaf9feb9aaa0baf5fda9aea9fca8aaa9ab)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542177037546 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542177037547 2018.11.14 04:30:37)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code afaffaf8fdf8ffb9aafabdf5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542177037565 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542177037566 2018.11.14 04:30:37)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code cece999bcd99cfd9cb9fdc94c9c89dc89dc8cbc9cc)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542177037571 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542177037572 2018.11.14 04:30:37)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code cecece9b92989ad9c9cf8a9496c9cec9cdc89ac8c7)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542177037578 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542177037579 2018.11.14 04:30:37)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code cecf9e9bcd989ad9c8cb88959fc9cac898c9cec9ca)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542177037584 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542177037585 2018.11.14 04:30:37)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code dedf8e8c8e8889c9d88ccc848ad88bd8ddd8d6d9da)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542177048307 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542177048308 2018.11.14 04:30:48)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code ccc3cf99cb9b9dda9998d896c9cac9ca98cac8ca98)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542177048330 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542177048331 2018.11.14 04:30:48)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code dcd2d98e8a8b8fcad8d9c586dedad9dbdedad9dadb)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542177048343 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542177048344 2018.11.14 04:30:48)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code ebe5efb8b0bcb8fdbfedfeb0b2ecefece8ede2edec)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542177048355 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542177048356 2018.11.14 04:30:48)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code fbf5ffabfaa9adecf8acb8a4a8fcf8fda8f8f9fcf8)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542177048366 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542177048367 2018.11.14 04:30:48)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 0b05010d5c5c581d030b18505e0c090d0a0d0f0d5d)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542177048379 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542177048380 2018.11.14 04:30:48)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 0b05010d5c5c581d030a18505e0c090d0a0d0f0d5d)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542177048415 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542177048416 2018.11.14 04:30:48)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 3a35663f6a6d672c6e6a2e606e3c393c6e3c3b3c33)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542177048427 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542177048428 2018.11.14 04:30:48)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3a35663e6e6c6629386f7e616e3d3239383c6e3d3f)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542177048438 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542177048439 2018.11.14 04:30:48)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 4946484b141e185f1e4f50134c4f4c4f1d4f404f1d)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542177048454 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542177048455 2018.11.14 04:30:48)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5956505a030f084f590d1a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542177048467 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542177048468 2018.11.14 04:30:48)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 68676168333e397e6d677d323a6e696e3b6f6d6e6c)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542177048480 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542177048481 2018.11.14 04:30:48)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 78777179742f286e7d2d6a22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 2681          1542177048498 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542177048499 2018.11.14 04:30:48)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 88878386d6df899f8dd99ad28f8edb8edb8e8d8f8a)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542177048504 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542177048505 2018.11.14 04:30:48)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8887d48689dedc9f8f89ccd2d08f888f8b8edc8e81)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542177048510 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542177048511 2018.11.14 04:30:48)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 97999b98c6c1c3809192d1ccc6909391c190979093)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542177048516 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542177048517 2018.11.14 04:30:48)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 97999b9895c1c08091c585cdc391c29194919f9093)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542177070593 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542177070594 2018.11.14 04:31:10)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code d5868487848284c38081c18fd0d3d0d381d3d1d381)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542177070613 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542177070614 2018.11.14 04:31:10)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code e5b7b2b6e5b2b6f3e1e0fcbfe7e3e0e2e7e3e0e3e2)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542177070626 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542177070627 2018.11.14 04:31:10)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code f5a7a3a5f9a2a6e3a1f3e0aeacf2f1f2f6f3fcf3f2)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542177070638 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542177070639 2018.11.14 04:31:10)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 04565102535652130753475b570307025707060307)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542177070650 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542177070651 2018.11.14 04:31:10)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 04565002055357120c04175f510306020502000252)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542177070662 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542177070663 2018.11.14 04:31:10)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code 14464013154347021c15074f411316121512101242)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542177070674 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542177070675 2018.11.14 04:31:10)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 24772620217379327074307e70222722702225222d)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542177070690 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542177070691 2018.11.14 04:31:10)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 3360313735656f203166776867343b303135673436)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542177070705 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542177070706 2018.11.14 04:31:10)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 43101c411414125514455a194645464517454a4517)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542177070722 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542177070723 2018.11.14 04:31:10)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 520105510304034452061109065453540155575453)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542177070736 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542177070737 2018.11.14 04:31:10)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6231356233343374676d7738306463643165676466)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542177070747 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542177070748 2018.11.14 04:31:10)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 722125737425226477276028227476747674777570)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12823         1542177070761 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542177070762 2018.11.14 04:31:10)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 722120737124226421736228227576747a74767473)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 57(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 58(_array -1((_dto c 4 i 0)))))
				(_port(_int d0 30 0 58(_ent (_in))))
				(_port(_int d1 30 0 58(_ent (_in))))
				(_port(_int s -1 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 60(_array -1((_dto c 5 i 0)))))
				(_port(_int y 31 0 60(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 64(_ent((i 8)))))
				(_port(_int clock -1 0 65(_ent (_in))))
				(_port(_int clear -1 0 65(_ent (_in))))
				(_port(_int enable -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int D 30 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 67(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 31 0 67(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 52(_ent (_in))))
				(_port(_int c -1 0 53(_ent (_in))))
				(_port(_int y 17 0 54(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 71(_ent (_in))))
				(_port(_int clear -1 0 71(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int D -1 0 72(_ent (_in))))
				(_port(_int Q -1 0 73(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 103(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 107(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 111(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 115(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 122(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 130(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 140(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 147(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 150(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 154(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 157(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 160(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 169(_comp registrador_n)
		(_gen
			((N)((i 153)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~36))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 153)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 177(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 181(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 183(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_sig(_int s_preview -1 0 81(_arch(_uni))))
		(_sig(_int s_recover -1 0 81(_arch(_uni))))
		(_sig(_int s_result -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 82(_arch(_uni))))
		(_sig(_int pcbranch 21 0 82(_arch(_uni))))
		(_sig(_int pcjump 21 0 82(_arch(_uni))))
		(_sig(_int pcrecover 21 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 83(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 83(_arch(_uni))))
		(_sig(_int pcnext 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 86(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{153~downto~0}~13 0 87(_array -1((_dto i 153 i 0)))))
		(_sig(_int s_id 24 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 89(_arch(_uni))))
		(_sig(_int enablepc -1 0 92(_arch(_uni))))
		(_sig(_int enableif -1 0 92(_arch(_uni))))
		(_sig(_int enableid -1 0 92(_arch(_uni))))
		(_sig(_int flushif -1 0 92(_arch(_uni))))
		(_sig(_int flushid -1 0 92(_arch(_uni))))
		(_sig(_int flushex -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 93(_array -1((_dto i 5 i 0)))))
		(_cnst(_int c_flushif 27 0 93(_arch(_string \"111111"\))))
		(_sig(_int zero -1 0 94(_arch(_uni))))
		(_sig(_int s_stall -1 0 97(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 103(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 125(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 28 0 122(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 172(_array -1((_dto i 152 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 169(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__122(_arch 1 0 122(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__136(_arch 2 0 136(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__169(_arch 3 0 169(_assignment(_alias((~ANONYMOUS~36)(jump)(alusrc)(alucontrol)(branch)(s_preview)(memwrite)(memtoreg)(regwrite)(pcrecover)(s_if(d_25_16))(srca)(writedata)(signimm)(writereg)))(_trgt(49))(_sens(6)(7)(8)(9)(12)(13)(14)(17)(19)(20)(22)(25)(31)(35(d_25_16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 8 -1)
)
I 000047 55 2681          1542177070775 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542177070776 2018.11.14 04:31:10)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 81d2d48fd6d6809684d093db8687d287d287848683)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542177070781 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542177070782 2018.11.14 04:31:10)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 91c2939e99c7c5869690d5cbc99691969297c59798)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542177070787 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542177070788 2018.11.14 04:31:10)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 91c3c39ec6c7c5869794d7cac0969597c796919695)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542177070793 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542177070794 2018.11.14 04:31:10)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 91c3c39e95c7c68697c383cbc597c4979297999695)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 1156          1542177411980 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542177411981 2018.11.14 04:36:51)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 64606464343335723130703e616261623062606230)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1618          1542177412000 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542177412001 2018.11.14 04:36:51)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 747172757523276270716d2e767271737672717273)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1258          1542177412013 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542177412014 2018.11.14 04:36:52)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8386848d89d4d095d78596d8da84878480858a8584)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(0(15))(3)(4)))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(1)(3)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
I 000047 55 739           1542177412024 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542177412025 2018.11.14 04:36:52)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 9396949cc3c1c58490c4d0ccc0949095c090919490)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000054 55 1130          1542177412036 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542177412037 2018.11.14 04:36:52)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code 9396959c95c4c0859b9380c8c694919592959795c5)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
I 000054 55 779           1542177412048 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542177412049 2018.11.14 04:36:52)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code a3a6a5f4a5f4f0b5aba2b0f8f6a4a1a5a2a5a7a5f5)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
I 000047 55 1547          1542177412060 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542177412061 2018.11.14 04:36:52)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code b2b6e2e6b1e5efa4e6e2a6e8e6b4b1b4e6b4b3b4bb)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
I 000047 55 891           1542177412073 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542177412074 2018.11.14 04:36:52)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code c2c69296c5949ed1c097869996c5cac1c0c496c5c7)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 6602          1542177412090 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542177412091 2018.11.14 04:36:52)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code d1d5dc83848680c786d7c88bd4d7d4d785d7d8d785)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1548          1542177412107 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542177412108 2018.11.14 04:36:52)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code e1e5e4b2b3b7b0f7e1b5a2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 963           1542177412121 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542177412122 2018.11.14 04:36:52)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code f1f5f4a1a3a7a0e7f4fee4aba3f7f0f7a2f6f4f7f5)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1542177412133 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542177412134 2018.11.14 04:36:52)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f1f5f4a1f4a6a1e7f4a4e3aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 12823         1542177412146 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542177412147 2018.11.14 04:36:52)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 00040106015650165301105a500704060806040601)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 57(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 58(_array -1((_dto c 4 i 0)))))
				(_port(_int d0 30 0 58(_ent (_in))))
				(_port(_int d1 30 0 58(_ent (_in))))
				(_port(_int s -1 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 60(_array -1((_dto c 5 i 0)))))
				(_port(_int y 31 0 60(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 64(_ent((i 8)))))
				(_port(_int clock -1 0 65(_ent (_in))))
				(_port(_int clear -1 0 65(_ent (_in))))
				(_port(_int enable -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 66(_array -1((_dto c 6 i 0)))))
				(_port(_int D 30 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 67(_array -1((_dto c 7 i 0)))))
				(_port(_int Q 31 0 67(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 52(_ent (_in))))
				(_port(_int c -1 0 53(_ent (_in))))
				(_port(_int y 17 0 54(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 71(_ent (_in))))
				(_port(_int clear -1 0 71(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int D -1 0 72(_ent (_in))))
				(_port(_int Q -1 0 73(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 103(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 107(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 111(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 115(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 122(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableid))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 130(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 140(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 147(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 150(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 154(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 157(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 160(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 169(_comp registrador_n)
		(_gen
			((N)((i 153)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~36))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 153)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 177(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 181(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 183(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_sig(_int s_preview -1 0 81(_arch(_uni))))
		(_sig(_int s_recover -1 0 81(_arch(_uni))))
		(_sig(_int s_result -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 82(_arch(_uni))))
		(_sig(_int pcbranch 21 0 82(_arch(_uni))))
		(_sig(_int pcjump 21 0 82(_arch(_uni))))
		(_sig(_int pcrecover 21 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 83(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 83(_arch(_uni))))
		(_sig(_int pcnext 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 86(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{152~downto~0}~13 0 87(_array -1((_dto i 152 i 0)))))
		(_sig(_int s_id 24 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 89(_arch(_uni))))
		(_sig(_int enablepc -1 0 92(_arch(_uni))))
		(_sig(_int enableif -1 0 92(_arch(_uni))))
		(_sig(_int enableid -1 0 92(_arch(_uni))))
		(_sig(_int flushif -1 0 92(_arch(_uni))))
		(_sig(_int flushid -1 0 92(_arch(_uni))))
		(_sig(_int flushex -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 93(_array -1((_dto i 5 i 0)))))
		(_cnst(_int c_flushif 27 0 93(_arch(_string \"111111"\))))
		(_sig(_int zero -1 0 94(_arch(_uni))))
		(_sig(_int s_stall -1 0 97(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 103(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 125(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 28 0 122(_arch(_uni))))
		(_type(_int ~ANONYMOUS~37 0 172(_array -1((_dto i 152 i 0)))))
		(_sig(_int ~ANONYMOUS~36 29 0 169(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__122(_arch 1 0 122(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__136(_arch 2 0 136(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__169(_arch 3 0 169(_assignment(_alias((~ANONYMOUS~36)(jump)(alusrc)(alucontrol)(branch)(s_preview)(memwrite)(memtoreg)(regwrite)(pcrecover)(s_if(d_25_16))(srca)(writedata)(signimm)(writereg)))(_trgt(49))(_sens(6)(7)(8)(9)(12)(13)(14)(17)(19)(20)(22)(25)(31)(35(d_25_16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 8 -1)
)
I 000047 55 2681          1542177412160 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542177412161 2018.11.14 04:36:52)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 10141617464711071541024a171643164316151712)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 4699          1542177412166 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542177412167 2018.11.14 04:36:52)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 20247124297674372721647a782720272326742629)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1542177412172 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542177412173 2018.11.14 04:36:52)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 20252124767674372625667b712724267627202724)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1542177412178 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542177412179 2018.11.14 04:36:52)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 20252124257677372672327a742675262326282724)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
V 000047 55 1156          1542177461681 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1542177461682 2018.11.14 04:37:41)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 8bd889858ddcda9ddedf9fd18e8d8e8ddf8d8f8ddf)
	(_ent
		(_time 1542167960792)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 1618          1542177461701 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1542177461702 2018.11.14 04:37:41)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9bc99f94ccccc88d9f9e82c1999d9e9c999d9e9d9c)
	(_ent
		(_time 1542167960871)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
V 000047 55 1258          1542177461713 behave
(_unit VHDL(signext 0 4(behave 0 10))
	(_version vde)
	(_time 1542177461714 2018.11.14 04:37:41)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code aaf8affdf2fdf9bcfeacbff1f3adaeada9aca3acad)
	(_ent
		(_time 1542167960898)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_sig(_int s_0 2 0 11(_arch(_uni))))
		(_sig(_int s_1 2 0 11(_arch(_uni))))
		(_sig(_int s_temp 2 0 11(_arch(_uni))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)))))
			(line__16(_arch 2 0 16(_assignment(_trgt(5))(_sens(3)(4)(0(15))))))
			(line__17(_arch 3 0 17(_assignment(_trgt(2))(_sens(3)(5)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . behave 4 -1)
)
V 000047 55 739           1542177461726 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1542177461727 2018.11.14 04:37:41)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code bae8bfeeb8e8ecadb9edf9e5e9bdb9bce9b9b8bdb9)
	(_ent
		(_time 1542167960910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
V 000054 55 1130          1542177461737 registrador_n
(_unit VHDL(registrador_n 0 9(registrador_n 0 16))
	(_version vde)
	(_time 1542177461738 2018.11.14 04:37:41)
	(_source(\./../src/registrador_n.vhd\))
	(_parameters tan)
	(_code bae8beeeeeede9acb2baa9e1efbdb8bcbbbcbebcec)
	(_ent
		(_time 1542167960885)
	)
	(_object
		(_gen(_int N -1 0 10 \8\ (_ent gms((i 8)))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_port(_int clear -2 0 11(_ent(_in))))
		(_port(_int enable -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int D 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int Q 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 17(_array -2((_dto c 3 i 0)))))
		(_sig(_int IQ 2 0 17(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . registrador_n 4 -1)
)
V 000054 55 779           1542177461749 registrador_1
(_unit VHDL(registrador_1 0 9(registrador_1 0 15))
	(_version vde)
	(_time 1542177461750 2018.11.14 04:37:41)
	(_source(\./../src/registrador_1.vhd\))
	(_parameters tan)
	(_code ca98ce9f9e9d99dcc2cbd9919fcdc8cccbcccecc9c)
	(_ent
		(_time 1542174359607)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int clear -1 0 10(_ent(_in))))
		(_port(_int enable -1 0 10(_ent(_in))))
		(_port(_int D -1 0 11(_ent(_in))))
		(_port(_int Q -1 0 12(_ent(_out))))
		(_sig(_int IQ -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . registrador_1 1 -1)
)
V 000047 55 1547          1542177461760 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1542177461761 2018.11.14 04:37:41)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d98a8b8bd18e84cf8d89cd838ddfdadf8ddfd8dfd0)
	(_ent
		(_time 1542167960832)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14(_array -1((_dto i 9 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(10))(_sens(0)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 514)
		(33751555 33686274 514)
		(33751554 33686019 514)
		(50463234 33686018 515)
		(33751555 33686018 514)
		(33686018 33751554 514)
		(33751555 50463234 771)
		(33686018 33686018 514)
		(134744072 134744072 2056)
	)
	(_model . behave 2 -1)
)
V 000047 55 891           1542177461771 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1542177461772 2018.11.14 04:37:41)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e9babbbbe5bfb5faebbcadb2bdeee1eaebefbdeeec)
	(_ent
		(_time 1542167960856)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
V 000047 55 6602          1542177461789 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1542177461790 2018.11.14 04:37:41)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code f9aaf6a9a4aea8efaeffe0a3fcfffcffadfff0ffad)
	(_ent
		(_time 1542167960817)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
V 000047 55 1548          1542177461808 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1542177461809 2018.11.14 04:37:41)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 085b0e0e535e591e085c4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1542167960738)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
V 000047 55 963           1542177461822 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1542177461823 2018.11.14 04:37:41)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 184b1e1f434e490e1d170d424a1e191e4b1f1d1e1c)
	(_ent
		(_time 1542167960752)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(771)
		(131842)
		(131843)
		(197122)
		(131586)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
V 000047 55 779           1542177461837 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1542177461838 2018.11.14 04:37:41)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 27742123247077312272357d772123212321222025)
	(_ent
		(_time 1542167960716)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 13029         1542177461849 struct
(_unit VHDL(datapath 0 4(struct 0 25))
	(_version vde)
	(_time 1542177461850 2018.11.14 04:37:41)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 37643432316167216439276d673033313f31333136)
	(_ent
		(_time 1542173282094)
	)
	(_comp
		(adder
			(_object
				(_port(_int a 12 0 42(_ent (_in))))
				(_port(_int b 12 0 42(_ent (_in))))
				(_port(_int y 13 0 43(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 57(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 58(_array -1((_dto c 6 i 0)))))
				(_port(_int d0 30 0 58(_ent (_in))))
				(_port(_int d1 30 0 58(_ent (_in))))
				(_port(_int s -1 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 60(_array -1((_dto c 7 i 0)))))
				(_port(_int y 31 0 60(_ent (_out))))
			)
		)
		(registrador_n
			(_object
				(_gen(_int N -2 0 64(_ent((i 8)))))
				(_port(_int clock -1 0 65(_ent (_in))))
				(_port(_int clear -1 0 65(_ent (_in))))
				(_port(_int enable -1 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 66(_array -1((_dto c 8 i 0)))))
				(_port(_int D 30 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 67(_array -1((_dto c 9 i 0)))))
				(_port(_int Q 31 0 67(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 34(_ent (_in))))
				(_port(_int we3 -1 0 35(_ent (_in))))
				(_port(_int ra1 9 0 36(_ent (_in))))
				(_port(_int ra2 9 0 36(_ent (_in))))
				(_port(_int wa3 9 0 36(_ent (_in))))
				(_port(_int wd3 10 0 37(_ent (_in))))
				(_port(_int rd1 11 0 38(_ent (_out))))
				(_port(_int rd2 11 0 38(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 16 0 52(_ent (_in))))
				(_port(_int c -1 0 53(_ent (_in))))
				(_port(_int y 17 0 54(_ent (_out))))
			)
		)
		(registrador_1
			(_object
				(_port(_int clock -1 0 71(_ent (_in))))
				(_port(_int clear -1 0 71(_ent (_in))))
				(_port(_int enable -1 0 71(_ent (_in))))
				(_port(_int D -1 0 72(_ent (_in))))
				(_port(_int Q -1 0 73(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 14 0 47(_ent (_in))))
				(_port(_int y 15 0 48(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 6 0 27(_ent (_in))))
				(_port(_int b 6 0 27(_ent (_in))))
				(_port(_int alucontrol 7 0 28(_ent (_in))))
				(_port(_int result 8 0 29(_ent (_buffer))))
				(_port(_int zero -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst pcadd1 0 100(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcmux1 0 103(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(~ANONYMOUS~0))
			((y)(pc_aux1))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux2 0 107(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux1))
			((d1)(pcjump))
			((s)(jump))
			((y)(pc_aux2))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux3 0 111(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pc_aux2))
			((d1)(pcrecover))
			((s)(s_recover))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcreg 0 115(_comp registrador_n)
		(_gen
			((N)((i 32)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(pcnext))
			((Q)(pc))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 32)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst IF_reg 0 122(_comp registrador_n)
		(_gen
			((N)((i 64)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableid))
			((D)(~ANONYMOUS~31))
			((Q)(s_if))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 64)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst rf 0 133(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(s_if(d_25_21)))
			((ra2)(s_if(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 143(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(s_if(d_20_16)))
			((d1)(s_if(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 150(_comp signext)
		(_port
			((a)(s_if(d_15_0)))
			((c)(c))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst previewreg 0 153(_comp registrador_1)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)((i 3)))
			((D)(s_result))
			((Q)(s_preview))
		)
		(_use(_ent . registrador_1)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst immsh 0 157(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 160(_comp adder)
		(_port
			((a)(s_if(d_63_32)))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcrecovermux 0 163(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcbranch))
			((d1)(s_if(d_63_32)))
			((s)(s_preview))
			((y)(pcrecover))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst ID_reg 0 172(_comp registrador_n)
		(_gen
			((N)((i 153)))
		)
		(_port
			((clock)(clk))
			((clear)(reset))
			((enable)(enableif))
			((D)(~ANONYMOUS~37))
			((Q)(s_id))
		)
		(_use(_ent . registrador_n)
			(_gen
				((N)((i 153)))
			)
			(_port
				((clock)(clock))
				((clear)(clear))
				((enable)(enable))
				((D)(D))
				((Q)(Q))
			)
		)
	)
	(_inst resmux 0 180(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 184(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 186(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12(_array -1((_dto i 5 i 0)))))
		(_port(_int op 2 0 12(_ent(_out))))
		(_port(_int funct 2 0 12(_ent(_out))))
		(_port(_int memtoreg -1 0 13(_ent(_in))))
		(_port(_int memwrite -1 0 13(_ent(_in))))
		(_port(_int branch -1 0 14(_ent(_in))))
		(_port(_int alusrc -1 0 14(_ent(_in))))
		(_port(_int c -1 0 14(_ent(_in))))
		(_port(_int regdst -1 0 15(_ent(_in))))
		(_port(_int regwrite -1 0 15(_ent(_in))))
		(_port(_int jump -1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 3 0 17(_ent(_in))))
		(_port(_int memwritepip -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 21(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 4 0 21(_ent(_buffer))))
		(_port(_int writedata 4 0 21(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 22(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 5 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 36(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 43(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 47(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 48(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 52(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 54(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 18 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 77(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 77(_arch(_uni))))
		(_sig(_int signimmsh 19 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 78(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 78(_arch(_uni))))
		(_sig(_int srcb 20 0 78(_arch(_uni))))
		(_sig(_int result 20 0 78(_arch(_uni))))
		(_sig(_int s_preview -1 0 81(_arch(_uni))))
		(_sig(_int s_recover -1 0 81(_arch(_uni))))
		(_sig(_int s_result -1 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcplus4 21 0 82(_arch(_uni))))
		(_sig(_int pcbranch 21 0 82(_arch(_uni))))
		(_sig(_int pcjump 21 0 82(_arch(_uni))))
		(_sig(_int pcrecover 21 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_aux1 22 0 83(_arch(_uni))))
		(_sig(_int pc_aux2 22 0 83(_arch(_uni))))
		(_sig(_int pcnext 22 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 86(_array -1((_dto i 63 i 0)))))
		(_sig(_int s_if 23 0 86(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{152~downto~0}~13 0 87(_array -1((_dto i 152 i 0)))))
		(_sig(_int s_id 24 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{107~downto~0}~13 0 88(_array -1((_dto i 107 i 0)))))
		(_sig(_int s_ex 25 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{70~downto~0}~13 0 89(_array -1((_dto i 70 i 0)))))
		(_sig(_int s_mem 26 0 89(_arch(_uni))))
		(_sig(_int enablepc -1 0 92(_arch(_uni))))
		(_sig(_int enableif -1 0 92(_arch(_uni))))
		(_sig(_int enableid -1 0 92(_arch(_uni))))
		(_sig(_int flushif -1 0 92(_arch(_uni))))
		(_sig(_int flushid -1 0 92(_arch(_uni))))
		(_sig(_int flushex -1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 93(_array -1((_dto i 5 i 0)))))
		(_cnst(_int c_flushif 27 0 93(_arch(_string \"111111"\))))
		(_sig(_int zero -1 0 94(_arch(_uni))))
		(_sig(_int s_stall -1 0 97(_arch(_uni))))
		(_sig(_int ~ANONYMOUS~0 -1 0 103(_arch(_uni))))
		(_type(_int ~ANONYMOUS~32 0 125(_array -1((_dto i 63 i 0)))))
		(_sig(_int ~ANONYMOUS~31 28 0 122(_arch(_uni))))
		(_type(_int ~ANONYMOUS~38 0 175(_array -1((_dto i 152 i 0)))))
		(_sig(_int ~ANONYMOUS~37 29 0 172(_arch(_uni))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(47))(_sens(8)(25)))))
			(line__122(_arch 1 0 122(_assignment(_alias((~ANONYMOUS~31)(pcplus4)(instr)))(_trgt(48))(_sens(3)(28)))))
			(line__129(_arch 2 0 129(_assignment(_alias((op)(s_if(d_31_26))))(_trgt(4))(_sens(35(d_31_26))))))
			(line__130(_arch 3 0 130(_assignment(_alias((funct)(s_if(d_5_0))))(_trgt(5))(_sens(35(d_5_0))))))
			(line__139(_arch 4 0 139(_assignment(_trgt(30))(_sens(28(d_31_28))(35(d_25_0))))))
			(line__172(_arch 5 0 172(_assignment(_alias((~ANONYMOUS~37)(jump)(alusrc)(alucontrol)(branch)(s_preview)(memwrite)(memtoreg)(regwrite)(pcrecover)(s_if(d_25_16))(srca)(writedata)(signimm)(writereg)))(_trgt(49))(_sens(6)(7)(8)(9)(12)(13)(14)(17)(19)(20)(22)(25)(31)(35(d_25_16))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 10 -1)
)
V 000047 55 2681          1542177461864 struct
(_unit VHDL(controller 0 4(struct 0 14))
	(_version vde)
	(_time 1542177461865 2018.11.14 04:37:41)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 47144345161046504216551d404114411441424045)
	(_ent
		(_time 1542170990554)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int branch -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int c -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int aluop 3 0 21(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 31(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 33(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 21(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 4699          1542177461870 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1542177461871 2018.11.14 04:37:41)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 47141445491113504046031d1f404740444113414e)
	(_ent
		(_time 1542167960848)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int memtoreg -1 0 16(_ent (_out))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int branch -1 0 17(_ent (_out))))
				(_port(_int alusrc -1 0 17(_ent (_out))))
				(_port(_int c -1 0 17(_ent (_out))))
				(_port(_int regdst -1 0 18(_ent (_out))))
				(_port(_int regwrite -1 0 18(_ent (_out))))
				(_port(_int jump -1 0 19(_ent (_out))))
				(_port(_int alucontrol 5 0 20(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int pc 6 0 27(_ent (_buffer))))
				(_port(_int instr 7 0 28(_ent (_in))))
				(_port(_int op 8 0 31(_ent (_out))))
				(_port(_int funct 8 0 31(_ent (_out))))
				(_port(_int memtoreg -1 0 32(_ent (_in))))
				(_port(_int memwrite -1 0 32(_ent (_in))))
				(_port(_int branch -1 0 33(_ent (_in))))
				(_port(_int alusrc -1 0 33(_ent (_in))))
				(_port(_int c -1 0 33(_ent (_in))))
				(_port(_int regdst -1 0 34(_ent (_in))))
				(_port(_int regwrite -1 0 34(_ent (_in))))
				(_port(_int jump -1 0 35(_ent (_in))))
				(_port(_int alucontrol 9 0 36(_ent (_in))))
				(_port(_int memwritepip -1 0 39(_ent (_out))))
				(_port(_int aluout 10 0 40(_ent (_buffer))))
				(_port(_int writedata 10 0 40(_ent (_buffer))))
				(_port(_int readdata 11 0 41(_ent (_in))))
			)
		)
	)
	(_inst cont 0 49(_comp controller)
		(_port
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 54(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((op)(op))
			((funct)(funct))
			((memtoreg)(memtoreg))
			((memwrite)(s_memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((c)(c))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((memwritepip)(memwrite))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 31(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 44(_arch(_uni))))
		(_sig(_int alusrc -1 0 44(_arch(_uni))))
		(_sig(_int regdst -1 0 44(_arch(_uni))))
		(_sig(_int regwrite -1 0 44(_arch(_uni))))
		(_sig(_int jump -1 0 44(_arch(_uni))))
		(_sig(_int branch -1 0 44(_arch(_uni))))
		(_sig(_int c -1 0 44(_arch(_uni))))
		(_sig(_int s_memwrite -1 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 45(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 12 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 46(_array -1((_dto i 5 i 0)))))
		(_sig(_int op 13 0 46(_arch(_uni))))
		(_sig(_int funct 13 0 46(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000045 55 2908          1542177461876 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1542177461877 2018.11.14 04:37:41)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 47154445161113504142011c164043411140474043)
	(_ent
		(_time 1542167960936)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
V 000045 55 1738          1542177461882 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1542177461883 2018.11.14 04:37:41)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 56045555550001415004440c0250035055505e5152)
	(_ent
		(_time 1542167960923)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
