Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed May 10 20:30:22 2023
| Host         : VM5818-Ubuntu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: cpu/Program_Counter/pc_cur_reg[9]/Q (HIGH)

 There are 1280 register/latch pins with no clock driven by root clock pin: pdu/control/cpu_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4356 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.442        0.000                      0                 1065        0.054        0.000                      0                 1065        4.500        0.000                       0                   718  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.442        0.000                      0                 1065        0.054        0.000                      0                 1065        4.500        0.000                       0                   718  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 2.015ns (32.086%)  route 4.265ns (67.914%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.360    10.306    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.430 f  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.284    10.714    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.838 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.650    11.487    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X44Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.488    14.910    pdu/control/clk_IBUF_BUFG
    SLICE_X44Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[3]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X44Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.929    pdu/control/FSM_sequential_main_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.015ns (31.918%)  route 4.298ns (68.082%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.360    10.306    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.430 f  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.284    10.714    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.838 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.683    11.520    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X42Y118        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.489    14.911    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y118        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[4]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X42Y118        FDRE (Setup_fdre_C_CE)      -0.169    14.966    pdu/control/FSM_sequential_main_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.015ns (32.752%)  route 4.137ns (67.248%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.360    10.306    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.430 f  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.284    10.714    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.838 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.522    11.360    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X40Y119        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.491    14.913    pdu/control/clk_IBUF_BUFG
    SLICE_X40Y119        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[5]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X40Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.932    pdu/control/FSM_sequential_main_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 2.015ns (32.817%)  route 4.125ns (67.183%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.360    10.306    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.430 f  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.284    10.714    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.838 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.510    11.347    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X44Y121        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.487    14.909    pdu/control/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X44Y121        FDRE (Setup_fdre_C_CE)      -0.205    14.928    pdu/control/FSM_sequential_main_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.015ns (32.776%)  route 4.133ns (67.224%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.360    10.306    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.430 f  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.284    10.714    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.838 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.517    11.355    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X42Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.488    14.910    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[0]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X42Y120        FDRE (Setup_fdre_C_CE)      -0.169    14.965    pdu/control/FSM_sequential_main_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.015ns (32.724%)  route 4.143ns (67.276%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 f  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 f  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.299    10.245    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.369 r  pdu/control/FSM_sequential_main_current_state[1]_i_4/O
                         net (fo=1, routed)           0.493    10.862    pdu/control/FSM_sequential_main_current_state[1]_i_4_n_0
    SLICE_X41Y120        LUT6 (Prop_lut6_I2_O)        0.124    10.986 r  pdu/control/FSM_sequential_main_current_state[1]_i_1/O
                         net (fo=1, routed)           0.379    11.365    pdu/control/FSM_sequential_main_current_state[1]_i_1_n_0
    SLICE_X41Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.491    14.913    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y120        FDRE (Setup_fdre_C_D)       -0.067    15.070    pdu/control/FSM_sequential_main_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.015ns (33.627%)  route 3.977ns (66.373%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.360    10.306    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X40Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.430 f  pdu/control/FSM_sequential_main_current_state[5]_i_5/O
                         net (fo=1, routed)           0.284    10.714    pdu/control/FSM_sequential_main_current_state[5]_i_5_n_0
    SLICE_X39Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.838 r  pdu/control/FSM_sequential_main_current_state[5]_i_1/O
                         net (fo=6, routed)           0.362    11.199    pdu/control/FSM_sequential_main_current_state[5]_i_1_n_0
    SLICE_X41Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.491    14.913    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X41Y120        FDRE (Setup_fdre_C_CE)      -0.205    14.932    pdu/control/FSM_sequential_main_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.952ns (15.719%)  route 5.104ns (84.281%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.610     5.212    pdu/control/clk_IBUF_BUFG
    SLICE_X41Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  pdu/control/FSM_sequential_main_current_state_reg[1]/Q
                         net (fo=102, routed)         2.306     7.974    pdu/control/uart_out/FSM_sequential_uout_current_state_reg[0]_rep__0_0[1]
    SLICE_X56Y135        LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  pdu/control/uart_out/FSM_sequential_uout_current_state[1]_i_7/O
                         net (fo=1, routed)           0.300     8.398    pdu/control/uart_out/uout_next_state__0[0]
    SLICE_X55Y135        LUT6 (Prop_lut6_I5_O)        0.124     8.522 r  pdu/control/uart_out/FSM_sequential_uout_current_state[1]_i_5/O
                         net (fo=1, routed)           0.935     9.457    pdu/control/uart_out/FSM_sequential_uout_current_state[1]_i_5_n_0
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  pdu/control/uart_out/FSM_sequential_uout_current_state[1]_i_4/O
                         net (fo=6, routed)           0.952    10.533    pdu/control/uart_out/FSM_sequential_uout_current_state[1]_i_4_n_0
    SLICE_X56Y135        LUT6 (Prop_lut6_I4_O)        0.124    10.657 r  pdu/control/uart_out/FSM_sequential_uout_current_state[1]_rep_i_1/O
                         net (fo=1, routed)           0.612    11.269    pdu/control/uart_out/FSM_sequential_uout_current_state[1]_rep_i_1_n_0
    SLICE_X56Y135        FDRE                                         r  pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.484    14.906    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X56Y135        FDRE                                         r  pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]_rep/C
                         clock pessimism              0.188    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X56Y135        FDRE (Setup_fdre_C_D)       -0.016    15.043    pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 pdu/control/FSM_sequential_main_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 1.306ns (21.527%)  route 4.761ns (78.473%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y121        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/FSM_sequential_main_current_state_reg[2]/Q
                         net (fo=103, routed)         1.708     7.371    pdu/control/uart_out/FSM_sequential_uout_current_state_reg[0]_rep__0_0[2]
    SLICE_X55Y135        LUT2 (Prop_lut2_I0_O)        0.152     7.523 r  pdu/control/uart_out/cpu_clk_conter[20]_i_10/O
                         net (fo=3, routed)           1.358     8.881    pdu/control/uart_out_n_28
    SLICE_X47Y121        LUT6 (Prop_lut6_I5_O)        0.326     9.207 r  pdu/control/FSM_sequential_main_current_state[2]_i_8/O
                         net (fo=1, routed)           0.520     9.728    pdu/control/FSM_sequential_main_current_state[2]_i_8_n_0
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.852 r  pdu/control/FSM_sequential_main_current_state[2]_i_4/O
                         net (fo=1, routed)           0.492    10.344    pdu/rcv/FSM_sequential_main_current_state_reg[2]
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.468 r  pdu/rcv/FSM_sequential_main_current_state[2]_i_2/O
                         net (fo=1, routed)           0.297    10.765    pdu/rcv/FSM_sequential_main_current_state[2]_i_2_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.889 r  pdu/rcv/FSM_sequential_main_current_state[2]_i_1/O
                         net (fo=1, routed)           0.385    11.274    pdu/control/D[1]
    SLICE_X44Y121        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.487    14.909    pdu/control/clk_IBUF_BUFG
    SLICE_X44Y121        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[2]/C
                         clock pessimism              0.298    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X44Y121        FDRE (Setup_fdre_C_D)       -0.067    15.105    pdu/control/FSM_sequential_main_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 pdu/control/bp_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/FSM_sequential_main_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 2.139ns (35.164%)  route 3.944ns (64.836%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.605     5.207    pdu/control/clk_IBUF_BUFG
    SLICE_X49Y129        FDRE                                         r  pdu/control/bp_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.456     5.663 r  pdu/control/bp_pc_reg[2]/Q
                         net (fo=8, routed)           1.521     7.184    pdu/control/bp_pc_reg_n_0_[2]
    SLICE_X51Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.308 r  pdu/control/main_next_state3_carry_i_4/O
                         net (fo=1, routed)           0.000     7.308    pdu/control/main_next_state3_carry_i_4_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.840 r  pdu/control/main_next_state3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.840    pdu/control/main_next_state3_carry_n_0
    SLICE_X51Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  pdu/control/main_next_state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.954    pdu/control/main_next_state3_carry__0_n_0
    SLICE_X51Y140        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.182 r  pdu/control/main_next_state3_carry__1/CO[2]
                         net (fo=1, routed)           0.451     8.633    cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_5[0]
    SLICE_X48Y140        LUT5 (Prop_lut5_I0_O)        0.313     8.946 r  cpu/Program_Counter/FSM_sequential_main_current_state[5]_i_17/O
                         net (fo=3, routed)           1.099    10.045    pdu/control/FSM_sequential_main_current_state_reg[1]_2
    SLICE_X45Y121        LUT6 (Prop_lut6_I2_O)        0.124    10.169 r  pdu/control/FSM_sequential_main_current_state[0]_i_9/O
                         net (fo=1, routed)           0.433    10.602    pdu/control/FSM_sequential_main_current_state[0]_i_9_n_0
    SLICE_X45Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  pdu/control/FSM_sequential_main_current_state[0]_i_3/O
                         net (fo=1, routed)           0.440    11.166    pdu/rcv/FSM_sequential_main_current_state_reg[0]
    SLICE_X42Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.290 r  pdu/rcv/FSM_sequential_main_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.290    pdu/control/D[0]
    SLICE_X42Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         1.488    14.910    pdu/control/clk_IBUF_BUFG
    SLICE_X42Y120        FDRE                                         r  pdu/control/FSM_sequential_main_current_state_reg[0]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X42Y120        FDRE (Setup_fdre_C_D)        0.077    15.211    pdu/control/FSM_sequential_main_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  3.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.021 r  pdu/control/i_/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     2.021    pdu/control/uart_out/counter_10000T_reg[15]_0[0]
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[12]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.034 r  pdu/control/i_/i_/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     2.034    pdu/control/uart_out/counter_10000T_reg[15]_0[2]
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[14]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pdu/rcv/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rcv/div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.187ns (42.795%)  route 0.250ns (57.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.552     1.471    pdu/rcv/clk_IBUF_BUFG
    SLICE_X51Y118        FDRE                                         r  pdu/rcv/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pdu/rcv/div_cnt_reg[6]/Q
                         net (fo=9, routed)           0.250     1.862    pdu/rcv/div_cnt_reg[6]
    SLICE_X52Y118        LUT5 (Prop_lut5_I2_O)        0.046     1.908 r  pdu/rcv/div_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.908    pdu/rcv/p_0_in__1[9]
    SLICE_X52Y118        FDRE                                         r  pdu/rcv/div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.818     1.984    pdu/rcv/clk_IBUF_BUFG
    SLICE_X52Y118        FDRE                                         r  pdu/rcv/div_cnt_reg[9]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.105     1.838    pdu/rcv/div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.057 r  pdu/control/i_/i_/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     2.057    pdu/control/uart_out/counter_10000T_reg[15]_0[1]
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[13]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.059 r  pdu/control/i_/i_/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     2.059    pdu/control/uart_out/counter_10000T_reg[15]_0[3]
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y150        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[15]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pdu/control/bp_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/code_r25_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.392%)  route 0.263ns (58.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.556     1.475    pdu/control/clk_IBUF_BUFG
    SLICE_X51Y137        FDRE                                         r  pdu/control/bp_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141     1.616 f  pdu/control/bp_pc_reg[14]/Q
                         net (fo=7, routed)           0.263     1.880    pdu/control/uart_out/code_r21_reg[3]_0[14]
    SLICE_X52Y139        LUT6 (Prop_lut6_I3_O)        0.045     1.925 r  pdu/control/uart_out/code_r25[3]_i_1/O
                         net (fo=1, routed)           0.000     1.925    pdu/control/uart_out/code_r25[3]
    SLICE_X52Y139        FDRE                                         r  pdu/control/uart_out/code_r25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.826     1.991    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X52Y139        FDRE                                         r  pdu/control/uart_out/code_r25_reg[3]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X52Y139        FDRE (Hold_fdre_C_D)         0.092     1.832    pdu/control/uart_out/code_r25_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.076%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.008 r  pdu/control/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.008    pdu/control/i_/i_/i__carry__2_n_0
    SLICE_X60Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.061 r  pdu/control/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000     2.061    pdu/control/uart_out/counter_10000T_reg[19]_1[0]
    SLICE_X60Y151        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y151        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[16]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.008 r  pdu/control/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.008    pdu/control/i_/i_/i__carry__2_n_0
    SLICE_X60Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.074 r  pdu/control/i_/i_/i__carry__3/O[2]
                         net (fo=1, routed)           0.000     2.074    pdu/control/uart_out/counter_10000T_reg[19]_1[2]
    SLICE_X60Y151        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y151        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[18]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pdu/control/bp_pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/code_r24_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.061%)  route 0.276ns (56.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.557     1.476    pdu/control/clk_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  pdu/control/bp_pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y139        FDRE (Prop_fdre_C_Q)         0.164     1.640 f  pdu/control/bp_pc_reg[17]/Q
                         net (fo=7, routed)           0.276     1.917    pdu/control/uart_out/code_r21_reg[3]_0[17]
    SLICE_X53Y140        LUT6 (Prop_lut6_I4_O)        0.045     1.962 r  pdu/control/uart_out/code_r24[3]_i_1/O
                         net (fo=1, routed)           0.000     1.962    pdu/control/uart_out/code_r24[3]
    SLICE_X53Y140        FDRE                                         r  pdu/control/uart_out/code_r24_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.826     1.992    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X53Y140        FDRE                                         r  pdu/control/uart_out/code_r24_reg[3]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X53Y140        FDRE (Hold_fdre_C_D)         0.092     1.833    pdu/control/uart_out/code_r24_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pdu/control/uart_out/counter_10000T_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/control/uart_out/counter_10000T_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.561     1.480    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y148        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y148        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/control/uart_out/counter_10000T_reg[6]/Q
                         net (fo=4, routed)           0.127     1.771    pdu/control/counter_10000T_reg[6]
    SLICE_X60Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.927 r  pdu/control/i_/i_/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.927    pdu/control/i_/i_/i__carry__0_n_0
    SLICE_X60Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.967 r  pdu/control/i_/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.968    pdu/control/i_/i_/i__carry__1_n_0
    SLICE_X60Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.008 r  pdu/control/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.008    pdu/control/i_/i_/i__carry__2_n_0
    SLICE_X60Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.097 r  pdu/control/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     2.097    pdu/control/uart_out/counter_10000T_reg[19]_1[1]
    SLICE_X60Y151        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=717, routed)         0.918     2.083    pdu/control/uart_out/clk_IBUF_BUFG
    SLICE_X60Y151        FDRE                                         r  pdu/control/uart_out/counter_10000T_reg[17]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y151        FDRE (Hold_fdre_C_D)         0.134     1.967    pdu/control/uart_out/counter_10000T_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y135   pdu/control/uart_out/FSM_sequential_uout_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y136   pdu/control/uart_out/FSM_sequential_uout_current_state_reg[0]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y136   pdu/control/uart_out/FSM_sequential_uout_current_state_reg[0]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y136   pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y135   pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y136   pdu/control/uart_out/FSM_sequential_uout_current_state_reg[1]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y143   pdu/control/uart_out/code_r9_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y147   pdu/control/uart_out/counter_10000T_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y149   pdu/control/uart_out/counter_10000T_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y140   pdu/mmp/btn_status_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y140   pdu/mmp/btn_status_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y141   pdu/mmp/btn_status_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y140   pdu/mmp/btn_status_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y140   pdu/mmp/btn_status_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   pdu/mmp/led0_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y139   pdu/mmp/led2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y139   pdu/mmp/led2_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y139   pdu/mmp/led2_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121   pdu/rcv/din_reg_4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y147   pdu/control/uart_out/counter_10000T_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y149   pdu/control/uart_out/counter_10000T_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y149   pdu/control/uart_out/counter_10000T_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   pdu/control/uart_out/counter_10000T_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   pdu/control/uart_out/counter_10000T_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   pdu/control/uart_out/counter_10000T_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   pdu/control/uart_out/counter_10000T_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y151   pdu/control/uart_out/counter_10000T_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y151   pdu/control/uart_out/counter_10000T_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y151   pdu/control/uart_out/counter_10000T_reg[18]/C



