set_property PACKAGE_PIN J19 [get_ports CLK_IN1_D_0_clk_p]

set_property IOSTANDARD LVDS [get_ports CLK_IN1_D_0_clk_p]
set_property IOSTANDARD LVDS [get_ports CLK_IN1_D_0_clk_n]

set_property IOSTANDARD LVCMOS18 [get_ports CH0_TRG_VALID]
set_property IOSTANDARD LVCMOS18 [get_ports CH1_TRG_VALID]
set_property PACKAGE_PIN AR16 [get_ports CH0_TRG_VALID]
set_property PACKAGE_PIN AP13 [get_ports CH1_TRG_VALID]
set_property PACKAGE_PIN AP15 [get_ports locked_0]
set_property IOSTANDARD LVCMOS18 [get_ports locked_0]
set_property PACKAGE_PIN AP16 [get_ports LED_OUT_0]
set_property IOSTANDARD LVCMOS18 [get_ports LED_OUT_0]

set_property PACKAGE_PIN AF16 [get_ports CH0_EXT_READY]
set_property IOSTANDARD LVCMOS18 [get_ports CH0_EXT_READY]
set_property PACKAGE_PIN AF17 [get_ports CH1_EXT_READY]
set_property IOSTANDARD LVCMOS18 [get_ports CH1_EXT_READY]






create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 128 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[0]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[1]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[2]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[3]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[4]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[5]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[6]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[7]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[8]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[9]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[10]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[11]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[12]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[13]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[14]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[15]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[16]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[17]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[18]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[19]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[20]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[21]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[22]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[23]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[24]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[25]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[26]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[27]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[28]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[29]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[30]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[31]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[32]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[33]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[34]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[35]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[36]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[37]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[38]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[39]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[40]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[41]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[42]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[43]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[44]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[45]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[46]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[47]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[48]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[49]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[50]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[51]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[52]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[53]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[54]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[55]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[56]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[57]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[58]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[59]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[60]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[61]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[62]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[63]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[64]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[65]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[66]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[67]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[68]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[69]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[70]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[71]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[72]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[73]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[74]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[75]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[76]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[77]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[78]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[79]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[80]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[81]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[82]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[83]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[84]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[85]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[86]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[87]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[88]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[89]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[90]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[91]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[92]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[93]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[94]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[95]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[96]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[97]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[98]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[99]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[100]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[101]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[102]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[103]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[104]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[105]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[106]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[107]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[108]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[109]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[110]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[111]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[112]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[113]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[114]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[115]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[116]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[117]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[118]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[119]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[120]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[121]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[122]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[123]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[124]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[125]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[126]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 12 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[0]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[1]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[2]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[3]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[4]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[5]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[6]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[7]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[8]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[9]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[10]} {design_1_i/MinimumTrigger_1/inst/TriggerLogic/baseline[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 128 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[0]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[1]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[2]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[3]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[4]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[5]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[6]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[7]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[8]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[9]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[10]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[11]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[12]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[13]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[14]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[15]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[16]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[17]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[18]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[19]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[20]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[21]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[22]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[23]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[24]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[25]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[26]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[27]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[28]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[29]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[30]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[31]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[32]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[33]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[34]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[35]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[36]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[37]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[38]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[39]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[40]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[41]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[42]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[43]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[44]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[45]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[46]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[47]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[48]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[49]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[50]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[51]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[52]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[53]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[54]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[55]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[56]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[57]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[58]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[59]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[60]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[61]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[62]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[63]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[64]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[65]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[66]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[67]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[68]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[69]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[70]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[71]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[72]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[73]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[74]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[75]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[76]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[77]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[78]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[79]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[80]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[81]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[82]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[83]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[84]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[85]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[86]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[87]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[88]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[89]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[90]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[91]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[92]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[93]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[94]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[95]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[96]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[97]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[98]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[99]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[100]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[101]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[102]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[103]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[104]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[105]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[106]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[107]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[108]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[109]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[110]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[111]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[112]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[113]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[114]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[115]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[116]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[117]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[118]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[119]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[120]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[121]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[122]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[123]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[124]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[125]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[126]} {design_1_i/usp_rf_data_converter_0/m02_axis_tdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 128 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[0]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[1]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[2]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[3]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[4]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[5]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[6]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[7]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[8]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[9]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[10]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[11]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[12]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[13]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[14]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[15]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[16]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[17]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[18]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[19]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[20]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[21]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[22]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[23]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[24]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[25]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[26]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[27]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[28]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[29]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[30]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[31]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[32]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[33]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[34]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[35]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[36]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[37]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[38]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[39]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[40]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[41]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[42]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[43]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[44]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[45]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[46]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[47]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[48]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[49]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[50]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[51]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[52]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[53]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[54]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[55]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[56]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[57]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[58]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[59]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[60]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[61]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[62]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[63]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[64]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[65]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[66]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[67]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[68]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[69]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[70]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[71]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[72]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[73]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[74]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[75]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[76]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[77]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[78]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[79]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[80]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[81]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[82]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[83]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[84]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[85]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[86]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[87]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[88]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[89]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[90]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[91]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[92]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[93]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[94]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[95]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[96]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[97]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[98]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[99]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[100]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[101]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[102]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[103]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[104]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[105]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[106]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[107]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[108]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[109]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[110]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[111]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[112]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[113]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[114]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[115]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[116]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[117]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[118]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[119]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[120]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[121]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[122]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[123]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[124]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[125]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[126]} {design_1_i/usp_rf_data_converter_0/m00_axis_tdata[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 12 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[0]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[1]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[2]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[3]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[4]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[5]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[6]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[7]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[8]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[9]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[10]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/baseline[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 128 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[0]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[1]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[2]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[3]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[4]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[5]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[6]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[7]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[8]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[9]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[10]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[11]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[12]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[13]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[14]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[15]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[16]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[17]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[18]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[19]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[20]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[21]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[22]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[23]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[24]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[25]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[26]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[27]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[28]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[29]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[30]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[31]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[32]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[33]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[34]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[35]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[36]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[37]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[38]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[39]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[40]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[41]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[42]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[43]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[44]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[45]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[46]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[47]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[48]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[49]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[50]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[51]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[52]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[53]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[54]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[55]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[56]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[57]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[58]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[59]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[60]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[61]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[62]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[63]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[64]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[65]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[66]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[67]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[68]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[69]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[70]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[71]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[72]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[73]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[74]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[75]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[76]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[77]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[78]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[79]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[80]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[81]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[82]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[83]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[84]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[85]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[86]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[87]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[88]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[89]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[90]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[91]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[92]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[93]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[94]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[95]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[96]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[97]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[98]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[99]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[100]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[101]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[102]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[103]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[104]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[105]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[106]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[107]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[108]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[109]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[110]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[111]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[112]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[113]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[114]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[115]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[116]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[117]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[118]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[119]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[120]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[121]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[122]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[123]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[124]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[125]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[126]} {design_1_i/MinimumTrigger_0/inst/TriggerLogic/data[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/MinimumTrigger_1/inst/DataFrameGen/triggered_expansion/sig_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/MinimumTrigger_0/inst/DataFrameGen/triggered_expansion/sig_in]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFrameGen_DATA_FIFO_WE]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFrameGen_DATA_FIFO_WE]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFrameGen_INFO_FIFO_WE]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFrameGen_INFO_FIFO_WE]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/AsyncDataFifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/AsyncDataFifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/InfoFifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/InfoFifo_full]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list design_1_i/MinimumTrigger_0/inst/all_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list design_1_i/MinimumTrigger_1/inst/all_ready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/MinimumTrigger_0/inst/TriggerLogic/tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/MinimumTrigger_1/inst/TriggerLogic/tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/InfoFifo/U0/wr_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/AsyncDataFifo/U0/wr_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/AsyncDataFifo/U0/wr_rst_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/InfoFifo/U0/wr_rst_busy]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 64 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/MinimumTrigger_1/DOUT[0]} {design_1_i/MinimumTrigger_1/DOUT[1]} {design_1_i/MinimumTrigger_1/DOUT[2]} {design_1_i/MinimumTrigger_1/DOUT[3]} {design_1_i/MinimumTrigger_1/DOUT[4]} {design_1_i/MinimumTrigger_1/DOUT[5]} {design_1_i/MinimumTrigger_1/DOUT[6]} {design_1_i/MinimumTrigger_1/DOUT[7]} {design_1_i/MinimumTrigger_1/DOUT[8]} {design_1_i/MinimumTrigger_1/DOUT[9]} {design_1_i/MinimumTrigger_1/DOUT[10]} {design_1_i/MinimumTrigger_1/DOUT[11]} {design_1_i/MinimumTrigger_1/DOUT[12]} {design_1_i/MinimumTrigger_1/DOUT[13]} {design_1_i/MinimumTrigger_1/DOUT[14]} {design_1_i/MinimumTrigger_1/DOUT[15]} {design_1_i/MinimumTrigger_1/DOUT[16]} {design_1_i/MinimumTrigger_1/DOUT[17]} {design_1_i/MinimumTrigger_1/DOUT[18]} {design_1_i/MinimumTrigger_1/DOUT[19]} {design_1_i/MinimumTrigger_1/DOUT[20]} {design_1_i/MinimumTrigger_1/DOUT[21]} {design_1_i/MinimumTrigger_1/DOUT[22]} {design_1_i/MinimumTrigger_1/DOUT[23]} {design_1_i/MinimumTrigger_1/DOUT[24]} {design_1_i/MinimumTrigger_1/DOUT[25]} {design_1_i/MinimumTrigger_1/DOUT[26]} {design_1_i/MinimumTrigger_1/DOUT[27]} {design_1_i/MinimumTrigger_1/DOUT[28]} {design_1_i/MinimumTrigger_1/DOUT[29]} {design_1_i/MinimumTrigger_1/DOUT[30]} {design_1_i/MinimumTrigger_1/DOUT[31]} {design_1_i/MinimumTrigger_1/DOUT[32]} {design_1_i/MinimumTrigger_1/DOUT[33]} {design_1_i/MinimumTrigger_1/DOUT[34]} {design_1_i/MinimumTrigger_1/DOUT[35]} {design_1_i/MinimumTrigger_1/DOUT[36]} {design_1_i/MinimumTrigger_1/DOUT[37]} {design_1_i/MinimumTrigger_1/DOUT[38]} {design_1_i/MinimumTrigger_1/DOUT[39]} {design_1_i/MinimumTrigger_1/DOUT[40]} {design_1_i/MinimumTrigger_1/DOUT[41]} {design_1_i/MinimumTrigger_1/DOUT[42]} {design_1_i/MinimumTrigger_1/DOUT[43]} {design_1_i/MinimumTrigger_1/DOUT[44]} {design_1_i/MinimumTrigger_1/DOUT[45]} {design_1_i/MinimumTrigger_1/DOUT[46]} {design_1_i/MinimumTrigger_1/DOUT[47]} {design_1_i/MinimumTrigger_1/DOUT[48]} {design_1_i/MinimumTrigger_1/DOUT[49]} {design_1_i/MinimumTrigger_1/DOUT[50]} {design_1_i/MinimumTrigger_1/DOUT[51]} {design_1_i/MinimumTrigger_1/DOUT[52]} {design_1_i/MinimumTrigger_1/DOUT[53]} {design_1_i/MinimumTrigger_1/DOUT[54]} {design_1_i/MinimumTrigger_1/DOUT[55]} {design_1_i/MinimumTrigger_1/DOUT[56]} {design_1_i/MinimumTrigger_1/DOUT[57]} {design_1_i/MinimumTrigger_1/DOUT[58]} {design_1_i/MinimumTrigger_1/DOUT[59]} {design_1_i/MinimumTrigger_1/DOUT[60]} {design_1_i/MinimumTrigger_1/DOUT[61]} {design_1_i/MinimumTrigger_1/DOUT[62]} {design_1_i/MinimumTrigger_1/DOUT[63]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 64 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {design_1_i/MinimumTrigger_0/DOUT[0]} {design_1_i/MinimumTrigger_0/DOUT[1]} {design_1_i/MinimumTrigger_0/DOUT[2]} {design_1_i/MinimumTrigger_0/DOUT[3]} {design_1_i/MinimumTrigger_0/DOUT[4]} {design_1_i/MinimumTrigger_0/DOUT[5]} {design_1_i/MinimumTrigger_0/DOUT[6]} {design_1_i/MinimumTrigger_0/DOUT[7]} {design_1_i/MinimumTrigger_0/DOUT[8]} {design_1_i/MinimumTrigger_0/DOUT[9]} {design_1_i/MinimumTrigger_0/DOUT[10]} {design_1_i/MinimumTrigger_0/DOUT[11]} {design_1_i/MinimumTrigger_0/DOUT[12]} {design_1_i/MinimumTrigger_0/DOUT[13]} {design_1_i/MinimumTrigger_0/DOUT[14]} {design_1_i/MinimumTrigger_0/DOUT[15]} {design_1_i/MinimumTrigger_0/DOUT[16]} {design_1_i/MinimumTrigger_0/DOUT[17]} {design_1_i/MinimumTrigger_0/DOUT[18]} {design_1_i/MinimumTrigger_0/DOUT[19]} {design_1_i/MinimumTrigger_0/DOUT[20]} {design_1_i/MinimumTrigger_0/DOUT[21]} {design_1_i/MinimumTrigger_0/DOUT[22]} {design_1_i/MinimumTrigger_0/DOUT[23]} {design_1_i/MinimumTrigger_0/DOUT[24]} {design_1_i/MinimumTrigger_0/DOUT[25]} {design_1_i/MinimumTrigger_0/DOUT[26]} {design_1_i/MinimumTrigger_0/DOUT[27]} {design_1_i/MinimumTrigger_0/DOUT[28]} {design_1_i/MinimumTrigger_0/DOUT[29]} {design_1_i/MinimumTrigger_0/DOUT[30]} {design_1_i/MinimumTrigger_0/DOUT[31]} {design_1_i/MinimumTrigger_0/DOUT[32]} {design_1_i/MinimumTrigger_0/DOUT[33]} {design_1_i/MinimumTrigger_0/DOUT[34]} {design_1_i/MinimumTrigger_0/DOUT[35]} {design_1_i/MinimumTrigger_0/DOUT[36]} {design_1_i/MinimumTrigger_0/DOUT[37]} {design_1_i/MinimumTrigger_0/DOUT[38]} {design_1_i/MinimumTrigger_0/DOUT[39]} {design_1_i/MinimumTrigger_0/DOUT[40]} {design_1_i/MinimumTrigger_0/DOUT[41]} {design_1_i/MinimumTrigger_0/DOUT[42]} {design_1_i/MinimumTrigger_0/DOUT[43]} {design_1_i/MinimumTrigger_0/DOUT[44]} {design_1_i/MinimumTrigger_0/DOUT[45]} {design_1_i/MinimumTrigger_0/DOUT[46]} {design_1_i/MinimumTrigger_0/DOUT[47]} {design_1_i/MinimumTrigger_0/DOUT[48]} {design_1_i/MinimumTrigger_0/DOUT[49]} {design_1_i/MinimumTrigger_0/DOUT[50]} {design_1_i/MinimumTrigger_0/DOUT[51]} {design_1_i/MinimumTrigger_0/DOUT[52]} {design_1_i/MinimumTrigger_0/DOUT[53]} {design_1_i/MinimumTrigger_0/DOUT[54]} {design_1_i/MinimumTrigger_0/DOUT[55]} {design_1_i/MinimumTrigger_0/DOUT[56]} {design_1_i/MinimumTrigger_0/DOUT[57]} {design_1_i/MinimumTrigger_0/DOUT[58]} {design_1_i/MinimumTrigger_0/DOUT[59]} {design_1_i/MinimumTrigger_0/DOUT[60]} {design_1_i/MinimumTrigger_0/DOUT[61]} {design_1_i/MinimumTrigger_0/DOUT[62]} {design_1_i/MinimumTrigger_0/DOUT[63]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 1 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list CH0_EXT_READY_IBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 1 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list CH0_TRG_VALID_OBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 1 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list CH1_EXT_READY_IBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list CH1_TRG_VALID_OBUF]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFrameGen_DATA_FIFO_RE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 1 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFrameGen_DATA_FIFO_RE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 1 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFrameGen_INFO_FIFO_RE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 1 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFrameGen_INFO_FIFO_RE]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 1 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFifo/full]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 1 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFifo/full]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list design_1_i/MinimumTrigger_0/inst/FirstDataFrameGen/DataFifo_wr_rst_busy]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list design_1_i/MinimumTrigger_1/inst/FirstDataFrameGen/DataFifo_wr_rst_busy]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_clk_out2]
