;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN 270, 60
	SUB #-0, <-1
	DJN @271, 0
	SLT -170, 130
	SUB <27, 6
	SLT 120, 510
	SLT 120, 510
	SUB #0, -40
	JMN 721, -700
	CMP #-207, <-123
	DJN 270, 60
	CMP @0, @3
	DJN 270, 60
	CMP -200, -103
	SUB #0, -40
	SUB #0, -40
	SUB @8, @502
	SPL @2, -1
	SUB 300, 90
	SUB #271, 0
	ADD #-270, <501
	JMP 285, 434
	SPL 0, <400
	SUB 300, 90
	SUB @0, @3
	SLT 721, -700
	SUB -101, <-1
	SUB -101, <-1
	CMP @0, @2
	SUB @0, @2
	CMP -207, <-123
	MOV 7, <30
	ADD <-127, 150
	ADD <-127, 150
	ADD 270, 60
	SUB 300, 990
	SPL 0, <402
	ADD 210, 60
	ADD 210, 60
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 60
