library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity uptime_counter is

    generic
    (
        gate_delay: time                                := 1 ns;
        width:      positive                            := 64
    );

    port
    (
        rst: in  std_logic                              := 'X';             -- reset
        clk: in  std_logic                              := 'X';             -- clock
        
        cnt: out std_logic_vector((width - 1) downto 0) := (others => '0')  -- clock cycle counter out
    );

end uptime_counter;

architecture rtl of uptime_counter is

signal ctr: std_logic_vector((width - 1) downto 0) := (others => '0')
signal n_ctr: std_logic_vector((width - 1) downto 0) := (others => '0')
begin
process(rst,clk)
begin
if (rst='1') then
cnt <= (others => '0');
elsif clk'event and clk='1' then
cnt 

end process;
end rtl;
