{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767401039250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767401039250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  2 21:43:59 2026 " "Processing started: Fri Jan  2 21:43:59 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767401039250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767401039250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_2 -c projeto_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_2 -c projeto_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767401039251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767401039399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767401039399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767401046096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767401046096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file Acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acumulador " "Found entity 1: Acumulador" {  } { { "Acumulador.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/Acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767401046097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767401046097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767401046157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acumulador Acumulador:InstACC " "Elaborating entity \"Acumulador\" for hierarchy \"Acumulador:InstACC\"" {  } { { "TOP.v" "InstACC" { Text "/home/joao-cerqueira/Documents/ENGG56/TOP.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767401046169 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M Acumulador.v(3) " "Output port \"M\" at Acumulador.v(3) has no driver" {  } { { "Acumulador.v" "" { Text "/home/joao-cerqueira/Documents/ENGG56/Acumulador.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1767401046170 "|TOP|Acumulador:InstACC"}
{ "Warning" "WSGN_EMPTY_SHELL" "Acumulador " "Entity \"Acumulador\" contains only dangling pins" {  } { { "TOP.v" "InstACC" { Text "/home/joao-cerqueira/Documents/ENGG56/TOP.v" 15 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1767401046171 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "InstFSM FSM " "Node instance \"InstFSM\" instantiates undefined entity \"FSM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TOP.v" "InstFSM" { Text "/home/joao-cerqueira/Documents/ENGG56/TOP.v" 18 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1767401046176 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767401046221 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan  2 21:44:06 2026 " "Processing ended: Fri Jan  2 21:44:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767401046221 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767401046221 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767401046221 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767401046221 ""}
