{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635281607111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635281607198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 26 15:53:26 2021 " "Processing started: Tue Oct 26 15:53:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635281607198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281607198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c lab61 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c lab61" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281607198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635281611063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635281611063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/lab61soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/lab61soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc " "Found entity 1: lab61soc" {  } { { "lab61soc/synthesis/lab61soc.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281642551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281642551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab61soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281642617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281642617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab61soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281642689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281642689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_irq_mapper " "Found entity 1: lab61soc_irq_mapper" {  } { { "lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281642739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281642739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0 " "Found entity 1: lab61soc_mm_interconnect_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281642896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281642896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281642959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281642959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab61soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643683 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab61soc_mm_interconnect_0_rsp_mux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: lab61soc_mm_interconnect_0_rsp_demux_004" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab61soc_mm_interconnect_0_rsp_demux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: lab61soc_mm_interconnect_0_cmd_mux_004" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab61soc_mm_interconnect_0_cmd_mux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281643998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281643998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab61soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab61soc_mm_interconnect_0_cmd_demux" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644410 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644410 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644410 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644410 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281644517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281644652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab61soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281644878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281644882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_007_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644902 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_007 " "Found entity 2: lab61soc_mm_interconnect_0_router_007" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281644950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281644952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_006_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644966 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_006 " "Found entity 2: lab61soc_mm_interconnect_0_router_006" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281644966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281644966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281645015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281645017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645033 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_002 " "Found entity 2: lab61soc_mm_interconnect_0_router_002" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281645086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281645089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645111 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router_001 " "Found entity 2: lab61soc_mm_interconnect_0_router_001" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab61soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281645165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab61soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab61soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635281645167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab61soc_mm_interconnect_0_router_default_decode" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645185 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_mm_interconnect_0_router " "Found entity 2: lab61soc_mm_interconnect_0_router" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sysid_qsys_0 " "Found entity 1: lab61soc_sysid_qsys_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab61soc_sdram_pll_dffpipe_l2c" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645832 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab61soc_sdram_pll_stdsync_sv6" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645832 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61soc_sdram_pll_altpll_vg92 " "Found entity 3: lab61soc_sdram_pll_altpll_vg92" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645832 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61soc_sdram_pll " "Found entity 4: lab61soc_sdram_pll" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab61soc/synthesis/submodules/lab61soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_sdram_input_efifo_module " "Found entity 1: lab61soc_sdram_input_efifo_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645928 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_sdram " "Found entity 2: lab61soc_sdram" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_onchip_memory2_0 " "Found entity 1: lab61soc_onchip_memory2_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281645989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281645989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0 " "Found entity 1: lab61soc_nios2_gen2_0" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab61soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab61soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab61soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab61soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab61soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab61soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab61soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab61soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab61soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab61soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab61soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab61soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab61soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab61soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab61soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab61soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab61soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab61soc_nios2_gen2_0_cpu " "Found entity 21: lab61soc_nios2_gen2_0_cpu" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab61soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61soc/synthesis/submodules/lab61soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab61soc/synthesis/submodules/lab61soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab61soc_led " "Found entity 1: lab61soc_led" {  } { { "lab61soc/synthesis/submodules/lab61soc_led.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab61.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab61.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab61 " "Found entity 1: lab61" {  } { { "lab61.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281646789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281646789 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1635281646867 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1635281646868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1635281646868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab61soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab61soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1635281646878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab61 " "Elaborating entity \"lab61\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635281647865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc lab61soc:m_lab61_soc " "Elaborating entity \"lab61soc\" for hierarchy \"lab61soc:m_lab61_soc\"" {  } { { "lab61.sv" "m_lab61_soc" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281647992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_led lab61soc:m_lab61_soc\|lab61soc_led:led " "Elaborating entity \"lab61soc_led\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_led:led\"" {  } { { "lab61soc/synthesis/lab61soc.v" "led" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281648139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0 lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab61soc_nios2_gen2_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab61soc/synthesis/lab61soc.v" "nios2_gen2_0" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281648238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281648368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_test_bench lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_test_bench:the_lab61soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_test_bench:the_lab61soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281649022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_register_bank_a_module lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281649180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281650474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281650542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281650544 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635281650544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281651204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281651204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_a_module:lab61soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281651233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_register_bank_b_module lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_b_module:lab61soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_register_bank_b_module:lab61soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281651728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281652231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_debug lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281652498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281653171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281653265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281653265 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635281653265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_break lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281653467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281654078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281654384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281654591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281654953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab61soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab61soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281655764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281656163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281656567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281656717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281656861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_pib lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281656984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_oci_im lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab61soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281657284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281657482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_nios2_ocimem lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281657650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "lab61soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281657986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281658182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281658294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281658295 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635281658295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281658919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281658919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab61soc_nios2_gen2_0_cpu_nios2_ocimem\|lab61soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab61soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281658953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281659217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_debug_slave_tck lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab61soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281659326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab61soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281659701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab61soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281660282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281660328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281660328 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635281660328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281660436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281660506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281666371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_nios2_gen2_0:nios2_gen2_0\|lab61soc_nios2_gen2_0_cpu:cpu\|lab61soc_nios2_gen2_0_cpu_nios2_oci:the_lab61soc_nios2_gen2_0_cpu_nios2_oci\|lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab61soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab61soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281667662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_onchip_memory2_0 lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab61soc_onchip_memory2_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab61soc/synthesis/lab61soc.v" "onchip_memory2_0" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281668225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281668478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281668575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab61soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab61soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635281668576 ""}  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635281668576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24g1 " "Found entity 1: altsyncram_24g1" {  } { { "db/altsyncram_24g1.tdf" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/altsyncram_24g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281669136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281669136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_24g1 lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_24g1:auto_generated " "Elaborating entity \"altsyncram_24g1\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_24g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281669170 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc_onchip_memory2_0.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc_onchip_memory2_0.hex -- setting all initial values to 0" {  } { { "lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_onchip_memory2_0.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1635281669204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sdram lab61soc:m_lab61_soc\|lab61soc_sdram:sdram " "Elaborating entity \"lab61soc_sdram\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sdram:sdram\"" {  } { { "lab61soc/synthesis/lab61soc.v" "sdram" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281672170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sdram_input_efifo_module lab61soc:m_lab61_soc\|lab61soc_sdram:sdram\|lab61soc_sdram_input_efifo_module:the_lab61soc_sdram_input_efifo_module " "Elaborating entity \"lab61soc_sdram_input_efifo_module\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sdram:sdram\|lab61soc_sdram_input_efifo_module:the_lab61soc_sdram_input_efifo_module\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "the_lab61soc_sdram_input_efifo_module" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281672644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sdram_pll lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll " "Elaborating entity \"lab61soc_sdram_pll\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\"" {  } { { "lab61soc/synthesis/lab61soc.v" "sdram_pll" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281672775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sdram_pll_stdsync_sv6 lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\|lab61soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab61soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\|lab61soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "stdsync2" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281672842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sdram_pll_dffpipe_l2c lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\|lab61soc_sdram_pll_stdsync_sv6:stdsync2\|lab61soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab61soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\|lab61soc_sdram_pll_stdsync_sv6:stdsync2\|lab61soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281672917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sdram_pll_altpll_vg92 lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\|lab61soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab61soc_sdram_pll_altpll_vg92\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sdram_pll:sdram_pll\|lab61soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "sd1" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281673022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_sysid_qsys_0 lab61soc:m_lab61_soc\|lab61soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab61soc_sysid_qsys_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab61soc/synthesis/lab61soc.v" "sysid_qsys_0" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281673151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab61soc_mm_interconnect_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab61soc/synthesis/lab61soc.v" "mm_interconnect_0" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281673283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281675478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281675824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281676209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281676577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281677204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281677521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281677934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281678759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281679000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281679288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281679504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281679681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281679954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281680850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281681014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281681204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281681769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router:router " "Elaborating entity \"lab61soc_mm_interconnect_0_router\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router:router\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "router" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281681954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_default_decode lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router:router\|lab61soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab61soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router:router\|lab61soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281682144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_001 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab61soc_mm_interconnect_0_router_001\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281682224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_001_default_decode lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_001:router_001\|lab61soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab61soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_001:router_001\|lab61soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281682421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_002 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab61soc_mm_interconnect_0_router_002\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281682500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_002_default_decode lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_002:router_002\|lab61soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab61soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_002:router_002\|lab61soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281682625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_006 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"lab61soc_mm_interconnect_0_router_006\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_006:router_006\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281682945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_006_default_decode lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_006:router_006\|lab61soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"lab61soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_006:router_006\|lab61soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_007 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lab61soc_mm_interconnect_0_router_007\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_007:router_007\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_router_007_default_decode lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_007:router_007\|lab61soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lab61soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_router_007:router_007\|lab61soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_cmd_demux lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab61soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_cmd_demux_001 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab61soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281683945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_cmd_mux lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab61soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281684052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281684182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281684349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_cmd_mux_004 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"lab61soc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281684682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_rsp_demux lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab61soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281684859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_rsp_demux_004 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"lab61soc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281685025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_rsp_mux lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab61soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281685299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281685651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281685759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_rsp_mux_001 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab61soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281685842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281686031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281686099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281686176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635281686226 "|lab61|lab61soc:m_lab61_soc|lab61soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635281686233 "|lab61|lab61soc:m_lab61_soc|lab61soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635281686234 "|lab61|lab61soc:m_lab61_soc|lab61soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281686487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281686676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281686783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281687100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_avalon_st_adapter lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab61soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab61soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_avalon_st_adapter_005 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"lab61soc_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0.v" 3083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|lab61soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|lab61soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab61soc_irq_mapper lab61soc:m_lab61_soc\|lab61soc_irq_mapper:irq_mapper " "Elaborating entity \"lab61soc_irq_mapper\" for hierarchy \"lab61soc:m_lab61_soc\|lab61soc_irq_mapper:irq_mapper\"" {  } { { "lab61soc/synthesis/lab61soc.v" "irq_mapper" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller\"" {  } { { "lab61soc/synthesis/lab61soc.v" "rst_controller" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab61soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281688800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab61soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281689004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab61soc:m_lab61_soc\|altera_reset_controller:rst_controller_001\"" {  } { { "lab61soc/synthesis/lab61soc.v" "rst_controller_001" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/lab61soc.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281689259 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1635281696329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.26.15:55:17 Progress: Loading sld3dd942cd/alt_sld_fab_wrapper_hw.tcl " "2021.10.26.15:55:17 Progress: Loading sld3dd942cd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281718066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281733521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281734473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281744829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281745245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281745700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281746367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281746419 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281746422 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1635281747306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3dd942cd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3dd942cd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3dd942cd/alt_sld_fab.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281748167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281748167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281748429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281748429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281748522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281748522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281748725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281748725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281749024 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281749024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281749024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/db/ip/sld3dd942cd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635281749248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281749248 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab61soc:m_lab61_soc\|lab61soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635281755965 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635281755965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635281760502 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 442 -1 0 } } { "lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 356 -1 0 } } { "lab61soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab61soc/synthesis/submodules/lab61soc_sdram.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram.v" 306 -1 0 } } { "lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/lab61soc_sdram_pll.v" 272 -1 0 } } { "lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635281760978 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635281760979 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab61.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635281763713 "|lab61|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635281763713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281764164 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "307 " "307 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635281767902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635281768403 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1635281768403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/output_files/lab61.map.smsg " "Generated suppressed messages file C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/output_files/lab61.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281770098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635281776364 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635281776364 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab61.sv" "" { Text "C:/Users/sdimo_000/OneDrive/Documents/ECE 385/Lab6/lab61.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635281777756 "|lab61|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635281777756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3168 " "Implemented 3168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635281777759 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635281777759 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1635281777759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2984 " "Implemented 2984 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635281777759 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635281777759 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1635281777759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635281777759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635281778017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 26 15:56:18 2021 " "Processing ended: Tue Oct 26 15:56:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635281778017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:52 " "Elapsed time: 00:02:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635281778017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635281778017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635281778017 ""}
