#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 26 13:43:48 2021
# Process ID: 13364
# Current directory: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent724 C:\Users\brebu\OneDrive\Desktop\LaburiCN\Lab5\Lab5Part2.xpr\Lab5Part2\Lab5Part2.xpr
# Log file: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/vivado.log
# Journal file: C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.xpr
INFO: [Project 1-313] Project file moved from '/home/catalin/.Xil/Vivado-43845-catalin-vm/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/poartaXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_0_0/sim/design_1_poartaXOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_1_0/sim/design_1_poartaXOR_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_2_0/sim/design_1_poartaXOR_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xelab -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 26 13:44:45 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1210.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files -ipstatic_source_dir C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/modelsim} {questa=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/questa} {riviera=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/riviera} {activehdl=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/poartaXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_0_0/sim/design_1_poartaXOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_1_0/sim/design_1_poartaXOR_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_2_0/sim/design_1_poartaXOR_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xelab -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1210.051 ; gain = 0.000
open_bd_design {C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:poartaXOR:1.0 - poartaXOR_0
Adding component instance block -- xilinx.com:module_ref:memoryBuffer:1.0 - memoryBuffer_0
Adding component instance block -- xilinx.com:module_ref:memoryBuffer:1.0 - memoryBuffer_1
Adding component instance block -- xilinx.com:module_ref:poartaXOR:1.0 - poartaXOR_1
Adding component instance block -- xilinx.com:module_ref:memoryBuffer:1.0 - memoryBuffer_2
Adding component instance block -- xilinx.com:module_ref:memoryBuffer:1.0 - memoryBuffer_3
Adding component instance block -- xilinx.com:module_ref:poartaXOR:1.0 - poartaXOR_2
Adding component instance block -- xilinx.com:module_ref:memoryBuffer:1.0 - memoryBuffer_4
Successfully read diagram <design_1> from block design file <C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd>
update_module_reference {design_1_poartaXOR_0_0 design_1_poartaXOR_1_0 design_1_poartaXOR_2_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_poartaXOR_0_0 from poartaXOR_v1_0 1.0 to poartaXOR_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_poartaXOR_1_0 from poartaXOR_v1_0 1.0 to poartaXOR_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_poartaXOR_2_0 from poartaXOR_v1_0 1.0 to poartaXOR_v1_0 1.0
Wrote  : <C:\Users\brebu\OneDrive\Desktop\LaburiCN\Lab5\Lab5Part2.xpr\Lab5Part2\Lab5Part2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference {design_1_memoryBuffer_0_0 design_1_memoryBuffer_1_0 design_1_memoryBuffer_2_0 design_1_memoryBuffer_3_0 design_1_memoryBuffer_4_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_memoryBuffer_0_0 from memoryBuffer_v1_0 1.0 to memoryBuffer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_memoryBuffer_1_0 from memoryBuffer_v1_0 1.0 to memoryBuffer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_memoryBuffer_2_0 from memoryBuffer_v1_0 1.0 to memoryBuffer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_memoryBuffer_3_0 from memoryBuffer_v1_0 1.0 to memoryBuffer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_memoryBuffer_4_0 from memoryBuffer_v1_0 1.0 to memoryBuffer_v1_0 1.0
Wrote  : <C:\Users\brebu\OneDrive\Desktop\LaburiCN\Lab5\Lab5Part2.xpr\Lab5Part2\Lab5Part2.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\brebu\OneDrive\Desktop\LaburiCN\Lab5\Lab5Part2.xpr\Lab5Part2\Lab5Part2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block poartaXOR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memoryBuffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memoryBuffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poartaXOR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memoryBuffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memoryBuffer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block poartaXOR_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memoryBuffer_4 .
Exporting to file c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files -ipstatic_source_dir C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/modelsim} {questa=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/questa} {riviera=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/riviera} {activehdl=C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/poartaXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_0_0/sim/design_1_poartaXOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_1_0/sim/design_1_poartaXOR_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_2_0/sim/design_1_poartaXOR_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xelab -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.051 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/poartaXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_0_0/sim/design_1_poartaXOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_1_0/sim/design_1_poartaXOR_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_2_0/sim/design_1_poartaXOR_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xelab -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1210.051 ; gain = 0.000
open_bd_design {C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/poartaXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_0_0/sim/design_1_poartaXOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_1_0/sim/design_1_poartaXOR_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_2_0/sim/design_1_poartaXOR_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xelab -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/poartaXOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poartaXOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/new/memoryBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memoryBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_0_0/sim/design_1_poartaXOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_0_0/sim/design_1_memoryBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_1_0/sim/design_1_memoryBuffer_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_1_0/sim/design_1_poartaXOR_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_2_0/sim/design_1_memoryBuffer_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_3_0/sim/design_1_memoryBuffer_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_poartaXOR_2_0/sim/design_1_poartaXOR_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_poartaXOR_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/ip/design_1_memoryBuffer_4_0/sim/design_1_memoryBuffer_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_memoryBuffer_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5/Lab5Part2.xpr/Lab5Part2/Lab5Part2.sim/sim_1/behav/xsim'
"xelab -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.051 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 26 14:53:19 2021...
