#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561cbb34b800 .scope module, "ICache" "ICache" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "if_valid"
    .port_info 4 /INPUT 32 "pc_from_if"
    .port_info 5 /OUTPUT 1 "inst_enable"
    .port_info 6 /OUTPUT 32 "inst_to_if"
    .port_info 7 /OUTPUT 1 "addr_enable"
    .port_info 8 /OUTPUT 32 "addr_to_mem"
    .port_info 9 /INPUT 1 "mem_valid"
    .port_info 10 /INPUT 32 "inst_from_mem"
L_0x561cbb2bddb0 .functor AND 1, L_0x561cbb38fa50, L_0x561cbb390230, C4<1>, C4<1>;
v0x561cbb335620_0 .net *"_s0", 0 0, L_0x561cbb38fa50;  1 drivers
v0x561cbb3356c0_0 .net *"_s11", 7 0, L_0x561cbb38fea0;  1 drivers
v0x561cbb341cf0_0 .net *"_s12", 9 0, L_0x561cbb38ffc0;  1 drivers
L_0x7f8847e7b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb3306b0_0 .net *"_s15", 1 0, L_0x7f8847e7b060;  1 drivers
v0x561cbb330780_0 .net *"_s17", 7 0, L_0x561cbb390190;  1 drivers
v0x561cbb327940_0 .net *"_s18", 0 0, L_0x561cbb390230;  1 drivers
v0x561cbb373760_0 .net *"_s3", 7 0, L_0x561cbb38fb40;  1 drivers
v0x561cbb373840_0 .net *"_s4", 9 0, L_0x561cbb38fc40;  1 drivers
L_0x7f8847e7b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb373920_0 .net *"_s7", 1 0, L_0x7f8847e7b018;  1 drivers
v0x561cbb373a00_0 .net *"_s8", 7 0, L_0x561cbb38fdd0;  1 drivers
v0x561cbb373ae0_0 .var "addr_enable", 0 0;
v0x561cbb373ba0_0 .var "addr_to_mem", 31 0;
o0x7f8847ec4258 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb373c80_0 .net "clk", 0 0, o0x7f8847ec4258;  0 drivers
v0x561cbb373d40 .array "data", 0 255, 31 0;
v0x561cbb373e00_0 .net "hit", 0 0, L_0x561cbb2bddb0;  1 drivers
v0x561cbb373ec0_0 .var/i "i", 31 0;
o0x7f8847ec42e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb373fa0_0 .net "if_valid", 0 0, o0x7f8847ec42e8;  0 drivers
v0x561cbb374170_0 .var "inst_enable", 0 0;
o0x7f8847ec4348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb374230_0 .net "inst_from_mem", 31 0, o0x7f8847ec4348;  0 drivers
v0x561cbb374310_0 .var "inst_to_if", 31 0;
v0x561cbb3743f0_0 .var "isBusy", 0 0;
o0x7f8847ec43d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb3744b0_0 .net "mem_valid", 0 0, o0x7f8847ec43d8;  0 drivers
o0x7f8847ec4408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb374570_0 .net "pc_from_if", 31 0, o0x7f8847ec4408;  0 drivers
o0x7f8847ec4438 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb374650_0 .net "rdy", 0 0, o0x7f8847ec4438;  0 drivers
o0x7f8847ec4468 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb374710_0 .net "rst", 0 0, o0x7f8847ec4468;  0 drivers
v0x561cbb3747d0 .array "tag", 0 255, 17 10;
v0x561cbb374890 .array "valid", 0 255, 0 0;
E_0x561cbb28eae0 .event edge, v0x561cbb3744b0_0, v0x561cbb373fa0_0;
L_0x561cbb38fa50 .array/port v0x561cbb374890, L_0x561cbb38fc40;
L_0x561cbb38fb40 .part o0x7f8847ec4408, 2, 8;
L_0x561cbb38fc40 .concat [ 8 2 0 0], L_0x561cbb38fb40, L_0x7f8847e7b018;
L_0x561cbb38fdd0 .array/port v0x561cbb3747d0, L_0x561cbb38ffc0;
L_0x561cbb38fea0 .part o0x7f8847ec4408, 2, 8;
L_0x561cbb38ffc0 .concat [ 8 2 0 0], L_0x561cbb38fea0, L_0x7f8847e7b060;
L_0x561cbb390190 .part o0x7f8847ec4408, 10, 8;
L_0x561cbb390230 .cmp/eq 8, L_0x561cbb38fdd0, L_0x561cbb390190;
S_0x561cbb323c10 .scope module, "InstDecode" "InstDecode" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 1 "inst_valid"
    .port_info 4 /INPUT 32 "inst_from_if"
    .port_info 5 /INPUT 32 "pc_from_if"
o0x7f8847ec46a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb374a90_0 .net "clk", 0 0, o0x7f8847ec46a8;  0 drivers
o0x7f8847ec46d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb374b70_0 .net "inst_from_if", 31 0, o0x7f8847ec46d8;  0 drivers
o0x7f8847ec4708 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb374c50_0 .net "inst_valid", 0 0, o0x7f8847ec4708;  0 drivers
o0x7f8847ec4738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb374cf0_0 .net "pc_from_if", 31 0, o0x7f8847ec4738;  0 drivers
o0x7f8847ec4768 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb374dd0_0 .net "rdy", 0 0, o0x7f8847ec4768;  0 drivers
o0x7f8847ec4798 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb374e90_0 .net "rst", 0 0, o0x7f8847ec4798;  0 drivers
S_0x561cbb325380 .scope module, "InstFetch" "InstFetch" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /OUTPUT 1 "pc_send_enable"
    .port_info 4 /OUTPUT 32 "pc_to_ic"
    .port_info 5 /INPUT 1 "inst_get_ready"
    .port_info 6 /INPUT 32 "inst_from_ic"
    .port_info 7 /OUTPUT 1 "inst_send_enable"
    .port_info 8 /OUTPUT 32 "inst_to_dec"
    .port_info 9 /OUTPUT 32 "pc_to_dec"
    .port_info 10 /INPUT 1 "jump_flag"
    .port_info 11 /INPUT 32 "target_pc"
o0x7f8847ec48e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb375050_0 .net "clk", 0 0, o0x7f8847ec48e8;  0 drivers
o0x7f8847ec4918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb375130_0 .net "inst_from_ic", 31 0, o0x7f8847ec4918;  0 drivers
o0x7f8847ec4948 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb375210_0 .net "inst_get_ready", 0 0, o0x7f8847ec4948;  0 drivers
v0x561cbb3752b0_0 .var "inst_send_enable", 0 0;
v0x561cbb375370_0 .var "inst_to_dec", 31 0;
v0x561cbb3754a0_0 .var "isBusy", 0 0;
o0x7f8847ec4a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb375560_0 .net "jump_flag", 0 0, o0x7f8847ec4a08;  0 drivers
v0x561cbb375620_0 .var "pc", 31 0;
v0x561cbb375700_0 .var "pc_send_enable", 0 0;
v0x561cbb3757c0_0 .var "pc_to_dec", 31 0;
v0x561cbb3758a0_0 .var "pc_to_ic", 31 0;
o0x7f8847ec4af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb375980_0 .net "rdy", 0 0, o0x7f8847ec4af8;  0 drivers
o0x7f8847ec4b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb375a40_0 .net "rst", 0 0, o0x7f8847ec4b28;  0 drivers
o0x7f8847ec4b58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb375b00_0 .net "target_pc", 31 0, o0x7f8847ec4b58;  0 drivers
E_0x561cbb28c420 .event posedge, v0x561cbb375050_0;
S_0x561cbb31f920 .scope module, "MemCtrl" "MemCtrl" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rdy"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /INPUT 1 "ic_valid"
    .port_info 9 /INPUT 32 "addr_from_ic"
    .port_info 10 /OUTPUT 1 "ic_enable"
    .port_info 11 /OUTPUT 32 "inst_to_ic"
o0x7f8847ec4dc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb375da0_0 .net "addr_from_ic", 31 0, o0x7f8847ec4dc8;  0 drivers
o0x7f8847ec4df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb375ea0_0 .net "clk", 0 0, o0x7f8847ec4df8;  0 drivers
v0x561cbb375f60_0 .var "ic_enable", 0 0;
o0x7f8847ec4e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb376000_0 .net "ic_valid", 0 0, o0x7f8847ec4e58;  0 drivers
v0x561cbb3760c0_0 .var "inst_to_ic", 31 0;
o0x7f8847ec4eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb3761a0_0 .net "io_buffer_full", 0 0, o0x7f8847ec4eb8;  0 drivers
v0x561cbb376260_0 .var "mem_a", 31 0;
o0x7f8847ec4f18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561cbb376340_0 .net "mem_din", 7 0, o0x7f8847ec4f18;  0 drivers
v0x561cbb376420_0 .var "mem_dout", 7 0;
v0x561cbb376500_0 .var "mem_wr", 0 0;
o0x7f8847ec4fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb3765c0_0 .net "rdy", 0 0, o0x7f8847ec4fa8;  0 drivers
o0x7f8847ec4fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb376680_0 .net "rst", 0 0, o0x7f8847ec4fd8;  0 drivers
v0x561cbb376740_0 .var "state", 2 0;
E_0x561cbb364ce0 .event posedge, v0x561cbb375ea0_0;
S_0x561cbb33dfe0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 6 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x561cbb25d260 .param/l "ADDR_WIDTH" 0 6 31, +C4<00000000000000000000000000000110>;
P_0x561cbb25d2a0 .param/l "DATA_WIDTH" 0 6 32, +C4<00000000000000000000000000001000>;
L_0x561cbb2b55e0 .functor BUFZ 8, L_0x561cbb390460, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561cbb2a0b10 .functor BUFZ 8, L_0x561cbb390690, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561cbb3769e0_0 .net *"_s0", 7 0, L_0x561cbb390460;  1 drivers
v0x561cbb376ae0_0 .net *"_s10", 7 0, L_0x561cbb390730;  1 drivers
L_0x7f8847e7b0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb376bc0_0 .net *"_s13", 1 0, L_0x7f8847e7b0f0;  1 drivers
v0x561cbb376c80_0 .net *"_s2", 7 0, L_0x561cbb390500;  1 drivers
L_0x7f8847e7b0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb376d60_0 .net *"_s5", 1 0, L_0x7f8847e7b0a8;  1 drivers
v0x561cbb376e40_0 .net *"_s8", 7 0, L_0x561cbb390690;  1 drivers
o0x7f8847ec5398 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x561cbb376f20_0 .net "addr_a", 5 0, o0x7f8847ec5398;  0 drivers
o0x7f8847ec53c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x561cbb377000_0 .net "addr_b", 5 0, o0x7f8847ec53c8;  0 drivers
o0x7f8847ec53f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb3770e0_0 .net "clk", 0 0, o0x7f8847ec53f8;  0 drivers
o0x7f8847ec5428 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561cbb3771a0_0 .net "din_a", 7 0, o0x7f8847ec5428;  0 drivers
v0x561cbb377280_0 .net "dout_a", 7 0, L_0x561cbb2b55e0;  1 drivers
v0x561cbb377360_0 .net "dout_b", 7 0, L_0x561cbb2a0b10;  1 drivers
v0x561cbb377440_0 .var "q_addr_a", 5 0;
v0x561cbb377520_0 .var "q_addr_b", 5 0;
v0x561cbb377600 .array "ram", 0 63, 7 0;
o0x7f8847ec5518 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb3776c0_0 .net "we", 0 0, o0x7f8847ec5518;  0 drivers
E_0x561cbb364df0 .event posedge, v0x561cbb3770e0_0;
L_0x561cbb390460 .array/port v0x561cbb377600, L_0x561cbb390500;
L_0x561cbb390500 .concat [ 6 2 0 0], v0x561cbb377440_0, L_0x7f8847e7b0a8;
L_0x561cbb390690 .array/port v0x561cbb377600, L_0x561cbb390730;
L_0x561cbb390730 .concat [ 6 2 0 0], v0x561cbb377520_0, L_0x7f8847e7b0f0;
S_0x561cbb33f750 .scope module, "riscv_top" "riscv_top" 7 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x561cbb31c140 .param/l "RAM_ADDR_WIDTH" 1 7 18, +C4<00000000000000000000000000010001>;
P_0x561cbb31c180 .param/l "SIM" 0 7 6, +C4<00000000000000000000000000000000>;
P_0x561cbb31c1c0 .param/l "SYS_CLK_FREQ" 1 7 16, +C4<00000101111101011110000100000000>;
P_0x561cbb31c200 .param/l "UART_BAUD_RATE" 1 7 17, +C4<00000000000000011100001000000000>;
o0x7f8847ec92f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x561cbb299900 .functor BUFZ 1, o0x7f8847ec92f8, C4<0>, C4<0>, C4<0>;
L_0x561cbb391010 .functor NOT 1, L_0x561cbb3a9880, C4<0>, C4<0>, C4<0>;
L_0x561cbb3914c0 .functor OR 1, v0x561cbb38f880_0, v0x561cbb389c40_0, C4<0>, C4<0>;
L_0x561cbb3a8e40 .functor BUFZ 1, L_0x561cbb3a9880, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a8f50 .functor BUFZ 8, L_0x561cbb3a9a40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f8847e7bb10 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a9140 .functor AND 32, L_0x561cbb3a9010, L_0x7f8847e7bb10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x561cbb3a93a0 .functor BUFZ 1, L_0x561cbb3a9250, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a9640 .functor BUFZ 8, L_0x561cbb390ed0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561cbb38ce10_0 .net "EXCLK", 0 0, o0x7f8847ec92f8;  0 drivers
o0x7f8847ec6958 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb38cef0_0 .net "Rx", 0 0, o0x7f8847ec6958;  0 drivers
v0x561cbb38cfb0_0 .net "Tx", 0 0, L_0x561cbb3a4660;  1 drivers
L_0x7f8847e7b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561cbb38d080_0 .net/2u *"_s10", 0 0, L_0x7f8847e7b258;  1 drivers
L_0x7f8847e7b2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561cbb38d120_0 .net/2u *"_s12", 0 0, L_0x7f8847e7b2a0;  1 drivers
v0x561cbb38d200_0 .net *"_s23", 1 0, L_0x561cbb3a89f0;  1 drivers
L_0x7f8847e7b9f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561cbb38d2e0_0 .net/2u *"_s24", 1 0, L_0x7f8847e7b9f0;  1 drivers
v0x561cbb38d3c0_0 .net *"_s26", 0 0, L_0x561cbb3a8b20;  1 drivers
L_0x7f8847e7ba38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561cbb38d480_0 .net/2u *"_s28", 0 0, L_0x7f8847e7ba38;  1 drivers
L_0x7f8847e7ba80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561cbb38d5f0_0 .net/2u *"_s30", 0 0, L_0x7f8847e7ba80;  1 drivers
v0x561cbb38d6d0_0 .net *"_s38", 31 0, L_0x561cbb3a9010;  1 drivers
L_0x7f8847e7bac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561cbb38d7b0_0 .net *"_s41", 30 0, L_0x7f8847e7bac8;  1 drivers
v0x561cbb38d890_0 .net/2u *"_s42", 31 0, L_0x7f8847e7bb10;  1 drivers
v0x561cbb38d970_0 .net *"_s44", 31 0, L_0x561cbb3a9140;  1 drivers
v0x561cbb38da50_0 .net *"_s5", 1 0, L_0x561cbb3910d0;  1 drivers
L_0x7f8847e7bb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561cbb38db30_0 .net/2u *"_s50", 0 0, L_0x7f8847e7bb58;  1 drivers
L_0x7f8847e7bba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561cbb38dc10_0 .net/2u *"_s52", 0 0, L_0x7f8847e7bba0;  1 drivers
v0x561cbb38dcf0_0 .net *"_s56", 31 0, L_0x561cbb3a95a0;  1 drivers
L_0x7f8847e7bbe8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561cbb38ddd0_0 .net *"_s59", 14 0, L_0x7f8847e7bbe8;  1 drivers
L_0x7f8847e7b210 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x561cbb38deb0_0 .net/2u *"_s6", 1 0, L_0x7f8847e7b210;  1 drivers
v0x561cbb38df90_0 .net *"_s8", 0 0, L_0x561cbb391170;  1 drivers
o0x7f8847ec9688 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb38e050_0 .net "btnC", 0 0, o0x7f8847ec9688;  0 drivers
v0x561cbb38e110_0 .net "clk", 0 0, L_0x561cbb299900;  1 drivers
o0x7f8847ec56c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb38e1b0_0 .net "cpu_dbgreg_dout", 31 0, o0x7f8847ec56c8;  0 drivers
o0x7f8847ec5728 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561cbb38e270_0 .net "cpu_ram_a", 31 0, o0x7f8847ec5728;  0 drivers
v0x561cbb38e330_0 .net "cpu_ram_din", 7 0, L_0x561cbb3a9b70;  1 drivers
o0x7f8847ec5788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561cbb38e3d0_0 .net "cpu_ram_dout", 7 0, o0x7f8847ec5788;  0 drivers
o0x7f8847ec57b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561cbb38e4a0_0 .net "cpu_ram_wr", 0 0, o0x7f8847ec57b8;  0 drivers
v0x561cbb38e570_0 .net "cpu_rdy", 0 0, L_0x561cbb3a9410;  1 drivers
v0x561cbb38e640_0 .net "cpumc_a", 31 0, L_0x561cbb3a9700;  1 drivers
v0x561cbb38e6e0_0 .net "cpumc_din", 7 0, L_0x561cbb3a9a40;  1 drivers
v0x561cbb38e7d0_0 .net "cpumc_wr", 0 0, L_0x561cbb3a9880;  1 drivers
v0x561cbb38e890_0 .net "hci_active", 0 0, L_0x561cbb3a9250;  1 drivers
v0x561cbb38eb60_0 .net "hci_active_out", 0 0, L_0x561cbb3a8600;  1 drivers
v0x561cbb38ec00_0 .net "hci_io_din", 7 0, L_0x561cbb3a8f50;  1 drivers
v0x561cbb38ecd0_0 .net "hci_io_dout", 7 0, v0x561cbb38a330_0;  1 drivers
v0x561cbb38eda0_0 .net "hci_io_en", 0 0, L_0x561cbb3a8c10;  1 drivers
v0x561cbb38ee70_0 .net "hci_io_full", 0 0, L_0x561cbb391580;  1 drivers
v0x561cbb38ef60_0 .net "hci_io_sel", 2 0, L_0x561cbb3a8900;  1 drivers
v0x561cbb38f000_0 .net "hci_io_wr", 0 0, L_0x561cbb3a8e40;  1 drivers
v0x561cbb38f0d0_0 .net "hci_ram_a", 16 0, v0x561cbb389ce0_0;  1 drivers
v0x561cbb38f1a0_0 .net "hci_ram_din", 7 0, L_0x561cbb3a9640;  1 drivers
v0x561cbb38f270_0 .net "hci_ram_dout", 7 0, L_0x561cbb3a8710;  1 drivers
v0x561cbb38f340_0 .net "hci_ram_wr", 0 0, v0x561cbb38ab80_0;  1 drivers
v0x561cbb38f410_0 .net "led", 0 0, L_0x561cbb3a93a0;  1 drivers
v0x561cbb38f4b0_0 .net "program_finish", 0 0, v0x561cbb389c40_0;  1 drivers
v0x561cbb38f580_0 .var "q_hci_io_en", 0 0;
v0x561cbb38f620_0 .net "ram_a", 16 0, L_0x561cbb3913a0;  1 drivers
v0x561cbb38f710_0 .net "ram_dout", 7 0, L_0x561cbb390ed0;  1 drivers
v0x561cbb38f7b0_0 .net "ram_en", 0 0, L_0x561cbb3912b0;  1 drivers
v0x561cbb38f880_0 .var "rst", 0 0;
v0x561cbb38f920_0 .var "rst_delay", 0 0;
E_0x561cbb28c220 .event posedge, v0x561cbb38e050_0, v0x561cbb377ab0_0;
L_0x561cbb3910d0 .part L_0x561cbb3a9700, 16, 2;
L_0x561cbb391170 .cmp/eq 2, L_0x561cbb3910d0, L_0x7f8847e7b210;
L_0x561cbb3912b0 .functor MUXZ 1, L_0x7f8847e7b2a0, L_0x7f8847e7b258, L_0x561cbb391170, C4<>;
L_0x561cbb3913a0 .part L_0x561cbb3a9700, 0, 17;
L_0x561cbb3a8900 .part L_0x561cbb3a9700, 0, 3;
L_0x561cbb3a89f0 .part L_0x561cbb3a9700, 16, 2;
L_0x561cbb3a8b20 .cmp/eq 2, L_0x561cbb3a89f0, L_0x7f8847e7b9f0;
L_0x561cbb3a8c10 .functor MUXZ 1, L_0x7f8847e7ba80, L_0x7f8847e7ba38, L_0x561cbb3a8b20, C4<>;
L_0x561cbb3a9010 .concat [ 1 31 0 0], L_0x561cbb3a8600, L_0x7f8847e7bac8;
L_0x561cbb3a9250 .part L_0x561cbb3a9140, 0, 1;
L_0x561cbb3a9410 .functor MUXZ 1, L_0x7f8847e7bba0, L_0x7f8847e7bb58, L_0x561cbb3a9250, C4<>;
L_0x561cbb3a95a0 .concat [ 17 15 0 0], v0x561cbb389ce0_0, L_0x7f8847e7bbe8;
L_0x561cbb3a9700 .functor MUXZ 32, o0x7f8847ec5728, L_0x561cbb3a95a0, L_0x561cbb3a9250, C4<>;
L_0x561cbb3a9880 .functor MUXZ 1, o0x7f8847ec57b8, v0x561cbb38ab80_0, L_0x561cbb3a9250, C4<>;
L_0x561cbb3a9a40 .functor MUXZ 8, o0x7f8847ec5788, L_0x561cbb3a8710, L_0x561cbb3a9250, C4<>;
L_0x561cbb3a9b70 .functor MUXZ 8, L_0x561cbb390ed0, v0x561cbb38a330_0, v0x561cbb38f580_0, C4<>;
S_0x561cbb346f00 .scope module, "cpu0" "cpu" 7 100, 8 6 0, S_0x561cbb33f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
v0x561cbb377ab0_0 .net "clk_in", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb377b90_0 .net "dbgreg_dout", 31 0, o0x7f8847ec56c8;  alias, 0 drivers
v0x561cbb377c70_0 .net "io_buffer_full", 0 0, L_0x561cbb391580;  alias, 1 drivers
v0x561cbb377d10_0 .net "mem_a", 31 0, o0x7f8847ec5728;  alias, 0 drivers
v0x561cbb377df0_0 .net "mem_din", 7 0, L_0x561cbb3a9b70;  alias, 1 drivers
v0x561cbb377f20_0 .net "mem_dout", 7 0, o0x7f8847ec5788;  alias, 0 drivers
v0x561cbb378000_0 .net "mem_wr", 0 0, o0x7f8847ec57b8;  alias, 0 drivers
v0x561cbb3780c0_0 .net "rdy_in", 0 0, L_0x561cbb3a9410;  alias, 1 drivers
v0x561cbb378180_0 .net "rst_in", 0 0, L_0x561cbb3914c0;  1 drivers
E_0x561cbb377a30 .event posedge, v0x561cbb377ab0_0;
S_0x561cbb348670 .scope module, "hci0" "hci" 7 117, 9 30 0, S_0x561cbb33f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x561cbb378380 .param/l "BAUD_RATE" 0 9 34, +C4<00000000000000011100001000000000>;
P_0x561cbb3783c0 .param/l "DBG_UART_PARITY_ERR" 1 9 72, +C4<00000000000000000000000000000000>;
P_0x561cbb378400 .param/l "DBG_UNKNOWN_OPCODE" 1 9 73, +C4<00000000000000000000000000000001>;
P_0x561cbb378440 .param/l "IO_IN_BUF_WIDTH" 1 9 111, +C4<00000000000000000000000000001010>;
P_0x561cbb378480 .param/l "OP_CPU_REG_RD" 1 9 60, C4<00000001>;
P_0x561cbb3784c0 .param/l "OP_CPU_REG_WR" 1 9 61, C4<00000010>;
P_0x561cbb378500 .param/l "OP_DBG_BRK" 1 9 62, C4<00000011>;
P_0x561cbb378540 .param/l "OP_DBG_RUN" 1 9 63, C4<00000100>;
P_0x561cbb378580 .param/l "OP_DISABLE" 1 9 69, C4<00001011>;
P_0x561cbb3785c0 .param/l "OP_ECHO" 1 9 59, C4<00000000>;
P_0x561cbb378600 .param/l "OP_IO_IN" 1 9 64, C4<00000101>;
P_0x561cbb378640 .param/l "OP_MEM_RD" 1 9 67, C4<00001001>;
P_0x561cbb378680 .param/l "OP_MEM_WR" 1 9 68, C4<00001010>;
P_0x561cbb3786c0 .param/l "OP_QUERY_DBG_BRK" 1 9 65, C4<00000111>;
P_0x561cbb378700 .param/l "OP_QUERY_ERR_CODE" 1 9 66, C4<00001000>;
P_0x561cbb378740 .param/l "RAM_ADDR_WIDTH" 0 9 33, +C4<00000000000000000000000000010001>;
P_0x561cbb378780 .param/l "SYS_CLK_FREQ" 0 9 32, +C4<00000101111101011110000100000000>;
P_0x561cbb3787c0 .param/l "S_CPU_REG_RD_STG0" 1 9 82, C4<00110>;
P_0x561cbb378800 .param/l "S_CPU_REG_RD_STG1" 1 9 83, C4<00111>;
P_0x561cbb378840 .param/l "S_DECODE" 1 9 77, C4<00001>;
P_0x561cbb378880 .param/l "S_DISABLE" 1 9 89, C4<10000>;
P_0x561cbb3788c0 .param/l "S_DISABLED" 1 9 76, C4<00000>;
P_0x561cbb378900 .param/l "S_ECHO_STG_0" 1 9 78, C4<00010>;
P_0x561cbb378940 .param/l "S_ECHO_STG_1" 1 9 79, C4<00011>;
P_0x561cbb378980 .param/l "S_IO_IN_STG_0" 1 9 80, C4<00100>;
P_0x561cbb3789c0 .param/l "S_IO_IN_STG_1" 1 9 81, C4<00101>;
P_0x561cbb378a00 .param/l "S_MEM_RD_STG_0" 1 9 85, C4<01001>;
P_0x561cbb378a40 .param/l "S_MEM_RD_STG_1" 1 9 86, C4<01010>;
P_0x561cbb378a80 .param/l "S_MEM_WR_STG_0" 1 9 87, C4<01011>;
P_0x561cbb378ac0 .param/l "S_MEM_WR_STG_1" 1 9 88, C4<01100>;
P_0x561cbb378b00 .param/l "S_QUERY_ERR_CODE" 1 9 84, C4<01000>;
L_0x561cbb391580 .functor BUFZ 1, L_0x561cbb3a8490, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a8710 .functor BUFZ 8, L_0x561cbb3a6490, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f8847e7b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb3880d0_0 .net/2u *"_s14", 31 0, L_0x7f8847e7b450;  1 drivers
v0x561cbb3881d0_0 .net *"_s16", 31 0, L_0x561cbb3a36e0;  1 drivers
L_0x7f8847e7b9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561cbb3882b0_0 .net/2u *"_s20", 4 0, L_0x7f8847e7b9a8;  1 drivers
v0x561cbb3883a0_0 .net "active", 0 0, L_0x561cbb3a8600;  alias, 1 drivers
v0x561cbb388460_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb388660_0 .net "cpu_dbgreg_din", 31 0, o0x7f8847ec56c8;  alias, 0 drivers
v0x561cbb388720 .array "cpu_dbgreg_seg", 0 3;
v0x561cbb388720_0 .net v0x561cbb388720 0, 7 0, L_0x561cbb3a3610; 1 drivers
v0x561cbb388720_1 .net v0x561cbb388720 1, 7 0, L_0x561cbb3a3570; 1 drivers
v0x561cbb388720_2 .net v0x561cbb388720 2, 7 0, L_0x561cbb3a3440; 1 drivers
v0x561cbb388720_3 .net v0x561cbb388720 3, 7 0, L_0x561cbb3a33a0; 1 drivers
v0x561cbb388870_0 .var "d_addr", 16 0;
v0x561cbb388950_0 .net "d_cpu_cycle_cnt", 31 0, L_0x561cbb3a37f0;  1 drivers
v0x561cbb388a30_0 .var "d_decode_cnt", 2 0;
v0x561cbb388b10_0 .var "d_err_code", 1 0;
v0x561cbb388bf0_0 .var "d_execute_cnt", 16 0;
v0x561cbb388cd0_0 .var "d_io_dout", 7 0;
v0x561cbb388db0_0 .var "d_io_in_wr_data", 7 0;
v0x561cbb388e90_0 .var "d_io_in_wr_en", 0 0;
v0x561cbb388f50_0 .var "d_program_finish", 0 0;
v0x561cbb389010_0 .var "d_state", 4 0;
v0x561cbb389200_0 .var "d_tx_data", 7 0;
v0x561cbb3892e0_0 .var "d_wr_en", 0 0;
v0x561cbb3893a0_0 .net "io_din", 7 0, L_0x561cbb3a8f50;  alias, 1 drivers
v0x561cbb389480_0 .net "io_dout", 7 0, v0x561cbb38a330_0;  alias, 1 drivers
v0x561cbb389560_0 .net "io_en", 0 0, L_0x561cbb3a8c10;  alias, 1 drivers
v0x561cbb389620_0 .net "io_full", 0 0, L_0x561cbb391580;  alias, 1 drivers
v0x561cbb3896f0_0 .net "io_in_empty", 0 0, L_0x561cbb3a3330;  1 drivers
v0x561cbb3897c0_0 .net "io_in_full", 0 0, L_0x561cbb3a3210;  1 drivers
v0x561cbb389890_0 .net "io_in_rd_data", 7 0, L_0x561cbb3a3100;  1 drivers
v0x561cbb389960_0 .var "io_in_rd_en", 0 0;
v0x561cbb389a30_0 .net "io_sel", 2 0, L_0x561cbb3a8900;  alias, 1 drivers
v0x561cbb389ad0_0 .net "io_wr", 0 0, L_0x561cbb3a8e40;  alias, 1 drivers
v0x561cbb389b70_0 .net "parity_err", 0 0, L_0x561cbb3a3780;  1 drivers
v0x561cbb389c40_0 .var "program_finish", 0 0;
v0x561cbb389ce0_0 .var "q_addr", 16 0;
v0x561cbb389da0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x561cbb38a090_0 .var "q_decode_cnt", 2 0;
v0x561cbb38a170_0 .var "q_err_code", 1 0;
v0x561cbb38a250_0 .var "q_execute_cnt", 16 0;
v0x561cbb38a330_0 .var "q_io_dout", 7 0;
v0x561cbb38a410_0 .var "q_io_en", 0 0;
v0x561cbb38a4d0_0 .var "q_io_in_wr_data", 7 0;
v0x561cbb38a5c0_0 .var "q_io_in_wr_en", 0 0;
v0x561cbb38a690_0 .var "q_state", 4 0;
v0x561cbb38a730_0 .var "q_tx_data", 7 0;
v0x561cbb38a7f0_0 .var "q_wr_en", 0 0;
v0x561cbb38a8e0_0 .net "ram_a", 16 0, v0x561cbb389ce0_0;  alias, 1 drivers
v0x561cbb38a9c0_0 .net "ram_din", 7 0, L_0x561cbb3a9640;  alias, 1 drivers
v0x561cbb38aaa0_0 .net "ram_dout", 7 0, L_0x561cbb3a8710;  alias, 1 drivers
v0x561cbb38ab80_0 .var "ram_wr", 0 0;
v0x561cbb38ac40_0 .net "rd_data", 7 0, L_0x561cbb3a6490;  1 drivers
v0x561cbb38ad50_0 .var "rd_en", 0 0;
v0x561cbb38ae40_0 .net "rst", 0 0, v0x561cbb38f880_0;  1 drivers
v0x561cbb38aee0_0 .net "rx", 0 0, o0x7f8847ec6958;  alias, 0 drivers
v0x561cbb38afd0_0 .net "rx_empty", 0 0, L_0x561cbb3a6620;  1 drivers
v0x561cbb38b0c0_0 .net "tx", 0 0, L_0x561cbb3a4660;  alias, 1 drivers
v0x561cbb38b1b0_0 .net "tx_full", 0 0, L_0x561cbb3a8490;  1 drivers
E_0x561cbb3799c0/0 .event edge, v0x561cbb38a690_0, v0x561cbb38a090_0, v0x561cbb38a250_0, v0x561cbb389ce0_0;
E_0x561cbb3799c0/1 .event edge, v0x561cbb38a170_0, v0x561cbb387390_0, v0x561cbb38a410_0, v0x561cbb389560_0;
E_0x561cbb3799c0/2 .event edge, v0x561cbb389ad0_0, v0x561cbb389a30_0, v0x561cbb386460_0, v0x561cbb3893a0_0;
E_0x561cbb3799c0/3 .event edge, v0x561cbb37b850_0, v0x561cbb381c90_0, v0x561cbb37b910_0, v0x561cbb382420_0;
E_0x561cbb3799c0/4 .event edge, v0x561cbb388bf0_0, v0x561cbb388720_0, v0x561cbb388720_1, v0x561cbb388720_2;
E_0x561cbb3799c0/5 .event edge, v0x561cbb388720_3, v0x561cbb38a9c0_0;
E_0x561cbb3799c0 .event/or E_0x561cbb3799c0/0, E_0x561cbb3799c0/1, E_0x561cbb3799c0/2, E_0x561cbb3799c0/3, E_0x561cbb3799c0/4, E_0x561cbb3799c0/5;
E_0x561cbb379ac0/0 .event edge, v0x561cbb389560_0, v0x561cbb389ad0_0, v0x561cbb389a30_0, v0x561cbb37bfe0_0;
E_0x561cbb379ac0/1 .event edge, v0x561cbb389da0_0;
E_0x561cbb379ac0 .event/or E_0x561cbb379ac0/0, E_0x561cbb379ac0/1;
L_0x561cbb3a33a0 .part o0x7f8847ec56c8, 24, 8;
L_0x561cbb3a3440 .part o0x7f8847ec56c8, 16, 8;
L_0x561cbb3a3570 .part o0x7f8847ec56c8, 8, 8;
L_0x561cbb3a3610 .part o0x7f8847ec56c8, 0, 8;
L_0x561cbb3a36e0 .arith/sum 32, v0x561cbb389da0_0, L_0x7f8847e7b450;
L_0x561cbb3a37f0 .functor MUXZ 32, L_0x561cbb3a36e0, v0x561cbb389da0_0, L_0x561cbb3a8600, C4<>;
L_0x561cbb3a8600 .cmp/ne 5, v0x561cbb38a690_0, L_0x7f8847e7b9a8;
S_0x561cbb379b30 .scope module, "io_in_fifo" "fifo" 9 123, 10 27 0, S_0x561cbb348670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x561cbb2d68f0 .param/l "ADDR_BITS" 0 10 30, +C4<00000000000000000000000000001010>;
P_0x561cbb2d6930 .param/l "DATA_BITS" 0 10 29, +C4<00000000000000000000000000001000>;
L_0x561cbb391690 .functor AND 1, v0x561cbb389960_0, L_0x561cbb3915f0, C4<1>, C4<1>;
L_0x561cbb391840 .functor AND 1, v0x561cbb38a5c0_0, L_0x561cbb3917a0, C4<1>, C4<1>;
L_0x561cbb3a1a00 .functor AND 1, v0x561cbb37ba90_0, L_0x561cbb3a2240, C4<1>, C4<1>;
L_0x561cbb3a2470 .functor AND 1, L_0x561cbb3a2570, L_0x561cbb391690, C4<1>, C4<1>;
L_0x561cbb3a2750 .functor OR 1, L_0x561cbb3a1a00, L_0x561cbb3a2470, C4<0>, C4<0>;
L_0x561cbb3a2990 .functor AND 1, v0x561cbb37bd60_0, L_0x561cbb3a2860, C4<1>, C4<1>;
L_0x561cbb3a2660 .functor AND 1, L_0x561cbb3a2cb0, L_0x561cbb391840, C4<1>, C4<1>;
L_0x561cbb3a2b30 .functor OR 1, L_0x561cbb3a2990, L_0x561cbb3a2660, C4<0>, C4<0>;
L_0x561cbb3a3100 .functor BUFZ 8, L_0x561cbb3a2e90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561cbb3a3210 .functor BUFZ 1, v0x561cbb37bd60_0, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a3330 .functor BUFZ 1, v0x561cbb37ba90_0, C4<0>, C4<0>, C4<0>;
v0x561cbb379f40_0 .net *"_s1", 0 0, L_0x561cbb3915f0;  1 drivers
v0x561cbb37a020_0 .net *"_s10", 9 0, L_0x561cbb3a1960;  1 drivers
v0x561cbb37a100_0 .net *"_s14", 7 0, L_0x561cbb3a1c50;  1 drivers
v0x561cbb37a1f0_0 .net *"_s16", 11 0, L_0x561cbb3a1cf0;  1 drivers
L_0x7f8847e7b330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb37a2d0_0 .net *"_s19", 1 0, L_0x7f8847e7b330;  1 drivers
L_0x7f8847e7b378 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb37a400_0 .net/2u *"_s22", 9 0, L_0x7f8847e7b378;  1 drivers
v0x561cbb37a4e0_0 .net *"_s24", 9 0, L_0x561cbb3a1f70;  1 drivers
v0x561cbb37a5c0_0 .net *"_s31", 0 0, L_0x561cbb3a2240;  1 drivers
v0x561cbb37a680_0 .net *"_s32", 0 0, L_0x561cbb3a1a00;  1 drivers
v0x561cbb37a740_0 .net *"_s34", 9 0, L_0x561cbb3a23d0;  1 drivers
v0x561cbb37a820_0 .net *"_s36", 0 0, L_0x561cbb3a2570;  1 drivers
v0x561cbb37a8e0_0 .net *"_s38", 0 0, L_0x561cbb3a2470;  1 drivers
v0x561cbb37a9a0_0 .net *"_s43", 0 0, L_0x561cbb3a2860;  1 drivers
v0x561cbb37aa60_0 .net *"_s44", 0 0, L_0x561cbb3a2990;  1 drivers
v0x561cbb37ab20_0 .net *"_s46", 9 0, L_0x561cbb3a2a90;  1 drivers
v0x561cbb37ac00_0 .net *"_s48", 0 0, L_0x561cbb3a2cb0;  1 drivers
v0x561cbb37acc0_0 .net *"_s5", 0 0, L_0x561cbb3917a0;  1 drivers
v0x561cbb37ae90_0 .net *"_s50", 0 0, L_0x561cbb3a2660;  1 drivers
v0x561cbb37af50_0 .net *"_s54", 7 0, L_0x561cbb3a2e90;  1 drivers
v0x561cbb37b030_0 .net *"_s56", 11 0, L_0x561cbb3a2fc0;  1 drivers
L_0x7f8847e7b408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb37b110_0 .net *"_s59", 1 0, L_0x7f8847e7b408;  1 drivers
L_0x7f8847e7b2e8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb37b1f0_0 .net/2u *"_s8", 9 0, L_0x7f8847e7b2e8;  1 drivers
L_0x7f8847e7b3c0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb37b2d0_0 .net "addr_bits_wide_1", 9 0, L_0x7f8847e7b3c0;  1 drivers
v0x561cbb37b3b0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb37b450_0 .net "d_data", 7 0, L_0x561cbb3a1e30;  1 drivers
v0x561cbb37b510_0 .net "d_empty", 0 0, L_0x561cbb3a2750;  1 drivers
v0x561cbb37b5d0_0 .net "d_full", 0 0, L_0x561cbb3a2b30;  1 drivers
v0x561cbb37b690_0 .net "d_rd_ptr", 9 0, L_0x561cbb3a20b0;  1 drivers
v0x561cbb37b770_0 .net "d_wr_ptr", 9 0, L_0x561cbb3a1ac0;  1 drivers
v0x561cbb37b850_0 .net "empty", 0 0, L_0x561cbb3a3330;  alias, 1 drivers
v0x561cbb37b910_0 .net "full", 0 0, L_0x561cbb3a3210;  alias, 1 drivers
v0x561cbb37b9d0 .array "q_data_array", 0 1023, 7 0;
v0x561cbb37ba90_0 .var "q_empty", 0 0;
v0x561cbb37bd60_0 .var "q_full", 0 0;
v0x561cbb37be20_0 .var "q_rd_ptr", 9 0;
v0x561cbb37bf00_0 .var "q_wr_ptr", 9 0;
v0x561cbb37bfe0_0 .net "rd_data", 7 0, L_0x561cbb3a3100;  alias, 1 drivers
v0x561cbb37c0c0_0 .net "rd_en", 0 0, v0x561cbb389960_0;  1 drivers
v0x561cbb37c180_0 .net "rd_en_prot", 0 0, L_0x561cbb391690;  1 drivers
v0x561cbb37c240_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
v0x561cbb37c300_0 .net "wr_data", 7 0, v0x561cbb38a4d0_0;  1 drivers
v0x561cbb37c3e0_0 .net "wr_en", 0 0, v0x561cbb38a5c0_0;  1 drivers
v0x561cbb37c4a0_0 .net "wr_en_prot", 0 0, L_0x561cbb391840;  1 drivers
L_0x561cbb3915f0 .reduce/nor v0x561cbb37ba90_0;
L_0x561cbb3917a0 .reduce/nor v0x561cbb37bd60_0;
L_0x561cbb3a1960 .arith/sum 10, v0x561cbb37bf00_0, L_0x7f8847e7b2e8;
L_0x561cbb3a1ac0 .functor MUXZ 10, v0x561cbb37bf00_0, L_0x561cbb3a1960, L_0x561cbb391840, C4<>;
L_0x561cbb3a1c50 .array/port v0x561cbb37b9d0, L_0x561cbb3a1cf0;
L_0x561cbb3a1cf0 .concat [ 10 2 0 0], v0x561cbb37bf00_0, L_0x7f8847e7b330;
L_0x561cbb3a1e30 .functor MUXZ 8, L_0x561cbb3a1c50, v0x561cbb38a4d0_0, L_0x561cbb391840, C4<>;
L_0x561cbb3a1f70 .arith/sum 10, v0x561cbb37be20_0, L_0x7f8847e7b378;
L_0x561cbb3a20b0 .functor MUXZ 10, v0x561cbb37be20_0, L_0x561cbb3a1f70, L_0x561cbb391690, C4<>;
L_0x561cbb3a2240 .reduce/nor L_0x561cbb391840;
L_0x561cbb3a23d0 .arith/sub 10, v0x561cbb37bf00_0, v0x561cbb37be20_0;
L_0x561cbb3a2570 .cmp/eq 10, L_0x561cbb3a23d0, L_0x7f8847e7b3c0;
L_0x561cbb3a2860 .reduce/nor L_0x561cbb391690;
L_0x561cbb3a2a90 .arith/sub 10, v0x561cbb37be20_0, v0x561cbb37bf00_0;
L_0x561cbb3a2cb0 .cmp/eq 10, L_0x561cbb3a2a90, L_0x7f8847e7b3c0;
L_0x561cbb3a2e90 .array/port v0x561cbb37b9d0, L_0x561cbb3a2fc0;
L_0x561cbb3a2fc0 .concat [ 10 2 0 0], v0x561cbb37be20_0, L_0x7f8847e7b408;
S_0x561cbb37c660 .scope module, "uart_blk" "uart" 9 190, 11 28 0, S_0x561cbb348670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x561cbb37c800 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 11 50, +C4<00000000000000000000000000010000>;
P_0x561cbb37c840 .param/l "BAUD_RATE" 0 11 31, +C4<00000000000000011100001000000000>;
P_0x561cbb37c880 .param/l "DATA_BITS" 0 11 32, +C4<00000000000000000000000000001000>;
P_0x561cbb37c8c0 .param/l "PARITY_MODE" 0 11 34, +C4<00000000000000000000000000000001>;
P_0x561cbb37c900 .param/l "STOP_BITS" 0 11 33, +C4<00000000000000000000000000000001>;
P_0x561cbb37c940 .param/l "SYS_CLK_FREQ" 0 11 30, +C4<00000101111101011110000100000000>;
L_0x561cbb3a3780 .functor BUFZ 1, v0x561cbb387430_0, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a3a10 .functor OR 1, v0x561cbb387430_0, v0x561cbb37f7a0_0, C4<0>, C4<0>;
L_0x561cbb3a47d0 .functor NOT 1, L_0x561cbb3a8590, C4<0>, C4<0>, C4<0>;
v0x561cbb387140_0 .net "baud_clk_tick", 0 0, L_0x561cbb3a4440;  1 drivers
v0x561cbb387200_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb3872c0_0 .net "d_rx_parity_err", 0 0, L_0x561cbb3a3a10;  1 drivers
v0x561cbb387390_0 .net "parity_err", 0 0, L_0x561cbb3a3780;  alias, 1 drivers
v0x561cbb387430_0 .var "q_rx_parity_err", 0 0;
v0x561cbb3874f0_0 .net "rd_en", 0 0, v0x561cbb38ad50_0;  1 drivers
v0x561cbb387590_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
v0x561cbb387630_0 .net "rx", 0 0, o0x7f8847ec6958;  alias, 0 drivers
v0x561cbb387700_0 .net "rx_data", 7 0, L_0x561cbb3a6490;  alias, 1 drivers
v0x561cbb3877d0_0 .net "rx_done_tick", 0 0, v0x561cbb37f600_0;  1 drivers
v0x561cbb387870_0 .net "rx_empty", 0 0, L_0x561cbb3a6620;  alias, 1 drivers
v0x561cbb387910_0 .net "rx_fifo_wr_data", 7 0, v0x561cbb37f440_0;  1 drivers
v0x561cbb387a00_0 .net "rx_parity_err", 0 0, v0x561cbb37f7a0_0;  1 drivers
v0x561cbb387aa0_0 .net "tx", 0 0, L_0x561cbb3a4660;  alias, 1 drivers
v0x561cbb387b70_0 .net "tx_data", 7 0, v0x561cbb38a730_0;  1 drivers
v0x561cbb387c40_0 .net "tx_done_tick", 0 0, v0x561cbb384070_0;  1 drivers
v0x561cbb387d30_0 .net "tx_fifo_empty", 0 0, L_0x561cbb3a8590;  1 drivers
v0x561cbb387dd0_0 .net "tx_fifo_rd_data", 7 0, L_0x561cbb3a83d0;  1 drivers
v0x561cbb387ec0_0 .net "tx_full", 0 0, L_0x561cbb3a8490;  alias, 1 drivers
v0x561cbb387f60_0 .net "wr_en", 0 0, v0x561cbb38a7f0_0;  1 drivers
S_0x561cbb37cc90 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 11 80, 12 29 0, S_0x561cbb37c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x561cbb37ce60 .param/l "BAUD" 0 12 32, +C4<00000000000000011100001000000000>;
P_0x561cbb37cea0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 12 33, +C4<00000000000000000000000000010000>;
P_0x561cbb37cee0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 12 41, C4<0000000000110110>;
P_0x561cbb37cf20 .param/l "SYS_CLK_FREQ" 0 12 31, +C4<00000101111101011110000100000000>;
v0x561cbb37d250_0 .net *"_s0", 31 0, L_0x561cbb3a3b20;  1 drivers
L_0x7f8847e7b570 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb37d350_0 .net/2u *"_s10", 15 0, L_0x7f8847e7b570;  1 drivers
v0x561cbb37d430_0 .net *"_s12", 15 0, L_0x561cbb3a3e60;  1 drivers
v0x561cbb37d520_0 .net *"_s16", 31 0, L_0x561cbb3a41d0;  1 drivers
L_0x7f8847e7b5b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561cbb37d600_0 .net *"_s19", 15 0, L_0x7f8847e7b5b8;  1 drivers
L_0x7f8847e7b600 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x561cbb37d730_0 .net/2u *"_s20", 31 0, L_0x7f8847e7b600;  1 drivers
v0x561cbb37d810_0 .net *"_s22", 0 0, L_0x561cbb3a42c0;  1 drivers
L_0x7f8847e7b648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561cbb37d8d0_0 .net/2u *"_s24", 0 0, L_0x7f8847e7b648;  1 drivers
L_0x7f8847e7b690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561cbb37d9b0_0 .net/2u *"_s26", 0 0, L_0x7f8847e7b690;  1 drivers
L_0x7f8847e7b498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561cbb37da90_0 .net *"_s3", 15 0, L_0x7f8847e7b498;  1 drivers
L_0x7f8847e7b4e0 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x561cbb37db70_0 .net/2u *"_s4", 31 0, L_0x7f8847e7b4e0;  1 drivers
v0x561cbb37dc50_0 .net *"_s6", 0 0, L_0x561cbb3a3d20;  1 drivers
L_0x7f8847e7b528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561cbb37dd10_0 .net/2u *"_s8", 15 0, L_0x7f8847e7b528;  1 drivers
v0x561cbb37ddf0_0 .net "baud_clk_tick", 0 0, L_0x561cbb3a4440;  alias, 1 drivers
v0x561cbb37deb0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb37df50_0 .net "d_cnt", 15 0, L_0x561cbb3a4010;  1 drivers
v0x561cbb37e030_0 .var "q_cnt", 15 0;
v0x561cbb37e220_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
E_0x561cbb37d1d0 .event posedge, v0x561cbb37c240_0, v0x561cbb377ab0_0;
L_0x561cbb3a3b20 .concat [ 16 16 0 0], v0x561cbb37e030_0, L_0x7f8847e7b498;
L_0x561cbb3a3d20 .cmp/eq 32, L_0x561cbb3a3b20, L_0x7f8847e7b4e0;
L_0x561cbb3a3e60 .arith/sum 16, v0x561cbb37e030_0, L_0x7f8847e7b570;
L_0x561cbb3a4010 .functor MUXZ 16, L_0x561cbb3a3e60, L_0x7f8847e7b528, L_0x561cbb3a3d20, C4<>;
L_0x561cbb3a41d0 .concat [ 16 16 0 0], v0x561cbb37e030_0, L_0x7f8847e7b5b8;
L_0x561cbb3a42c0 .cmp/eq 32, L_0x561cbb3a41d0, L_0x7f8847e7b600;
L_0x561cbb3a4440 .functor MUXZ 1, L_0x7f8847e7b690, L_0x7f8847e7b648, L_0x561cbb3a42c0, C4<>;
S_0x561cbb37e320 .scope module, "uart_rx_blk" "uart_rx" 11 91, 13 28 0, S_0x561cbb37c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x561cbb37e4f0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 13 33, +C4<00000000000000000000000000010000>;
P_0x561cbb37e530 .param/l "DATA_BITS" 0 13 30, +C4<00000000000000000000000000001000>;
P_0x561cbb37e570 .param/l "PARITY_MODE" 0 13 32, +C4<00000000000000000000000000000001>;
P_0x561cbb37e5b0 .param/l "STOP_BITS" 0 13 31, +C4<00000000000000000000000000000001>;
P_0x561cbb37e5f0 .param/l "STOP_OVERSAMPLE_TICKS" 1 13 45, C4<010000>;
P_0x561cbb37e630 .param/l "S_DATA" 1 13 50, C4<00100>;
P_0x561cbb37e670 .param/l "S_IDLE" 1 13 48, C4<00001>;
P_0x561cbb37e6b0 .param/l "S_PARITY" 1 13 51, C4<01000>;
P_0x561cbb37e6f0 .param/l "S_START" 1 13 49, C4<00010>;
P_0x561cbb37e730 .param/l "S_STOP" 1 13 52, C4<10000>;
v0x561cbb37ecb0_0 .net "baud_clk_tick", 0 0, L_0x561cbb3a4440;  alias, 1 drivers
v0x561cbb37eda0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb37ee40_0 .var "d_data", 7 0;
v0x561cbb37ef10_0 .var "d_data_bit_idx", 2 0;
v0x561cbb37eff0_0 .var "d_done_tick", 0 0;
v0x561cbb37f100_0 .var "d_oversample_tick_cnt", 3 0;
v0x561cbb37f1e0_0 .var "d_parity_err", 0 0;
v0x561cbb37f2a0_0 .var "d_state", 4 0;
v0x561cbb37f380_0 .net "parity_err", 0 0, v0x561cbb37f7a0_0;  alias, 1 drivers
v0x561cbb37f440_0 .var "q_data", 7 0;
v0x561cbb37f520_0 .var "q_data_bit_idx", 2 0;
v0x561cbb37f600_0 .var "q_done_tick", 0 0;
v0x561cbb37f6c0_0 .var "q_oversample_tick_cnt", 3 0;
v0x561cbb37f7a0_0 .var "q_parity_err", 0 0;
v0x561cbb37f860_0 .var "q_rx", 0 0;
v0x561cbb37f920_0 .var "q_state", 4 0;
v0x561cbb37fa00_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
v0x561cbb37fbb0_0 .net "rx", 0 0, o0x7f8847ec6958;  alias, 0 drivers
v0x561cbb37fc70_0 .net "rx_data", 7 0, v0x561cbb37f440_0;  alias, 1 drivers
v0x561cbb37fd50_0 .net "rx_done_tick", 0 0, v0x561cbb37f600_0;  alias, 1 drivers
E_0x561cbb37ec30/0 .event edge, v0x561cbb37f920_0, v0x561cbb37f440_0, v0x561cbb37f520_0, v0x561cbb37ddf0_0;
E_0x561cbb37ec30/1 .event edge, v0x561cbb37f6c0_0, v0x561cbb37f860_0;
E_0x561cbb37ec30 .event/or E_0x561cbb37ec30/0, E_0x561cbb37ec30/1;
S_0x561cbb37ff30 .scope module, "uart_rx_fifo" "fifo" 11 119, 10 27 0, S_0x561cbb37c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x561cbb2d67e0 .param/l "ADDR_BITS" 0 10 30, +C4<00000000000000000000000000000011>;
P_0x561cbb2d6820 .param/l "DATA_BITS" 0 10 29, +C4<00000000000000000000000000001000>;
L_0x561cbb3a4940 .functor AND 1, v0x561cbb38ad50_0, L_0x561cbb3a4870, C4<1>, C4<1>;
L_0x561cbb3a4b00 .functor AND 1, v0x561cbb37f600_0, L_0x561cbb3a4a30, C4<1>, C4<1>;
L_0x561cbb3a4cd0 .functor AND 1, v0x561cbb381ed0_0, L_0x561cbb3a55d0, C4<1>, C4<1>;
L_0x561cbb3a5800 .functor AND 1, L_0x561cbb3a5900, L_0x561cbb3a4940, C4<1>, C4<1>;
L_0x561cbb3a5ae0 .functor OR 1, L_0x561cbb3a4cd0, L_0x561cbb3a5800, C4<0>, C4<0>;
L_0x561cbb3a5d20 .functor AND 1, v0x561cbb3821a0_0, L_0x561cbb3a5bf0, C4<1>, C4<1>;
L_0x561cbb3a59f0 .functor AND 1, L_0x561cbb3a6040, L_0x561cbb3a4b00, C4<1>, C4<1>;
L_0x561cbb3a5ec0 .functor OR 1, L_0x561cbb3a5d20, L_0x561cbb3a59f0, C4<0>, C4<0>;
L_0x561cbb3a6490 .functor BUFZ 8, L_0x561cbb3a6220, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561cbb3a6550 .functor BUFZ 1, v0x561cbb3821a0_0, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a6620 .functor BUFZ 1, v0x561cbb381ed0_0, C4<0>, C4<0>, C4<0>;
v0x561cbb380380_0 .net *"_s1", 0 0, L_0x561cbb3a4870;  1 drivers
v0x561cbb380440_0 .net *"_s10", 2 0, L_0x561cbb3a4c30;  1 drivers
v0x561cbb380520_0 .net *"_s14", 7 0, L_0x561cbb3a4fb0;  1 drivers
v0x561cbb380610_0 .net *"_s16", 4 0, L_0x561cbb3a5050;  1 drivers
L_0x7f8847e7b720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb3806f0_0 .net *"_s19", 1 0, L_0x7f8847e7b720;  1 drivers
L_0x7f8847e7b768 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561cbb380820_0 .net/2u *"_s22", 2 0, L_0x7f8847e7b768;  1 drivers
v0x561cbb380900_0 .net *"_s24", 2 0, L_0x561cbb3a5350;  1 drivers
v0x561cbb3809e0_0 .net *"_s31", 0 0, L_0x561cbb3a55d0;  1 drivers
v0x561cbb380aa0_0 .net *"_s32", 0 0, L_0x561cbb3a4cd0;  1 drivers
v0x561cbb380b60_0 .net *"_s34", 2 0, L_0x561cbb3a5760;  1 drivers
v0x561cbb380c40_0 .net *"_s36", 0 0, L_0x561cbb3a5900;  1 drivers
v0x561cbb380d00_0 .net *"_s38", 0 0, L_0x561cbb3a5800;  1 drivers
v0x561cbb380dc0_0 .net *"_s43", 0 0, L_0x561cbb3a5bf0;  1 drivers
v0x561cbb380e80_0 .net *"_s44", 0 0, L_0x561cbb3a5d20;  1 drivers
v0x561cbb380f40_0 .net *"_s46", 2 0, L_0x561cbb3a5e20;  1 drivers
v0x561cbb381020_0 .net *"_s48", 0 0, L_0x561cbb3a6040;  1 drivers
v0x561cbb3810e0_0 .net *"_s5", 0 0, L_0x561cbb3a4a30;  1 drivers
v0x561cbb3812b0_0 .net *"_s50", 0 0, L_0x561cbb3a59f0;  1 drivers
v0x561cbb381370_0 .net *"_s54", 7 0, L_0x561cbb3a6220;  1 drivers
v0x561cbb381450_0 .net *"_s56", 4 0, L_0x561cbb3a6350;  1 drivers
L_0x7f8847e7b7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb381530_0 .net *"_s59", 1 0, L_0x7f8847e7b7f8;  1 drivers
L_0x7f8847e7b6d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561cbb381610_0 .net/2u *"_s8", 2 0, L_0x7f8847e7b6d8;  1 drivers
L_0x7f8847e7b7b0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561cbb3816f0_0 .net "addr_bits_wide_1", 2 0, L_0x7f8847e7b7b0;  1 drivers
v0x561cbb3817d0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb381870_0 .net "d_data", 7 0, L_0x561cbb3a51d0;  1 drivers
v0x561cbb381950_0 .net "d_empty", 0 0, L_0x561cbb3a5ae0;  1 drivers
v0x561cbb381a10_0 .net "d_full", 0 0, L_0x561cbb3a5ec0;  1 drivers
v0x561cbb381ad0_0 .net "d_rd_ptr", 2 0, L_0x561cbb3a5440;  1 drivers
v0x561cbb381bb0_0 .net "d_wr_ptr", 2 0, L_0x561cbb3a4df0;  1 drivers
v0x561cbb381c90_0 .net "empty", 0 0, L_0x561cbb3a6620;  alias, 1 drivers
v0x561cbb381d50_0 .net "full", 0 0, L_0x561cbb3a6550;  1 drivers
v0x561cbb381e10 .array "q_data_array", 0 7, 7 0;
v0x561cbb381ed0_0 .var "q_empty", 0 0;
v0x561cbb3821a0_0 .var "q_full", 0 0;
v0x561cbb382260_0 .var "q_rd_ptr", 2 0;
v0x561cbb382340_0 .var "q_wr_ptr", 2 0;
v0x561cbb382420_0 .net "rd_data", 7 0, L_0x561cbb3a6490;  alias, 1 drivers
v0x561cbb382500_0 .net "rd_en", 0 0, v0x561cbb38ad50_0;  alias, 1 drivers
v0x561cbb3825c0_0 .net "rd_en_prot", 0 0, L_0x561cbb3a4940;  1 drivers
v0x561cbb382680_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
v0x561cbb382720_0 .net "wr_data", 7 0, v0x561cbb37f440_0;  alias, 1 drivers
v0x561cbb3827e0_0 .net "wr_en", 0 0, v0x561cbb37f600_0;  alias, 1 drivers
v0x561cbb3828b0_0 .net "wr_en_prot", 0 0, L_0x561cbb3a4b00;  1 drivers
L_0x561cbb3a4870 .reduce/nor v0x561cbb381ed0_0;
L_0x561cbb3a4a30 .reduce/nor v0x561cbb3821a0_0;
L_0x561cbb3a4c30 .arith/sum 3, v0x561cbb382340_0, L_0x7f8847e7b6d8;
L_0x561cbb3a4df0 .functor MUXZ 3, v0x561cbb382340_0, L_0x561cbb3a4c30, L_0x561cbb3a4b00, C4<>;
L_0x561cbb3a4fb0 .array/port v0x561cbb381e10, L_0x561cbb3a5050;
L_0x561cbb3a5050 .concat [ 3 2 0 0], v0x561cbb382340_0, L_0x7f8847e7b720;
L_0x561cbb3a51d0 .functor MUXZ 8, L_0x561cbb3a4fb0, v0x561cbb37f440_0, L_0x561cbb3a4b00, C4<>;
L_0x561cbb3a5350 .arith/sum 3, v0x561cbb382260_0, L_0x7f8847e7b768;
L_0x561cbb3a5440 .functor MUXZ 3, v0x561cbb382260_0, L_0x561cbb3a5350, L_0x561cbb3a4940, C4<>;
L_0x561cbb3a55d0 .reduce/nor L_0x561cbb3a4b00;
L_0x561cbb3a5760 .arith/sub 3, v0x561cbb382340_0, v0x561cbb382260_0;
L_0x561cbb3a5900 .cmp/eq 3, L_0x561cbb3a5760, L_0x7f8847e7b7b0;
L_0x561cbb3a5bf0 .reduce/nor L_0x561cbb3a4940;
L_0x561cbb3a5e20 .arith/sub 3, v0x561cbb382260_0, v0x561cbb382340_0;
L_0x561cbb3a6040 .cmp/eq 3, L_0x561cbb3a5e20, L_0x7f8847e7b7b0;
L_0x561cbb3a6220 .array/port v0x561cbb381e10, L_0x561cbb3a6350;
L_0x561cbb3a6350 .concat [ 3 2 0 0], v0x561cbb382260_0, L_0x7f8847e7b7f8;
S_0x561cbb382a30 .scope module, "uart_tx_blk" "uart_tx" 11 106, 14 28 0, S_0x561cbb37c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x561cbb382bb0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 14 33, +C4<00000000000000000000000000010000>;
P_0x561cbb382bf0 .param/l "DATA_BITS" 0 14 30, +C4<00000000000000000000000000001000>;
P_0x561cbb382c30 .param/l "PARITY_MODE" 0 14 32, +C4<00000000000000000000000000000001>;
P_0x561cbb382c70 .param/l "STOP_BITS" 0 14 31, +C4<00000000000000000000000000000001>;
P_0x561cbb382cb0 .param/l "STOP_OVERSAMPLE_TICKS" 1 14 45, C4<010000>;
P_0x561cbb382cf0 .param/l "S_DATA" 1 14 50, C4<00100>;
P_0x561cbb382d30 .param/l "S_IDLE" 1 14 48, C4<00001>;
P_0x561cbb382d70 .param/l "S_PARITY" 1 14 51, C4<01000>;
P_0x561cbb382db0 .param/l "S_START" 1 14 49, C4<00010>;
P_0x561cbb382df0 .param/l "S_STOP" 1 14 52, C4<10000>;
L_0x561cbb3a4660 .functor BUFZ 1, v0x561cbb383fb0_0, C4<0>, C4<0>, C4<0>;
v0x561cbb383420_0 .net "baud_clk_tick", 0 0, L_0x561cbb3a4440;  alias, 1 drivers
v0x561cbb3834e0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb3835a0_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x561cbb383640_0 .var "d_data", 7 0;
v0x561cbb383720_0 .var "d_data_bit_idx", 2 0;
v0x561cbb383850_0 .var "d_parity_bit", 0 0;
v0x561cbb383910_0 .var "d_state", 4 0;
v0x561cbb3839f0_0 .var "d_tx", 0 0;
v0x561cbb383ab0_0 .var "d_tx_done_tick", 0 0;
v0x561cbb383b70_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x561cbb383c50_0 .var "q_data", 7 0;
v0x561cbb383d30_0 .var "q_data_bit_idx", 2 0;
v0x561cbb383e10_0 .var "q_parity_bit", 0 0;
v0x561cbb383ed0_0 .var "q_state", 4 0;
v0x561cbb383fb0_0 .var "q_tx", 0 0;
v0x561cbb384070_0 .var "q_tx_done_tick", 0 0;
v0x561cbb384130_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
v0x561cbb3841d0_0 .net "tx", 0 0, L_0x561cbb3a4660;  alias, 1 drivers
v0x561cbb384290_0 .net "tx_data", 7 0, L_0x561cbb3a83d0;  alias, 1 drivers
v0x561cbb384370_0 .net "tx_done_tick", 0 0, v0x561cbb384070_0;  alias, 1 drivers
v0x561cbb384430_0 .net "tx_start", 0 0, L_0x561cbb3a47d0;  1 drivers
E_0x561cbb383390/0 .event edge, v0x561cbb383ed0_0, v0x561cbb383c50_0, v0x561cbb383d30_0, v0x561cbb383e10_0;
E_0x561cbb383390/1 .event edge, v0x561cbb37ddf0_0, v0x561cbb383b70_0, v0x561cbb384430_0, v0x561cbb384070_0;
E_0x561cbb383390/2 .event edge, v0x561cbb384290_0;
E_0x561cbb383390 .event/or E_0x561cbb383390/0, E_0x561cbb383390/1, E_0x561cbb383390/2;
S_0x561cbb384610 .scope module, "uart_tx_fifo" "fifo" 11 133, 10 27 0, S_0x561cbb37c660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x561cbb384790 .param/l "ADDR_BITS" 0 10 30, +C4<00000000000000000000000000001010>;
P_0x561cbb3847d0 .param/l "DATA_BITS" 0 10 29, +C4<00000000000000000000000000001000>;
L_0x561cbb3a6730 .functor AND 1, v0x561cbb384070_0, L_0x561cbb3a6690, C4<1>, C4<1>;
L_0x561cbb3a6900 .functor AND 1, v0x561cbb38a7f0_0, L_0x561cbb3a6830, C4<1>, C4<1>;
L_0x561cbb3a6a40 .functor AND 1, v0x561cbb3865e0_0, L_0x561cbb3a7510, C4<1>, C4<1>;
L_0x561cbb3a7740 .functor AND 1, L_0x561cbb3a7840, L_0x561cbb3a6730, C4<1>, C4<1>;
L_0x561cbb3a7a20 .functor OR 1, L_0x561cbb3a6a40, L_0x561cbb3a7740, C4<0>, C4<0>;
L_0x561cbb3a7c60 .functor AND 1, v0x561cbb3868b0_0, L_0x561cbb3a7b30, C4<1>, C4<1>;
L_0x561cbb3a7930 .functor AND 1, L_0x561cbb3a7f80, L_0x561cbb3a6900, C4<1>, C4<1>;
L_0x561cbb3a7e00 .functor OR 1, L_0x561cbb3a7c60, L_0x561cbb3a7930, C4<0>, C4<0>;
L_0x561cbb3a83d0 .functor BUFZ 8, L_0x561cbb3a8160, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561cbb3a8490 .functor BUFZ 1, v0x561cbb3868b0_0, C4<0>, C4<0>, C4<0>;
L_0x561cbb3a8590 .functor BUFZ 1, v0x561cbb3865e0_0, C4<0>, C4<0>, C4<0>;
v0x561cbb384a70_0 .net *"_s1", 0 0, L_0x561cbb3a6690;  1 drivers
v0x561cbb384b50_0 .net *"_s10", 9 0, L_0x561cbb3a69a0;  1 drivers
v0x561cbb384c30_0 .net *"_s14", 7 0, L_0x561cbb3a6d20;  1 drivers
v0x561cbb384d20_0 .net *"_s16", 11 0, L_0x561cbb3a6dc0;  1 drivers
L_0x7f8847e7b888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb384e00_0 .net *"_s19", 1 0, L_0x7f8847e7b888;  1 drivers
L_0x7f8847e7b8d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb384f30_0 .net/2u *"_s22", 9 0, L_0x7f8847e7b8d0;  1 drivers
v0x561cbb385010_0 .net *"_s24", 9 0, L_0x561cbb3a7030;  1 drivers
v0x561cbb3850f0_0 .net *"_s31", 0 0, L_0x561cbb3a7510;  1 drivers
v0x561cbb3851b0_0 .net *"_s32", 0 0, L_0x561cbb3a6a40;  1 drivers
v0x561cbb385270_0 .net *"_s34", 9 0, L_0x561cbb3a76a0;  1 drivers
v0x561cbb385350_0 .net *"_s36", 0 0, L_0x561cbb3a7840;  1 drivers
v0x561cbb385410_0 .net *"_s38", 0 0, L_0x561cbb3a7740;  1 drivers
v0x561cbb3854d0_0 .net *"_s43", 0 0, L_0x561cbb3a7b30;  1 drivers
v0x561cbb385590_0 .net *"_s44", 0 0, L_0x561cbb3a7c60;  1 drivers
v0x561cbb385650_0 .net *"_s46", 9 0, L_0x561cbb3a7d60;  1 drivers
v0x561cbb385730_0 .net *"_s48", 0 0, L_0x561cbb3a7f80;  1 drivers
v0x561cbb3857f0_0 .net *"_s5", 0 0, L_0x561cbb3a6830;  1 drivers
v0x561cbb3859c0_0 .net *"_s50", 0 0, L_0x561cbb3a7930;  1 drivers
v0x561cbb385a80_0 .net *"_s54", 7 0, L_0x561cbb3a8160;  1 drivers
v0x561cbb385b60_0 .net *"_s56", 11 0, L_0x561cbb3a8290;  1 drivers
L_0x7f8847e7b960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb385c40_0 .net *"_s59", 1 0, L_0x7f8847e7b960;  1 drivers
L_0x7f8847e7b840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb385d20_0 .net/2u *"_s8", 9 0, L_0x7f8847e7b840;  1 drivers
L_0x7f8847e7b918 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x561cbb385e00_0 .net "addr_bits_wide_1", 9 0, L_0x7f8847e7b918;  1 drivers
v0x561cbb385ee0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb385f80_0 .net "d_data", 7 0, L_0x561cbb3a6f40;  1 drivers
v0x561cbb386060_0 .net "d_empty", 0 0, L_0x561cbb3a7a20;  1 drivers
v0x561cbb386120_0 .net "d_full", 0 0, L_0x561cbb3a7e00;  1 drivers
v0x561cbb3861e0_0 .net "d_rd_ptr", 9 0, L_0x561cbb3a7170;  1 drivers
v0x561cbb3862c0_0 .net "d_wr_ptr", 9 0, L_0x561cbb3a6b60;  1 drivers
v0x561cbb3863a0_0 .net "empty", 0 0, L_0x561cbb3a8590;  alias, 1 drivers
v0x561cbb386460_0 .net "full", 0 0, L_0x561cbb3a8490;  alias, 1 drivers
v0x561cbb386520 .array "q_data_array", 0 1023, 7 0;
v0x561cbb3865e0_0 .var "q_empty", 0 0;
v0x561cbb3868b0_0 .var "q_full", 0 0;
v0x561cbb386970_0 .var "q_rd_ptr", 9 0;
v0x561cbb386a50_0 .var "q_wr_ptr", 9 0;
v0x561cbb386b30_0 .net "rd_data", 7 0, L_0x561cbb3a83d0;  alias, 1 drivers
v0x561cbb386bf0_0 .net "rd_en", 0 0, v0x561cbb384070_0;  alias, 1 drivers
v0x561cbb386cc0_0 .net "rd_en_prot", 0 0, L_0x561cbb3a6730;  1 drivers
v0x561cbb386d60_0 .net "reset", 0 0, v0x561cbb38f880_0;  alias, 1 drivers
v0x561cbb386e00_0 .net "wr_data", 7 0, v0x561cbb38a730_0;  alias, 1 drivers
v0x561cbb386ec0_0 .net "wr_en", 0 0, v0x561cbb38a7f0_0;  alias, 1 drivers
v0x561cbb386f80_0 .net "wr_en_prot", 0 0, L_0x561cbb3a6900;  1 drivers
L_0x561cbb3a6690 .reduce/nor v0x561cbb3865e0_0;
L_0x561cbb3a6830 .reduce/nor v0x561cbb3868b0_0;
L_0x561cbb3a69a0 .arith/sum 10, v0x561cbb386a50_0, L_0x7f8847e7b840;
L_0x561cbb3a6b60 .functor MUXZ 10, v0x561cbb386a50_0, L_0x561cbb3a69a0, L_0x561cbb3a6900, C4<>;
L_0x561cbb3a6d20 .array/port v0x561cbb386520, L_0x561cbb3a6dc0;
L_0x561cbb3a6dc0 .concat [ 10 2 0 0], v0x561cbb386a50_0, L_0x7f8847e7b888;
L_0x561cbb3a6f40 .functor MUXZ 8, L_0x561cbb3a6d20, v0x561cbb38a730_0, L_0x561cbb3a6900, C4<>;
L_0x561cbb3a7030 .arith/sum 10, v0x561cbb386970_0, L_0x7f8847e7b8d0;
L_0x561cbb3a7170 .functor MUXZ 10, v0x561cbb386970_0, L_0x561cbb3a7030, L_0x561cbb3a6730, C4<>;
L_0x561cbb3a7510 .reduce/nor L_0x561cbb3a6900;
L_0x561cbb3a76a0 .arith/sub 10, v0x561cbb386a50_0, v0x561cbb386970_0;
L_0x561cbb3a7840 .cmp/eq 10, L_0x561cbb3a76a0, L_0x7f8847e7b918;
L_0x561cbb3a7b30 .reduce/nor L_0x561cbb3a6730;
L_0x561cbb3a7d60 .arith/sub 10, v0x561cbb386970_0, v0x561cbb386a50_0;
L_0x561cbb3a7f80 .cmp/eq 10, L_0x561cbb3a7d60, L_0x7f8847e7b918;
L_0x561cbb3a8160 .array/port v0x561cbb386520, L_0x561cbb3a8290;
L_0x561cbb3a8290 .concat [ 10 2 0 0], v0x561cbb386970_0, L_0x7f8847e7b960;
S_0x561cbb38b4c0 .scope module, "ram0" "ram" 7 56, 15 3 0, S_0x561cbb33f750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x561cbb38b690 .param/l "ADDR_WIDTH" 0 15 5, +C4<00000000000000000000000000010001>;
L_0x561cbb390c80 .functor NOT 1, L_0x561cbb391010, C4<0>, C4<0>, C4<0>;
v0x561cbb38c450_0 .net *"_s0", 0 0, L_0x561cbb390c80;  1 drivers
L_0x7f8847e7b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561cbb38c550_0 .net/2u *"_s2", 0 0, L_0x7f8847e7b180;  1 drivers
L_0x7f8847e7b1c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561cbb38c630_0 .net/2u *"_s6", 7 0, L_0x7f8847e7b1c8;  1 drivers
v0x561cbb38c6f0_0 .net "a_in", 16 0, L_0x561cbb3913a0;  alias, 1 drivers
v0x561cbb38c7b0_0 .net "clk_in", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb38c850_0 .net "d_in", 7 0, L_0x561cbb3a9a40;  alias, 1 drivers
v0x561cbb38c8f0_0 .net "d_out", 7 0, L_0x561cbb390ed0;  alias, 1 drivers
v0x561cbb38c9b0_0 .net "en_in", 0 0, L_0x561cbb3912b0;  alias, 1 drivers
v0x561cbb38ca70_0 .net "r_nw_in", 0 0, L_0x561cbb391010;  1 drivers
v0x561cbb38cbc0_0 .net "ram_bram_dout", 7 0, L_0x561cbb21fe90;  1 drivers
v0x561cbb38cc80_0 .net "ram_bram_we", 0 0, L_0x561cbb390cf0;  1 drivers
L_0x561cbb390cf0 .functor MUXZ 1, L_0x7f8847e7b180, L_0x561cbb390c80, L_0x561cbb3912b0, C4<>;
L_0x561cbb390ed0 .functor MUXZ 8, L_0x7f8847e7b1c8, L_0x561cbb21fe90, L_0x561cbb3912b0, C4<>;
S_0x561cbb38b7d0 .scope module, "ram_bram" "single_port_ram_sync" 15 20, 6 62 0, S_0x561cbb38b4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x561cbb2c99c0 .param/l "ADDR_WIDTH" 0 6 64, +C4<00000000000000000000000000010001>;
P_0x561cbb2c9a00 .param/l "DATA_WIDTH" 0 6 65, +C4<00000000000000000000000000001000>;
L_0x561cbb21fe90 .functor BUFZ 8, L_0x561cbb390920, C4<00000000>, C4<00000000>, C4<00000000>;
v0x561cbb38ba40_0 .net *"_s0", 7 0, L_0x561cbb390920;  1 drivers
v0x561cbb38bb40_0 .net *"_s2", 18 0, L_0x561cbb390a20;  1 drivers
L_0x7f8847e7b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561cbb38bc20_0 .net *"_s5", 1 0, L_0x7f8847e7b138;  1 drivers
v0x561cbb38bce0_0 .net "addr_a", 16 0, L_0x561cbb3913a0;  alias, 1 drivers
v0x561cbb38bdc0_0 .net "clk", 0 0, L_0x561cbb299900;  alias, 1 drivers
v0x561cbb38beb0_0 .net "din_a", 7 0, L_0x561cbb3a9a40;  alias, 1 drivers
v0x561cbb38bf90_0 .net "dout_a", 7 0, L_0x561cbb21fe90;  alias, 1 drivers
v0x561cbb38c070_0 .var/i "i", 31 0;
v0x561cbb38c150_0 .var "q_addr_a", 16 0;
v0x561cbb38c230 .array "ram", 0 131071, 7 0;
v0x561cbb38c2f0_0 .net "we", 0 0, L_0x561cbb390cf0;  alias, 1 drivers
L_0x561cbb390920 .array/port v0x561cbb38c230, L_0x561cbb390a20;
L_0x561cbb390a20 .concat [ 17 2 0 0], v0x561cbb38c150_0, L_0x7f8847e7b138;
    .scope S_0x561cbb34b800;
T_0 ;
    %wait E_0x561cbb28eae0;
    %load/vec4 v0x561cbb374710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb3743f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561cbb373ec0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x561cbb373ec0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x561cbb373ec0_0;
    %store/vec4a v0x561cbb374890, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x561cbb373ec0_0;
    %store/vec4a v0x561cbb3747d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561cbb373ec0_0;
    %store/vec4a v0x561cbb373d40, 4, 0;
    %load/vec4 v0x561cbb373ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561cbb373ec0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561cbb374650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb3743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb374170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb373ae0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x561cbb373fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x561cbb373e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb374170_0, 0, 1;
    %load/vec4 v0x561cbb374570_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x561cbb373d40, 4;
    %store/vec4 v0x561cbb374310_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb374170_0, 0, 1;
    %load/vec4 v0x561cbb3743f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x561cbb3744b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561cbb374570_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x561cbb374890, 4, 0;
    %load/vec4 v0x561cbb374570_0;
    %parti/s 8, 10, 5;
    %load/vec4 v0x561cbb374570_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x561cbb3747d0, 4, 0;
    %load/vec4 v0x561cbb374230_0;
    %load/vec4 v0x561cbb374570_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x561cbb373d40, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb373ae0_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb373ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb374170_0, 0, 1;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3743f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb373ae0_0, 0, 1;
    %load/vec4 v0x561cbb374570_0;
    %store/vec4 v0x561cbb373ba0_0, 0, 32;
T_0.11 ;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb3743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb374170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb373ae0_0, 0, 1;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561cbb325380;
T_1 ;
    %wait E_0x561cbb28c420;
    %load/vec4 v0x561cbb375a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3754a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb3758a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3752b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb375370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561cbb375980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3754a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3752b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x561cbb375560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x561cbb375b00_0;
    %assign/vec4 v0x561cbb375620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3754a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3752b0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x561cbb3754a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x561cbb375210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb3752b0_0, 0;
    %load/vec4 v0x561cbb375130_0;
    %assign/vec4 v0x561cbb375370_0, 0;
    %load/vec4 v0x561cbb375620_0;
    %assign/vec4 v0x561cbb3757c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3754a0_0, 0;
    %load/vec4 v0x561cbb375620_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561cbb375620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375700_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb375700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3752b0_0, 0;
T_1.9 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb3754a0_0, 0;
    %load/vec4 v0x561cbb375620_0;
    %assign/vec4 v0x561cbb3758a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb375700_0, 0;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561cbb31f920;
T_2 ;
    %wait E_0x561cbb364ce0;
    %load/vec4 v0x561cbb376680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb376740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb376420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb376260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375f60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561cbb3765c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb376740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb376420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb376260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375f60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x561cbb376000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x561cbb375da0_0;
    %assign/vec4 v0x561cbb376260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb376500_0, 0;
    %load/vec4 v0x561cbb376740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x561cbb376340_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561cbb3760c0_0, 4, 5;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x561cbb376340_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561cbb3760c0_0, 4, 5;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x561cbb376340_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561cbb3760c0_0, 4, 5;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x561cbb376340_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561cbb3760c0_0, 4, 5;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %load/vec4 v0x561cbb376740_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb375f60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb376740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb376260_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375f60_0, 0;
    %load/vec4 v0x561cbb376740_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x561cbb376740_0, 0;
    %load/vec4 v0x561cbb376260_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561cbb376260_0, 0;
T_2.12 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb376260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb376500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb375f60_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561cbb33dfe0;
T_3 ;
    %wait E_0x561cbb364df0;
    %load/vec4 v0x561cbb3776c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561cbb3771a0_0;
    %load/vec4 v0x561cbb376f20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cbb377600, 0, 4;
T_3.0 ;
    %load/vec4 v0x561cbb376f20_0;
    %assign/vec4 v0x561cbb377440_0, 0;
    %load/vec4 v0x561cbb377000_0;
    %assign/vec4 v0x561cbb377520_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561cbb38b7d0;
T_4 ;
    %wait E_0x561cbb377a30;
    %load/vec4 v0x561cbb38c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561cbb38beb0_0;
    %load/vec4 v0x561cbb38bce0_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cbb38c230, 0, 4;
T_4.0 ;
    %load/vec4 v0x561cbb38bce0_0;
    %assign/vec4 v0x561cbb38c150_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561cbb38b7d0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561cbb38c070_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x561cbb38c070_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x561cbb38c070_0;
    %store/vec4a v0x561cbb38c230, 4, 0;
    %load/vec4 v0x561cbb38c070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561cbb38c070_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 6 93 "$readmemh", "../test/test.data", v0x561cbb38c230 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x561cbb346f00;
T_6 ;
    %vpi_call 8 50 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 8 51 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x561cbb346f00;
T_7 ;
    %wait E_0x561cbb377a30;
    %vpi_call 8 56 "$display", "clk_in=%d, rst_in=%d, rdy_in=%d, mem_din=%h, mem_dout=%h, mem_a=%h, mem_wr=%d, io_buffer_full=%d, dbgreg_dout=%h", v0x561cbb377ab0_0, v0x561cbb378180_0, v0x561cbb3780c0_0, v0x561cbb377df0_0, v0x561cbb377f20_0, v0x561cbb377d10_0, v0x561cbb378000_0, v0x561cbb377c70_0, v0x561cbb377b90_0 {0 0 0};
    %load/vec4 v0x561cbb378180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x561cbb3780c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561cbb379b30;
T_8 ;
    %wait E_0x561cbb377a30;
    %load/vec4 v0x561cbb37c240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561cbb37be20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561cbb37bf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb37ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb37bd60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561cbb37b690_0;
    %assign/vec4 v0x561cbb37be20_0, 0;
    %load/vec4 v0x561cbb37b770_0;
    %assign/vec4 v0x561cbb37bf00_0, 0;
    %load/vec4 v0x561cbb37b510_0;
    %assign/vec4 v0x561cbb37ba90_0, 0;
    %load/vec4 v0x561cbb37b5d0_0;
    %assign/vec4 v0x561cbb37bd60_0, 0;
    %load/vec4 v0x561cbb37b450_0;
    %load/vec4 v0x561cbb37bf00_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cbb37b9d0, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561cbb37cc90;
T_9 ;
    %wait E_0x561cbb37d1d0;
    %load/vec4 v0x561cbb37e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x561cbb37e030_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561cbb37df50_0;
    %assign/vec4 v0x561cbb37e030_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561cbb37e320;
T_10 ;
    %wait E_0x561cbb37d1d0;
    %load/vec4 v0x561cbb37fa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x561cbb37f920_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561cbb37f6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb37f440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb37f520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb37f600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb37f7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb37f860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561cbb37f2a0_0;
    %assign/vec4 v0x561cbb37f920_0, 0;
    %load/vec4 v0x561cbb37f100_0;
    %assign/vec4 v0x561cbb37f6c0_0, 0;
    %load/vec4 v0x561cbb37ee40_0;
    %assign/vec4 v0x561cbb37f440_0, 0;
    %load/vec4 v0x561cbb37ef10_0;
    %assign/vec4 v0x561cbb37f520_0, 0;
    %load/vec4 v0x561cbb37eff0_0;
    %assign/vec4 v0x561cbb37f600_0, 0;
    %load/vec4 v0x561cbb37f1e0_0;
    %assign/vec4 v0x561cbb37f7a0_0, 0;
    %load/vec4 v0x561cbb37fbb0_0;
    %assign/vec4 v0x561cbb37f860_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561cbb37e320;
T_11 ;
    %wait E_0x561cbb37ec30;
    %load/vec4 v0x561cbb37f920_0;
    %store/vec4 v0x561cbb37f2a0_0, 0, 5;
    %load/vec4 v0x561cbb37f440_0;
    %store/vec4 v0x561cbb37ee40_0, 0, 8;
    %load/vec4 v0x561cbb37f520_0;
    %store/vec4 v0x561cbb37ef10_0, 0, 3;
    %load/vec4 v0x561cbb37ecb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0x561cbb37f6c0_0;
    %addi 1, 0, 4;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x561cbb37f6c0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x561cbb37f100_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb37eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb37f1e0_0, 0, 1;
    %load/vec4 v0x561cbb37f920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x561cbb37f860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561cbb37f2a0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb37f100_0, 0, 4;
T_11.8 ;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x561cbb37ecb0_0;
    %load/vec4 v0x561cbb37f6c0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x561cbb37f2a0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb37f100_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561cbb37ef10_0, 0, 3;
T_11.10 ;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x561cbb37ecb0_0;
    %load/vec4 v0x561cbb37f6c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x561cbb37f860_0;
    %load/vec4 v0x561cbb37f440_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561cbb37ee40_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb37f100_0, 0, 4;
    %load/vec4 v0x561cbb37f520_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x561cbb37f2a0_0, 0, 5;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x561cbb37f520_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561cbb37ef10_0, 0, 3;
T_11.15 ;
T_11.12 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x561cbb37ecb0_0;
    %load/vec4 v0x561cbb37f6c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x561cbb37f860_0;
    %load/vec4 v0x561cbb37f440_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x561cbb37f1e0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x561cbb37f2a0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb37f100_0, 0, 4;
T_11.16 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x561cbb37ecb0_0;
    %load/vec4 v0x561cbb37f6c0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb37f2a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb37eff0_0, 0, 1;
T_11.18 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x561cbb382a30;
T_12 ;
    %wait E_0x561cbb37d1d0;
    %load/vec4 v0x561cbb384130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x561cbb383ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561cbb383b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb383c50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb383d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb383fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb384070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb383e10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561cbb383910_0;
    %assign/vec4 v0x561cbb383ed0_0, 0;
    %load/vec4 v0x561cbb3835a0_0;
    %assign/vec4 v0x561cbb383b70_0, 0;
    %load/vec4 v0x561cbb383640_0;
    %assign/vec4 v0x561cbb383c50_0, 0;
    %load/vec4 v0x561cbb383720_0;
    %assign/vec4 v0x561cbb383d30_0, 0;
    %load/vec4 v0x561cbb3839f0_0;
    %assign/vec4 v0x561cbb383fb0_0, 0;
    %load/vec4 v0x561cbb383ab0_0;
    %assign/vec4 v0x561cbb384070_0, 0;
    %load/vec4 v0x561cbb383850_0;
    %assign/vec4 v0x561cbb383e10_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561cbb382a30;
T_13 ;
    %wait E_0x561cbb383390;
    %load/vec4 v0x561cbb383ed0_0;
    %store/vec4 v0x561cbb383910_0, 0, 5;
    %load/vec4 v0x561cbb383c50_0;
    %store/vec4 v0x561cbb383640_0, 0, 8;
    %load/vec4 v0x561cbb383d30_0;
    %store/vec4 v0x561cbb383720_0, 0, 3;
    %load/vec4 v0x561cbb383e10_0;
    %store/vec4 v0x561cbb383850_0, 0, 1;
    %load/vec4 v0x561cbb383420_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x561cbb383b70_0;
    %addi 1, 0, 4;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x561cbb383b70_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x561cbb3835a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb383ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3839f0_0, 0, 1;
    %load/vec4 v0x561cbb383ed0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x561cbb384430_0;
    %load/vec4 v0x561cbb384070_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561cbb383910_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb3835a0_0, 0, 4;
    %load/vec4 v0x561cbb384290_0;
    %store/vec4 v0x561cbb383640_0, 0, 8;
    %load/vec4 v0x561cbb384290_0;
    %xnor/r;
    %store/vec4 v0x561cbb383850_0, 0, 1;
T_13.8 ;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb3839f0_0, 0, 1;
    %load/vec4 v0x561cbb383420_0;
    %load/vec4 v0x561cbb383b70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x561cbb383910_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb3835a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561cbb383720_0, 0, 3;
T_13.10 ;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x561cbb383c50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x561cbb3839f0_0, 0, 1;
    %load/vec4 v0x561cbb383420_0;
    %load/vec4 v0x561cbb383b70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x561cbb383c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x561cbb383640_0, 0, 8;
    %load/vec4 v0x561cbb383d30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561cbb383720_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb3835a0_0, 0, 4;
    %load/vec4 v0x561cbb383d30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x561cbb383910_0, 0, 5;
T_13.14 ;
T_13.12 ;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x561cbb383e10_0;
    %store/vec4 v0x561cbb3839f0_0, 0, 1;
    %load/vec4 v0x561cbb383420_0;
    %load/vec4 v0x561cbb383b70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x561cbb383910_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561cbb3835a0_0, 0, 4;
T_13.16 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x561cbb383420_0;
    %load/vec4 v0x561cbb383b70_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb383910_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb383ab0_0, 0, 1;
T_13.18 ;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x561cbb37ff30;
T_14 ;
    %wait E_0x561cbb377a30;
    %load/vec4 v0x561cbb382680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb382260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb382340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb381ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3821a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561cbb381ad0_0;
    %assign/vec4 v0x561cbb382260_0, 0;
    %load/vec4 v0x561cbb381bb0_0;
    %assign/vec4 v0x561cbb382340_0, 0;
    %load/vec4 v0x561cbb381950_0;
    %assign/vec4 v0x561cbb381ed0_0, 0;
    %load/vec4 v0x561cbb381a10_0;
    %assign/vec4 v0x561cbb3821a0_0, 0;
    %load/vec4 v0x561cbb381870_0;
    %load/vec4 v0x561cbb382340_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cbb381e10, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561cbb384610;
T_15 ;
    %wait E_0x561cbb377a30;
    %load/vec4 v0x561cbb386d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561cbb386970_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561cbb386a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb3865e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb3868b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x561cbb3861e0_0;
    %assign/vec4 v0x561cbb386970_0, 0;
    %load/vec4 v0x561cbb3862c0_0;
    %assign/vec4 v0x561cbb386a50_0, 0;
    %load/vec4 v0x561cbb386060_0;
    %assign/vec4 v0x561cbb3865e0_0, 0;
    %load/vec4 v0x561cbb386120_0;
    %assign/vec4 v0x561cbb3868b0_0, 0;
    %load/vec4 v0x561cbb385f80_0;
    %load/vec4 v0x561cbb386a50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cbb386520, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561cbb37c660;
T_16 ;
    %wait E_0x561cbb37d1d0;
    %load/vec4 v0x561cbb387590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb387430_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x561cbb3872c0_0;
    %assign/vec4 v0x561cbb387430_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561cbb348670;
T_17 ;
    %wait E_0x561cbb377a30;
    %load/vec4 v0x561cbb38ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x561cbb38a690_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561cbb38a090_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x561cbb38a250_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x561cbb389ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561cbb38a170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb38a730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb38a7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb38a5c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb38a4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb38a410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cbb389da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561cbb38a330_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x561cbb389010_0;
    %assign/vec4 v0x561cbb38a690_0, 0;
    %load/vec4 v0x561cbb388a30_0;
    %assign/vec4 v0x561cbb38a090_0, 0;
    %load/vec4 v0x561cbb388bf0_0;
    %assign/vec4 v0x561cbb38a250_0, 0;
    %load/vec4 v0x561cbb388870_0;
    %assign/vec4 v0x561cbb389ce0_0, 0;
    %load/vec4 v0x561cbb388b10_0;
    %assign/vec4 v0x561cbb38a170_0, 0;
    %load/vec4 v0x561cbb389200_0;
    %assign/vec4 v0x561cbb38a730_0, 0;
    %load/vec4 v0x561cbb3892e0_0;
    %assign/vec4 v0x561cbb38a7f0_0, 0;
    %load/vec4 v0x561cbb388e90_0;
    %assign/vec4 v0x561cbb38a5c0_0, 0;
    %load/vec4 v0x561cbb388db0_0;
    %assign/vec4 v0x561cbb38a4d0_0, 0;
    %load/vec4 v0x561cbb389560_0;
    %assign/vec4 v0x561cbb38a410_0, 0;
    %load/vec4 v0x561cbb388950_0;
    %assign/vec4 v0x561cbb389da0_0, 0;
    %load/vec4 v0x561cbb388cd0_0;
    %assign/vec4 v0x561cbb38a330_0, 0;
    %load/vec4 v0x561cbb388f50_0;
    %assign/vec4 v0x561cbb389c40_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561cbb348670;
T_18 ;
    %wait E_0x561cbb379ac0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561cbb388cd0_0, 0, 8;
    %load/vec4 v0x561cbb389560_0;
    %load/vec4 v0x561cbb389ad0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x561cbb389a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x561cbb389890_0;
    %store/vec4 v0x561cbb388cd0_0, 0, 8;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x561cbb389da0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561cbb388cd0_0, 0, 8;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x561cbb389da0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x561cbb388cd0_0, 0, 8;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x561cbb389da0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x561cbb388cd0_0, 0, 8;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x561cbb389da0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x561cbb388cd0_0, 0, 8;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x561cbb348670;
T_19 ;
    %wait E_0x561cbb3799c0;
    %load/vec4 v0x561cbb38a690_0;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %load/vec4 v0x561cbb38a090_0;
    %store/vec4 v0x561cbb388a30_0, 0, 3;
    %load/vec4 v0x561cbb38a250_0;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb389ce0_0;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %load/vec4 v0x561cbb38a170_0;
    %store/vec4 v0x561cbb388b10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb38ab80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb389960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb388e90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561cbb388db0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561cbb388f50_0, 0, 1;
    %load/vec4 v0x561cbb389b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561cbb388b10_0, 4, 1;
T_19.0 ;
    %load/vec4 v0x561cbb38a410_0;
    %inv;
    %load/vec4 v0x561cbb389560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x561cbb389ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x561cbb389a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.6 ;
    %load/vec4 v0x561cbb38b1b0_0;
    %nor/r;
    %load/vec4 v0x561cbb3893a0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %load/vec4 v0x561cbb3893a0_0;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
T_19.9 ;
    %vpi_call 9 252 "$write", "%c", v0x561cbb3893a0_0 {0 0 0};
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x561cbb38b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
T_19.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb388f50_0, 0, 1;
    %vpi_call 9 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 9 262 "$finish" {0 0 0};
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x561cbb389a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v0x561cbb3896f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb389960_0, 0, 1;
T_19.15 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %load/vec4 v0x561cbb3897c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38ac40_0;
    %store/vec4 v0x561cbb388db0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb388e90_0, 0, 1;
T_19.17 ;
    %jmp T_19.14;
T_19.14 ;
    %pop/vec4 1;
T_19.5 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x561cbb38a690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_19.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_19.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_19.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_19.31, 6;
    %jmp T_19.32;
T_19.19 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38ac40_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_19.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x561cbb38ac40_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_19.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
T_19.37 ;
T_19.36 ;
T_19.33 ;
    %jmp T_19.32;
T_19.20 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561cbb388a30_0, 0, 3;
    %load/vec4 v0x561cbb38ac40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_19.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_19.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_19.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_19.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_19.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_19.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_19.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_19.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561cbb388b10_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
    %jmp T_19.52;
T_19.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
    %jmp T_19.52;
T_19.52 ;
    %pop/vec4 1;
T_19.39 ;
    %jmp T_19.32;
T_19.21 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561cbb388a30_0, 0, 3;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.55, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %jmp T_19.56;
T_19.55 ;
    %load/vec4 v0x561cbb38ac40_0;
    %load/vec4 v0x561cbb38a250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb388bf0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_19.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_19.58, 8;
T_19.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_19.58, 8;
 ; End of false expr.
    %blend;
T_19.58;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.56 ;
T_19.53 ;
    %jmp T_19.32;
T_19.22 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb38ac40_0;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
    %load/vec4 v0x561cbb388bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.61 ;
T_19.59 ;
    %jmp T_19.32;
T_19.23 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561cbb388a30_0, 0, 3;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.65, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %jmp T_19.66;
T_19.65 ;
    %load/vec4 v0x561cbb38ac40_0;
    %load/vec4 v0x561cbb38a250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb388bf0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_19.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_19.68, 8;
T_19.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_19.68, 8;
 ; End of false expr.
    %blend;
T_19.68;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.66 ;
T_19.63 ;
    %jmp T_19.32;
T_19.24 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb3897c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.71, 8;
    %load/vec4 v0x561cbb38ac40_0;
    %store/vec4 v0x561cbb388db0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb388e90_0, 0, 1;
T_19.71 ;
    %load/vec4 v0x561cbb388bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.73 ;
T_19.69 ;
    %jmp T_19.32;
T_19.25 ;
    %load/vec4 v0x561cbb38b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.75, 8;
    %load/vec4 v0x561cbb38a170_0;
    %pad/u 8;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.75 ;
    %jmp T_19.32;
T_19.26 ;
    %load/vec4 v0x561cbb38b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.77 ;
    %jmp T_19.32;
T_19.27 ;
    %load/vec4 v0x561cbb38b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.79, 8;
    %load/vec4 v0x561cbb38a250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %ix/getv 4, v0x561cbb389ce0_0;
    %load/vec4a v0x561cbb388720, 4;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
    %load/vec4 v0x561cbb389ce0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %load/vec4 v0x561cbb388bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.81 ;
T_19.79 ;
    %jmp T_19.32;
T_19.28 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561cbb388a30_0, 0, 3;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.85, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %pad/u 17;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %jmp T_19.86;
T_19.85 ;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561cbb38ac40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561cbb389ce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %jmp T_19.88;
T_19.87 ;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_19.89, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561cbb389ce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %jmp T_19.90;
T_19.89 ;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_19.91, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %jmp T_19.92;
T_19.91 ;
    %load/vec4 v0x561cbb38ac40_0;
    %load/vec4 v0x561cbb38a250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb388bf0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_19.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_19.94, 8;
T_19.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_19.94, 8;
 ; End of false expr.
    %blend;
T_19.94;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.92 ;
T_19.90 ;
T_19.88 ;
T_19.86 ;
T_19.83 ;
    %jmp T_19.32;
T_19.29 ;
    %load/vec4 v0x561cbb38a250_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.95, 8;
    %load/vec4 v0x561cbb38a250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %jmp T_19.96;
T_19.95 ;
    %load/vec4 v0x561cbb38b1b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.97, 8;
    %load/vec4 v0x561cbb38a250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb38a9c0_0;
    %store/vec4 v0x561cbb389200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb3892e0_0, 0, 1;
    %load/vec4 v0x561cbb389ce0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %load/vec4 v0x561cbb388bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.99 ;
T_19.97 ;
T_19.96 ;
    %jmp T_19.32;
T_19.30 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a090_0;
    %addi 1, 0, 3;
    %store/vec4 v0x561cbb388a30_0, 0, 3;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.103, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %pad/u 17;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %jmp T_19.104;
T_19.103 ;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561cbb38ac40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561cbb389ce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %jmp T_19.106;
T_19.105 ;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_19.107, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561cbb389ce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %jmp T_19.108;
T_19.107 ;
    %load/vec4 v0x561cbb38a090_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_19.109, 4;
    %load/vec4 v0x561cbb38ac40_0;
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %jmp T_19.110;
T_19.109 ;
    %load/vec4 v0x561cbb38ac40_0;
    %load/vec4 v0x561cbb38a250_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb388bf0_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_19.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_19.112, 8;
T_19.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_19.112, 8;
 ; End of false expr.
    %blend;
T_19.112;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.110 ;
T_19.108 ;
T_19.106 ;
T_19.104 ;
T_19.101 ;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x561cbb38afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ad50_0, 0, 1;
    %load/vec4 v0x561cbb38a250_0;
    %subi 1, 0, 17;
    %store/vec4 v0x561cbb388bf0_0, 0, 17;
    %load/vec4 v0x561cbb389ce0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x561cbb388870_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561cbb38ab80_0, 0, 1;
    %load/vec4 v0x561cbb388bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x561cbb389010_0, 0, 5;
T_19.115 ;
T_19.113 ;
    %jmp T_19.32;
T_19.32 ;
    %pop/vec4 1;
T_19.3 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x561cbb33f750;
T_20 ;
    %wait E_0x561cbb28c220;
    %load/vec4 v0x561cbb38e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb38f880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cbb38f920_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cbb38f920_0, 0;
    %load/vec4 v0x561cbb38f920_0;
    %assign/vec4 v0x561cbb38f880_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561cbb33f750;
T_21 ;
    %wait E_0x561cbb377a30;
    %load/vec4 v0x561cbb38eda0_0;
    %assign/vec4 v0x561cbb38f580_0, 0;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "ICache.v";
    "ID.v";
    "IF.v";
    "MemCtrl.v";
    "common/block_ram/block_ram.v";
    "riscv_top.v";
    "cpu.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
