Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Sep  7 19:50:42 2020
| Host         : linux running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.502        0.000                      0                23820       -0.173     -144.094                   3018                23820        0.750        0.000                       0                 18420  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.662        0.000                      0                 9932       -0.137       -2.562                     46                 9932        2.000        0.000                       0                 12148  
clk2x               0.502        0.000                      0                 9280       -0.077       -0.143                      4                 9280        0.750        0.000                       0                  6272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 1.105        0.000                      0                 4096       -0.130     -119.230                   2454                 4096  
clk           clk2x               0.588        0.000                      0                 1536       -0.173      -22.160                    514                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
Hold  :           46  Failing Endpoints,  Worst Slack       -0.137ns,  Total Violation       -2.562ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 fsm/state/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_x_0/memory_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.438ns (15.682%)  route 2.355ns (84.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 6.236 - 5.000 ) 
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        1.320     1.320    fsm/state/clk
    SLICE_X57Y8          FDRE                                         r  fsm/state/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.341     1.661 r  fsm/state/q_reg[1]/Q
                         net (fo=26, estimated)       1.456     3.117    fsm/dff_cycleCounter/Q[1]
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.097     3.214 r  fsm/dff_cycleCounter/memory_reg_i_1/O
                         net (fo=21, estimated)       0.899     4.113    mem_x_0/WEBWE[0]
    RAMB18_X0Y1          RAMB18E1                                     r  mem_x_0/memory_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=12147, unset)        1.236     6.236    mem_x_0/clk
    RAMB18_X0Y1          RAMB18E1                                     r  mem_x_0/memory_reg/CLKBWRCLK
                         clock pessimism              0.011     6.247    
                         clock uncertainty           -0.035     6.212    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.437     5.775    mem_x_0/memory_reg
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                  1.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 array/pe_7_6/int8_quad_mac/acc_y_dff/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_y_6/memory_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.182%)  route 0.186ns (56.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.577     0.577    array/pe_7_6/int8_quad_mac/acc_y_dff/clk
    SLICE_X56Y50         FDRE                                         r  array/pe_7_6/int8_quad_mac/acc_y_dff/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  array/pe_7_6/int8_quad_mac/acc_y_dff/q_reg[21]/Q
                         net (fo=1, estimated)        0.186     0.904    mem_y_6/y[21]
    RAMB18_X3Y19         RAMB18E1                                     r  mem_y_6/memory_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.886     0.886    mem_y_6/clk
    RAMB18_X3Y19         RAMB18E1                                     r  mem_y_6/memory_reg/CLKBWRCLK
                         clock pessimism              0.000     0.886    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.041    mem_y_6/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                 -0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         5.000       2.766      RAMB18_X1Y7   mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y22  array/pe_1_2/dff_a/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y20  array/pe_0_0/dff_a/q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.077ns,  Total Violation       -0.143ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 array/pe_1_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.393ns (24.200%)  route 1.231ns (75.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns = ( 3.683 - 2.500 ) 
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         1.274     1.274    array/pe_1_5/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X36Y43         FDRE                                         r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.393     1.667 r  array/pe_1_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[7]/Q
                         net (fo=18, estimated)       1.231     2.898    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/D[19]
    DSP48_X2Y26          DSP48E1                                      r  array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/D[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.183     3.683    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y26          DSP48E1                                      r  array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.648    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_D[19])
                                                     -0.248     3.400    array/pe_1_5/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.400    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.077ns  (arrival time - required time)
  Source:                 array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.010%)  route 0.130ns (47.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.558     0.558    array/pe_0_6/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X35Y50         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[11]/Q
                         net (fo=2, estimated)        0.130     0.829    array/pe_0_6/int8_quad_mac/mul/dff_be1/D[11]
    SLICE_X34Y48         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.830     0.830    array/pe_0_6/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X34Y48         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]/C
                         clock pessimism              0.000     0.830    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.076     0.906    array/pe_0_6/int8_quad_mac/mul/dff_be1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                 -0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X2Y12   array/pe_4_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X94Y40  array/pe_2_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X58Y42  array/pe_2_7/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
Hold  :         2454  Failing Endpoints,  Worst Slack       -0.130ns,  Total Violation     -119.230ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 array/pe_7_6/int8_quad_mac/mul/dff_be0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_7_6/int8_quad_mac/mul/dff_mul_de/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.122ns  (logic 0.341ns (30.392%)  route 0.781ns (69.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 6.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.319ns = ( 3.819 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.319     3.819    array/pe_7_6/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X72Y33         FDRE                                         r  array/pe_7_6/int8_quad_mac/mul/dff_be0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y33         FDRE (Prop_fdre_C_Q)         0.341     4.160 r  array/pe_7_6/int8_quad_mac/mul/dff_be0/q_reg[1]/Q
                         net (fo=2, estimated)        0.781     4.941    array/pe_7_6/int8_quad_mac/mul/dff_mul_de/D[1]
    SLICE_X53Y35         FDRE                                         r  array/pe_7_6/int8_quad_mac/mul/dff_mul_de/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=12147, unset)        1.119     6.119    array/pe_7_6/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X53Y35         FDRE                                         r  array/pe_7_6/int8_quad_mac/mul/dff_mul_de/q_reg[1]/C
                         clock pessimism              0.000     6.119    
                         clock uncertainty           -0.035     6.084    
    SLICE_X53Y35         FDRE (Setup_fdre_C_D)       -0.038     6.046    array/pe_7_6/int8_quad_mac/mul/dff_mul_de/q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.046    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.130ns  (arrival time - required time)
  Source:                 array/pe_0_4/int8_quad_mac/mul/dff_ae1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_4/int8_quad_mac/mul/dff_mul_ae/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.164ns (74.149%)  route 0.057ns (25.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.592     0.592    array/pe_0_4/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X20Y38         FDRE                                         r  array/pe_0_4/int8_quad_mac/mul/dff_ae1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  array/pe_0_4/int8_quad_mac/mul/dff_ae1/q_reg[1]/Q
                         net (fo=1, estimated)        0.057     0.813    array/pe_0_4/int8_quad_mac/mul/dff_mul_ae/D[1]
    SLICE_X21Y38         FDRE                                         r  array/pe_0_4/int8_quad_mac/mul/dff_mul_ae/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.861     0.861    array/pe_0_4/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X21Y38         FDRE                                         r  array/pe_0_4/int8_quad_mac/mul/dff_mul_ae/q_reg[1]/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.035     0.896    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.047     0.943    array/pe_0_4/int8_quad_mac/mul/dff_mul_ae/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                 -0.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :          514  Failing Endpoints,  Worst Slack       -0.173ns,  Total Violation      -22.160ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 array/pe_7_5/dff_c/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_7_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.562ns (32.504%)  route 1.167ns (67.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 3.629 - 2.500 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        1.310     1.310    array/pe_7_5/dff_c/clk
    SLICE_X62Y29         FDRE                                         r  array/pe_7_5/dff_c/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.361     1.671 r  array/pe_7_5/dff_c/q_reg[5]/Q
                         net (fo=2, estimated)        1.167     2.838    array/pe_7_5/int8_quad_mac/mul/q_reg[7]_3[5]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.201     3.039 r  array/pe_7_5/int8_quad_mac/mul/q[5]_i_1__39/O
                         net (fo=1, routed)           0.000     3.039    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in0/D[5]
    SLICE_X40Y38         FDRE                                         r  array/pe_7_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.129     3.629    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X40Y38         FDRE                                         r  array/pe_7_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]/C
                         clock pessimism              0.000     3.629    
                         clock uncertainty           -0.035     3.594    
    SLICE_X40Y38         FDRE (Setup_fdre_C_D)        0.033     3.627    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in0/q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.627    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (arrival time - required time)
  Source:                 array/pe_3_7/dff_e/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_3_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.380%)  route 0.068ns (32.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.611     0.611    array/pe_3_7/dff_e/clk
    SLICE_X95Y40         FDRE                                         r  array/pe_3_7/dff_e/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y40         FDRE (Prop_fdre_C_Q)         0.141     0.752 r  array/pe_3_7/dff_e/q_reg[5]/Q
                         net (fo=2, estimated)        0.068     0.820    array/pe_3_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[7]_0[5]
    SLICE_X94Y40         FDRE                                         r  array/pe_3_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.882     0.882    array/pe_3_7/int8_quad_mac/mul/dff_dsp_in2/clk2x
    SLICE_X94Y40         FDRE                                         r  array/pe_3_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.035     0.917    
    SLICE_X94Y40         FDRE (Hold_fdre_C_D)         0.076     0.993    array/pe_3_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                 -0.173    





