

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 03:31:51 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_activities
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.980 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1428|     1428|  14.280 us|  14.280 us|  1429|  1429|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |      146|      146|   1.460 us|   1.460 us|  146|  146|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433                  |neural_network_Pipeline_VITIS_LOOP_70_4                  |       29|       29|   0.290 us|   0.290 us|   29|   29|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480  |neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491                  |neural_network_Pipeline_VITIS_LOOP_92_9                  |       25|       25|   0.250 us|   0.250 us|   25|   25|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513                  |neural_network_Pipeline_VITIS_LOOP_21_1                  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523                  |neural_network_Pipeline_VITIS_LOOP_26_2                  |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550                  |neural_network_Pipeline_VITIS_LOOP_32_3                  |      152|      152|   1.520 us|   1.520 us|  152|  152|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |      895|      895|       179|          -|          -|     5|        no|
        |- VITIS_LOOP_82_6  |      355|      355|        71|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     65|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        2|  25|   4306|   4565|    -|
|Memory           |        0|   -|    324|     30|    0|
|Multiplexer      |        -|   -|      -|   1123|    -|
|Register         |        -|   -|    427|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        2|  25|   5057|   5783|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        2|  27|     12|     27|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                                     |CONTROL_s_axi                                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                                       |INPUT_s_axi                                              |        0|   0|   426|   616|    0|
    |OUTPUT_s_axi_U                                                      |OUTPUT_s_axi                                             |        0|   0|   250|   360|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513                  |neural_network_Pipeline_VITIS_LOOP_21_1                  |        0|   0|    21|   127|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523                  |neural_network_Pipeline_VITIS_LOOP_26_2                  |        0|   3|   636|   623|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550                  |neural_network_Pipeline_VITIS_LOOP_32_3                  |        0|   0|  1589|  1487|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |        1|   0|   163|   294|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433                  |neural_network_Pipeline_VITIS_LOOP_70_4                  |        0|  18|   825|   286|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480  |neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |        1|   0|   164|   343|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491                  |neural_network_Pipeline_VITIS_LOOP_92_9                  |        0|   4|   196|   389|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                         |        2|  25|  4306|  4565|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer1_output_U          |layer1_output_RAM_AUTO_1R1W       |        0|  15|   2|    0|     5|   15|     1|           75|
    |layer1_output_1_U        |layer1_output_RAM_AUTO_1R1W       |        0|  15|   2|    0|     5|   15|     1|           75|
    |layer1_output_2_U        |layer1_output_RAM_AUTO_1R1W       |        0|  15|   2|    0|     5|   15|     1|           75|
    |layer1_output_3_U        |layer1_output_RAM_AUTO_1R1W       |        0|  15|   2|    0|     5|   15|     1|           75|
    |layer1_weight_tile_U     |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_1_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_2_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_3_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_4_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_5_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_6_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_7_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_8_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_9_U   |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_10_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_11_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_12_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_13_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_14_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_15_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_16_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer1_weight_tile_17_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     4|   12|     1|           48|
    |layer2_weight_tile_U     |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     5|   12|     1|           60|
    |layer2_weight_tile_1_U   |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     5|   12|     1|           60|
    |layer2_weight_tile_2_U   |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     5|   12|     1|           60|
    |layer2_weight_tile_3_U   |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  12|   1|    0|     5|   12|     1|           60|
    +-------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                  |        0| 324|  30|    0|   112|  324|    26|         1404|
    +-------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_580_p2   |         +|   0|  0|  13|           5|           3|
    |add_ln82_fu_606_p2   |         +|   0|  0|  13|           5|           3|
    |cmp131_fu_617_p2     |      icmp|   0|  0|  13|           5|           1|
    |icmp_ln60_fu_574_p2  |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln82_fu_600_p2  |      icmp|   0|  0|  13|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          25|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         16|    1|         16|
    |layer1_output_1_address0        |  13|          3|    3|          9|
    |layer1_output_1_ce0             |  13|          3|    1|          3|
    |layer1_output_1_we0             |   9|          2|    1|          2|
    |layer1_output_2_address0        |  13|          3|    3|          9|
    |layer1_output_2_ce0             |  13|          3|    1|          3|
    |layer1_output_2_we0             |   9|          2|    1|          2|
    |layer1_output_3_address0        |  13|          3|    3|          9|
    |layer1_output_3_ce0             |  13|          3|    1|          3|
    |layer1_output_3_we0             |   9|          2|    1|          2|
    |layer1_output_address0          |  13|          3|    3|          9|
    |layer1_output_ce0               |  13|          3|    1|          3|
    |layer1_output_we0               |   9|          2|    1|          2|
    |layer1_weight_tile_10_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_10_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_10_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_11_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_11_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_11_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_12_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_12_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_12_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_13_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_13_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_13_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_14_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_14_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_14_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_15_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_15_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_15_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_16_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_16_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_16_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_17_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_17_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_17_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_1_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_1_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_1_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_2_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_2_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_2_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_3_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_3_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_3_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_4_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_4_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_4_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_5_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_5_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_5_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_6_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_6_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_6_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_7_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_7_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_7_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_8_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_8_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_8_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_9_address0   |  13|          3|    2|          6|
    |layer1_weight_tile_9_ce0        |  13|          3|    1|          3|
    |layer1_weight_tile_9_we0        |   9|          2|    1|          2|
    |layer1_weight_tile_address0     |  13|          3|    2|          6|
    |layer1_weight_tile_ce0          |  13|          3|    1|          3|
    |layer1_weight_tile_we0          |   9|          2|    1|          2|
    |layer2_weight_tile_1_address0   |  13|          3|    3|          9|
    |layer2_weight_tile_1_ce0        |  13|          3|    1|          3|
    |layer2_weight_tile_1_we0        |   9|          2|    1|          2|
    |layer2_weight_tile_2_address0   |  13|          3|    3|          9|
    |layer2_weight_tile_2_ce0        |  13|          3|    1|          3|
    |layer2_weight_tile_2_we0        |   9|          2|    1|          2|
    |layer2_weight_tile_3_address0   |  13|          3|    3|          9|
    |layer2_weight_tile_3_ce0        |  13|          3|    1|          3|
    |layer2_weight_tile_3_we0        |   9|          2|    1|          2|
    |layer2_weight_tile_address0     |  13|          3|    3|          9|
    |layer2_weight_tile_ce0          |  13|          3|    1|          3|
    |layer2_weight_tile_we0          |   9|          2|    1|          2|
    |output_0_o                      |  13|          3|   16|         48|
    |output_0_o_ap_vld               |  13|          3|    1|          3|
    |output_1_o                      |  13|          3|   16|         48|
    |output_1_o_ap_vld               |  13|          3|    1|          3|
    |output_2_o                      |  13|          3|   16|         48|
    |output_2_o_ap_vld               |  13|          3|    1|          3|
    |output_3_o                      |  13|          3|   16|         48|
    |output_3_o_ap_vld               |  13|          3|    1|          3|
    |output_4_o                      |  13|          3|   16|         48|
    |output_4_o_ap_vld               |  13|          3|    1|          3|
    |tile_1_fu_272                   |   9|          2|    5|         10|
    |tile_fu_156                     |   9|          2|    5|         10|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |1123|        258|  208|        601|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |  15|   0|   15|          0|
    |cmp131_reg_826                                                                   |   1|   0|    1|          0|
    |conv_i_i_le10_lcssa21_fu_280                                                     |  16|   0|   16|          0|
    |conv_i_i_le12_lcssa23_fu_284                                                     |  16|   0|   16|          0|
    |conv_i_i_le14_lcssa25_fu_288                                                     |  16|   0|   16|          0|
    |conv_i_i_le16_lcssa27_fu_292                                                     |  16|   0|   16|          0|
    |conv_i_i_le18_lcssa29_fu_296                                                     |  16|   0|   16|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_513_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_523_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_550_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_408_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_433_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_480_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_491_ap_start_reg                  |   1|   0|    1|          0|
    |input_0_read_reg_674                                                             |  16|   0|   16|          0|
    |input_10_read_reg_724                                                            |  16|   0|   16|          0|
    |input_11_read_reg_729                                                            |  16|   0|   16|          0|
    |input_12_read_reg_734                                                            |  16|   0|   16|          0|
    |input_13_read_reg_739                                                            |  16|   0|   16|          0|
    |input_14_read_reg_744                                                            |  16|   0|   16|          0|
    |input_15_read_reg_749                                                            |  16|   0|   16|          0|
    |input_16_read_reg_754                                                            |  16|   0|   16|          0|
    |input_17_read_reg_759                                                            |  16|   0|   16|          0|
    |input_1_read_reg_679                                                             |  16|   0|   16|          0|
    |input_2_read_reg_684                                                             |  16|   0|   16|          0|
    |input_3_read_reg_689                                                             |  16|   0|   16|          0|
    |input_4_read_reg_694                                                             |  16|   0|   16|          0|
    |input_5_read_reg_699                                                             |  16|   0|   16|          0|
    |input_6_read_reg_704                                                             |  16|   0|   16|          0|
    |input_7_read_reg_709                                                             |  16|   0|   16|          0|
    |input_8_read_reg_714                                                             |  16|   0|   16|          0|
    |input_9_read_reg_719                                                             |  16|   0|   16|          0|
    |p_0_0_0114_i1_fu_276                                                             |  16|   0|   16|          0|
    |tile_1_fu_272                                                                    |   5|   0|    5|          0|
    |tile_2_reg_764                                                                   |   5|   0|    5|          0|
    |tile_3_reg_816                                                                   |   5|   0|    5|          0|
    |tile_fu_156                                                                      |   5|   0|    5|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 427|   0|  427|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWADDR     |   in|    8|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARADDR     |   in|    8|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWADDR    |   in|    7|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARADDR    |   in|    7|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

