/// Trace the last 20 instructions before the kernel jumps to PA 0x00000000.
use geometry_os::riscv::RiscvVm;

fn main() {
    let kernel_path = ".geometry_os/build/linux-6.14/vmlinux";
    let initramfs_path = ".geometry_os/fs/linux/rv32/initramfs.cpio.gz";
    let kernel_image = std::fs::read(kernel_path).expect("kernel");
    let initramfs = std::fs::read(initramfs_path).ok();
    let bootargs = "console=ttyS0 earlycon=sbi panic=1";

    let (mut vm, fw_addr, _entry, _dtb) =
        RiscvVm::boot_linux_setup(&kernel_image, initramfs.as_deref(), 256, bootargs)
            .expect("boot setup failed");

    let fw_addr_u32 = fw_addr as u32;
    let mut count: u64 = 0;
    let max_instructions: u64 = 177580;
    let mut trampoline_patched = false;
    let mut last_satp: u32 = 0;

    let mut pc_ring: Vec<(u64, u32, u32, u8)> = Vec::new(); // (count, pc, insn, priv)
    let ring_size = 30;

    while count < max_instructions {
        if vm.bus.sbi.shutdown_requested {
            break;
        }

        if !trampoline_patched
            && vm.cpu.pc == 0x10EE
            && vm.cpu.privilege == geometry_os::riscv::cpu::Privilege::Supervisor
            && vm.cpu.csr.satp == 0
        {
            let identity_pte: u32 = 0x0000_00EF;
            let l1_entries: &[u64] = &[0, 2, 4, 5, 6, 8, 10];
            let trampoline_phys = 0x0148_4000u64;
            let early_pg_dir_phys = 0x0080_2000u64;
            for &l1_idx in l1_entries {
                let pte = identity_pte | ((l1_idx as u32) << 20);
                let addr_offset = (l1_idx * 4) as u64;
                vm.bus.write_word(trampoline_phys + addr_offset, pte).ok();
                vm.bus.write_word(early_pg_dir_phys + addr_offset, pte).ok();
            }
            trampoline_patched = true;
        }

        let cur_satp = vm.cpu.csr.satp;
        last_satp = cur_satp;

        if vm.cpu.pc == fw_addr_u32
            && vm.cpu.privilege == geometry_os::riscv::cpu::Privilege::Machine
        {
            let mcause = vm.cpu.csr.mcause;
            let cause_code = mcause & !(1u32 << 31);
            if cause_code != 11 {
                let mpp = (vm.cpu.csr.mstatus & 0x300) >> 8;
                if mpp != 3 {
                    let stvec = vm.cpu.csr.stvec & !0x3u32;
                    if stvec != 0 {
                        vm.cpu.csr.sepc = vm.cpu.csr.mepc;
                        vm.cpu.csr.scause = mcause;
                        vm.cpu.csr.stval = vm.cpu.csr.mtval;
                        let spp = if mpp == 1 { 1u32 } else { 0u32 };
                        vm.cpu.csr.mstatus = (vm.cpu.csr.mstatus & !(1 << 5)) | (spp << 5);
                        let sie = (vm.cpu.csr.mstatus >> 1) & 1;
                        vm.cpu.csr.mstatus = (vm.cpu.csr.mstatus & !(1 << 5)) | (sie << 5);
                        vm.cpu.csr.mstatus &= !(1 << 1);
                        vm.cpu.pc = stvec;
                        vm.cpu.privilege = geometry_os::riscv::cpu::Privilege::Supervisor;
                        vm.cpu.tlb.flush_all();
                        count += 1;
                        continue;
                    }
                }
                vm.cpu.csr.mepc = vm.cpu.csr.mepc.wrapping_add(4);
            } else {
                let result = vm.bus.sbi.handle_ecall(
                    vm.cpu.x[17],
                    vm.cpu.x[16],
                    vm.cpu.x[10],
                    vm.cpu.x[11],
                    vm.cpu.x[12],
                    vm.cpu.x[13],
                    vm.cpu.x[14],
                    vm.cpu.x[15],
                    &mut vm.bus.uart,
                    &mut vm.bus.clint,
                );
                if let Some((a0_val, a1_val)) = result {
                    vm.cpu.x[10] = a0_val;
                    vm.cpu.x[11] = a1_val;
                }
            }
        }

        // Track PCs after count 177400
        if count >= 177400 {
            // Translate VA to PA for logging
            let pc = vm.cpu.pc;
            let priv_num = match vm.cpu.privilege {
                geometry_os::riscv::cpu::Privilege::Machine => 3,
                geometry_os::riscv::cpu::Privilege::Supervisor => 1,
                geometry_os::riscv::cpu::Privilege::User => 0,
            };

            // Read instruction at physical address (after MMU translation)
            // We can't easily translate here, so read from the expected PA
            let insn = vm.bus.read_word(pc as u64).unwrap_or(0);
            pc_ring.push((count, pc, insn, priv_num));
            if pc_ring.len() > ring_size {
                pc_ring.remove(0);
            }
        }

        let _ = vm.step();
        count += 1;
    }

    eprintln!("Last {} instructions:", pc_ring.len());
    for (c, pc, insn, p) in &pc_ring {
        let priv_name = match *p {
            3 => "M",
            1 => "S",
            0 => "U",
            _ => "?",
        };
        eprintln!(
            "  count={} priv={} PC=0x{:08X} insn@VA=0x{:08X}",
            c, priv_name, pc, insn
        );
    }

    eprintln!(
        "\nFinal: PC=0x{:08X} SATP=0x{:08X}",
        vm.cpu.pc, vm.cpu.csr.satp
    );
    eprintln!(
        "x[1](ra)=0x{:08X} x[5](t0)=0x{:08X}",
        vm.cpu.x[1], vm.cpu.x[5]
    );
}
