

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 600.0:1200.0:600.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default6eabb655e0ab11b4aa0801cb16359085  /tmp/tmp.625Lso0lE7/histo__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.625Lso0lE7/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.625Lso0lE7/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.625Lso0lE7/histo__SIZE1_1 > _cuobjdump_complete_output_ggAaGj"
Parsing file _cuobjdump_complete_output_ggAaGj
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_l9zCEn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yeZ5Cr

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 15643
gpu_sim_insn = 5500864
gpu_ipc =     351.6502
gpu_tot_sim_cycle = 15643
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     351.6502
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14741
gpu_stall_icnt2sh    = 18747
gpu_total_sim_rate=550086
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 814 (0.534), PendingHit = 191 (0.125)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1402, Miss = 811 (0.578), PendingHit = 286 (0.204)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 813 (0.532), PendingHit = 437 (0.286)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 575 (0.755), PendingHit = 15 (0.0197)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 494 (0.648), PendingHit = 58 (0.0761)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1398, Miss = 771 (0.552), PendingHit = 266 (0.19)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1278, Miss = 598 (0.468), PendingHit = 210 (0.164)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 438 (0.575), PendingHit = 92 (0.121)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 488 (0.64), PendingHit = 77 (0.101)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1270, Miss = 513 (0.404), PendingHit = 298 (0.235)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 766, Miss = 470 (0.614), PendingHit = 113 (0.148)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 851 (0.558), PendingHit = 218 (0.143)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 444 (0.583), PendingHit = 27 (0.0354)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 823 (0.539), PendingHit = 395 (0.259)
total_dl1_misses=8903
total_dl1_accesses=16028
total_dl1_miss_rate= 0.555465
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3392
gpgpu_n_l1dcache_read_hits = 4442
gpgpu_n_l1dcache_read_misses = 11586
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 62814
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9031
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59839
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:98455	W0_Idle:40731	W0_Scoreboard:33210	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 161 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 299 
max_icnt2mem_latency = 339 
max_icnt2sh_latency = 31 
mrq_lat_table:1873 	115 	144 	337 	765 	590 	293 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	540 	2631 	5354 	520 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:219 	4083 	293 	347 	533 	707 	1331 	1602 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:115 	2680 	2423 	3588 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	5 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         8         4         6         4         3         4         4         8         4         4         7         3         6         4         4 
dram[1]:         7         8         4         7         4         4         2         4         8         4         4        10         4         6         4         4 
dram[2]:         9         9         4         7         4         5         4         4         8         4         4        10         3         5         4         4 
dram[3]:         5         6         4         6         4         4         4         4         8         4         4        10         4         4         4         4 
dram[4]:         7         6         4         6         4         3         3         4         8         5         4         9         3         4         4         4 
maximum service time to same row:
dram[0]:      3292      8132      1528      1536      8026      6673      1773      9703      6097      1520      9687      5649      1701      6777      5891      1643 
dram[1]:      3902      8108      1530      1531      8027      6655      1764      9699      6053      1523      9688      5517      1692      6771      5813      1544 
dram[2]:      5724      8109      1520      1530      8068      6767      1804      9698      6157      1524      9715      5525      1737      6386      6004      1532 
dram[3]:      5673      7501      1518      4741      8090      6872      1821      9700      6144      1528      9714      5400      1744      6370      5806      1532 
dram[4]:      4924      7412      1522      1532      8115      6827      1748      9704      6251      1560      9688      5447      1753      6456      5618      1548 
average row accesses per activate:
dram[0]:  3.375000  2.370370  1.675000  2.888889  2.347826  1.882353  1.772727  2.235294  1.837838  1.705882  2.666667  2.166667  1.511111  4.800000  2.000000  1.641026 
dram[1]:  3.857143  2.233333  1.861111  2.700000  2.217391  1.717949  1.842105  2.928571  2.031250  1.742857  3.000000  2.275862  1.857143  4.800000  2.093750  1.805556 
dram[2]:  4.333333  2.518518  1.939394  3.000000  2.500000  1.888889  2.125000  2.529412  2.064516  1.794118  2.500000  2.518518  1.589744  5.200000  2.000000  1.942857 
dram[3]:  2.888889  2.392857  2.166667  2.400000  2.684211  2.030303  2.000000  2.250000  1.857143  1.935484  2.500000  2.125000  1.937500  3.500000  1.969697  1.743590 
dram[4]:  3.250000  2.133333  1.675000  3.142857  2.500000  1.729730  1.761905  2.210526  1.942857  1.838710  3.300000  2.407408  1.805556  3.250000  2.125000  1.911765 
average row locality = 4121/1971 = 2.090817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        739       461       757       780       437       768       810       338       799       793       292       676       913       501       544       822
dram[1]:        583       467       759       783       460       781       808       332       784       816       293       670       934       535       536       839
dram[2]:        589       464       704       722       451       752       727       322       739       749       285       631       842       501       515       751
dram[3]:        584       491       728      1432       445       775       754       339       751       767       290       681       820       461       519       760
dram[4]:        626       479       731       787       464       751       759       344       760       761       289       684       856       485       522       783
maximum mf latency per bank:
dram[0]:        555       532       602       576       425       611       584       332       624       557       293       567       680       500       618       667
dram[1]:        500       526       604       576       443       592       636       311       568       564       284       559       646       524       581       641
dram[2]:        553       473       546       539       430       546       537       322       569       533       279       596       617       459       488       574
dram[3]:        460       465       550       527       445       550       546       306       530       539       279       548       578       433       506       592
dram[4]:        505       502       585       545       485       525       585       311       611       529       282       569       576       427       522       566

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19553 n_nop=17089 n_act=416 n_pre=400 n_req=824 n_rd=1648 n_write=0 bw_util=0.1686
n_activity=5709 dram_eff=0.5773
bk0: 54a 18813i bk1: 128a 18727i bk2: 134a 18125i bk3: 52a 18668i bk4: 108a 18773i bk5: 128a 18134i bk6: 78a 18538i bk7: 76a 18937i bk8: 136a 18206i bk9: 116a 18170i bk10: 64a 18928i bk11: 130a 18370i bk12: 136a 17849i bk13: 48a 18621i bk14: 132a 17763i bk15: 128a 15840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.01355
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19553 n_nop=17133 n_act=393 n_pre=377 n_req=825 n_rd=1650 n_write=0 bw_util=0.1688
n_activity=5714 dram_eff=0.5775
bk0: 54a 18887i bk1: 134a 18691i bk2: 134a 18272i bk3: 54a 18815i bk4: 102a 18690i bk5: 134a 18243i bk6: 70a 18718i bk7: 82a 18853i bk8: 130a 18310i bk9: 122a 18371i bk10: 60a 18924i bk11: 132a 18399i bk12: 130a 18233i bk13: 48a 18673i bk14: 134a 17678i bk15: 130a 16030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.96599
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19553 n_nop=17163 n_act=380 n_pre=364 n_req=823 n_rd=1646 n_write=0 bw_util=0.1684
n_activity=5673 dram_eff=0.5803
bk0: 52a 18939i bk1: 136a 18807i bk2: 128a 18233i bk3: 54a 18842i bk4: 100a 18773i bk5: 136a 18171i bk6: 68a 18700i bk7: 86a 18899i bk8: 128a 18262i bk9: 122a 18285i bk10: 60a 18923i bk11: 136a 18431i bk12: 124a 17991i bk13: 52a 18790i bk14: 128a 17843i bk15: 136a 16010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.876796
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19553 n_nop=17143 n_act=388 n_pre=372 n_req=825 n_rd=1650 n_write=0 bw_util=0.1688
n_activity=5705 dram_eff=0.5784
bk0: 52a 18971i bk1: 134a 18757i bk2: 130a 18420i bk3: 48a 18800i bk4: 102a 18751i bk5: 134a 18302i bk6: 68a 18625i bk7: 90a 18999i bk8: 130a 18365i bk9: 120a 18283i bk10: 60a 18881i bk11: 136a 18404i bk12: 124a 18141i bk13: 56a 18700i bk14: 130a 17899i bk15: 136a 15996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.838388
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=19553 n_nop=17127 n_act=397 n_pre=381 n_req=824 n_rd=1648 n_write=0 bw_util=0.1686
n_activity=5847 dram_eff=0.5637
bk0: 52a 18895i bk1: 128a 18789i bk2: 134a 18263i bk3: 44a 18776i bk4: 110a 18745i bk5: 128a 18214i bk6: 74a 18712i bk7: 84a 18950i bk8: 136a 18357i bk9: 114a 18380i bk10: 66a 18912i bk11: 130a 18388i bk12: 130a 18110i bk13: 52a 18698i bk14: 136a 17849i bk15: 130a 15824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.926354
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1829, Miss = 824 (0.451), PendingHit = 6 (0.00328)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1816, Miss = 825 (0.454), PendingHit = 8 (0.00441)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1821, Miss = 823 (0.452), PendingHit = 6 (0.00329)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1930, Miss = 825 (0.427), PendingHit = 9 (0.00466)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1803, Miss = 824 (0.457), PendingHit = 0 (0)
L2 Cache Total Miss Rate = 0.448

icnt_total_pkts_mem_to_simt=45583
icnt_total_pkts_simt_to_mem=9199

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 56.2188
% Accepted packets = 0 at node 0 (avg = 0.0129622)
lat(1) = 56.2188;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0584625 0.058047 0.0582068 0.0657823 0.0576315 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 12.4071
% Accepted packets = 0 at node 14 (avg = 0.0633489)
lat(2) = 12.4071;
thru(2,:) = [ 0.132715 0.132236 0.132556 0.0941346 0.0811891 0.125843 0.0980662 0.0722391 0.0802301 0.0844814 0.0773534 0.138629 0.073198 0.134154 0 0 0 0 0 0 0 0 0 ];
% latency change    = 3.53118
% throughput change = 0.795384
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 56.2188 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0129622 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 5031 611 86 35 35 30 32 7 31 10 32 16 26 7 24 8 40 6 32 7 23 5 41 12 19 3 20 6 19 12 18 4 18 3 9 6 20 6 16 11 22 7 9 7 17 5 23 7 16 5 21 6 15 10 15 3 16 6 18 6 15 7 21 4 13 7 14 2 14 8 17 7 16 9 18 6 11 7 22 8 17 2 11 5 20 5 15 9 21 4 20 1 19 3 8 7 13 5 17 5 9 4 19 7 12 5 18 5 16 6 20 6 16 7 22 7 20 2 12 3 17 3 10 5 17 4 15 3 20 3 29 6 8 4 13 6 16 8 27 9 21 7 14 3 19 1 14 3 24 4 9 4 11 4 16 5 12 6 18 8 20 5 21 4 26 6 12 3 23 5 16 5 23 2 20 5 19 1 15 1 13 4 20 4 10 5 22 2 18 5 18 3 16 2 20 0 18 1 20 2 15 2 15 5 11 3 19 1 11 3 12 2 15 0 14 4 12 4 18 3 15 0 11 6 19 3 21 1 17 3 13 2 14 4 14 0 15 1 7 2 12 3 21 2 14 2 21 2 16 0 16 1 19 3 16 1 17 0 12 2 15 3 15 3 15 2 18 3 18 1 15 1 15 1 22 2 17 4 7 2 14 0 9 1 11 0 10 2 8 2 13 3 11 1 10 3 13 1 13 3 9 1 10 0 14 0 10 0 9 0 8 1 8 0 8 0 4 1 9 1 9 1 8 0 5 1 4 0 12 0 8 0 5 0 1 1 3 0 4 1 6 1 4 2 4 0 3 0 9 0 3 1 3 0 3 0 2 1 6 0 1 0 6 1 1 0 0 0 1 0 2 0 6 0 2 0 0 1 0 0 0 0 2 0 4 1 1 0 0 0 0 0 0 0 1 0 1 0 2 0 1 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 2 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (9199 samples)
traffic_manager/hop_stats_freq = [ 0 9199 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 12.4071 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0633489 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 115 2 4 2215 521 216 602 611 306 213 194 177 241 203 1675 102 106 151 72 706 47 25 59 26 285 22 19 27 22 116 5 6 12 6 43 2 1 5 7 15 0 0 0 0 6 1 0 2 0 6 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (9199 samples)
traffic_manager/hop_stats_freq = [ 0 9199 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 550086 (inst/sec)
gpgpu_simulation_rate = 1564 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 191002
gpu_sim_insn = 15893670
gpu_ipc =      83.2121
gpu_tot_sim_cycle = 206645
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =     103.5328
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 521571
gpu_stall_icnt2sh    = 20958
gpu_total_sim_rate=222859
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3690, Miss = 2782 (0.754), PendingHit = 193 (0.0523)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5734, Miss = 4915 (0.857), PendingHit = 290 (0.0506)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3694, Miss = 2927 (0.792), PendingHit = 440 (0.119)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2512 (0.858), PendingHit = 17 (0.00581)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4372, Miss = 3585 (0.82), PendingHit = 93 (0.0213)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5730, Miss = 4789 (0.836), PendingHit = 276 (0.0482)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4166, Miss = 3047 (0.731), PendingHit = 416 (0.0999)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4455 (0.875), PendingHit = 92 (0.0181)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2442 (0.834), PendingHit = 79 (0.027)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4880, Miss = 3608 (0.739), PendingHit = 318 (0.0652)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5098, Miss = 4574 (0.897), PendingHit = 114 (0.0224)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5858, Miss = 4688 (0.8), PendingHit = 230 (0.0393)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2508 (0.857), PendingHit = 27 (0.00922)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5858, Miss = 4967 (0.848), PendingHit = 401 (0.0685)
total_dl1_misses=51799
total_dl1_accesses=62958
total_dl1_miss_rate= 0.822755
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 16466
gpgpu_n_l1dcache_read_hits = 8173
gpgpu_n_l1dcache_read_misses = 54785
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 2119035
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51927
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2116060
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3280865	W0_Idle:803680	W0_Scoreboard:92893	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 604 
maxdqlatency = 0 
maxmflatency = 1600 
averagemflatency = 609 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 206644 
mrq_lat_table:52164 	3807 	4697 	8221 	32141 	54124 	57716 	26461 	2115 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	617 	9033 	54242 	137288 	5201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:258 	7474 	1929 	3823 	19474 	35319 	28187 	39117 	60125 	11610 	117 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:115 	37543 	9455 	4544 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	10 	63 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        21        21        28        49        40        26        47        23        29        27        21        53        18        27        43 
dram[1]:        26        33        32        27        48        43        29        49        24        27        32        21        55        17        25        43 
dram[2]:        21        19        27        28        28        48        23        48        24        25        25        26        62        20        24        26 
dram[3]:        21        22        28        37        49        46        23        49        26        21        26        23        58        23        21        21 
dram[4]:        23        20        27        40        28        45        22        40        20        21        23        21        52        25        25        46 
maximum service time to same row:
dram[0]:      6261      8132      2609      3224      8026      6673     14572      9703      6097      4583      9687      5649      6251      6777      5891      3359 
dram[1]:      3902      8108      2385      3229      8027      6655     11866      9699      6053      5188      9688      5517      6242      6771      5813      3391 
dram[2]:      5724      8109      2190      3194      8068      6895     14924      9698      6157      5390      9715      5525      6945      6386      6004      3726 
dram[3]:      5673      7501      2352      4741      8090      6872     15058      9700      6144      4413      9714      5400      6351      6370      5806      3086 
dram[4]:      4924      7412      2067      4502      8115      6827     13298      9704      6251      3647      9688      5447      7220      6456      5618      4307 
average row accesses per activate:
dram[0]:  3.862772  4.015007  4.075177  4.211062  4.297784  4.009021  3.997272  3.875164  4.210027  4.162983  4.146472  4.171690  4.191947  4.328691  4.332867  4.097222 
dram[1]:  3.733681  4.169034  4.086280  4.134286  4.178763  4.024580  3.778489  4.055934  4.281207  3.977572  4.210382  4.151194  4.312586  4.224490  4.310585  4.140056 
dram[2]:  3.794393  4.013624  3.849534  4.195369  4.140000  4.025974  3.944075  4.006803  4.294282  4.103683  4.153639  4.361878  4.251710  4.339360  4.382022  4.068871 
dram[3]:  3.788639  3.975610  4.067701  4.205840  4.316667  4.196185  3.960969  3.971583  4.150943  4.060976  4.078844  4.247978  4.117177  4.289438  4.125333  3.995951 
dram[4]:  3.753298  4.132394  3.983310  4.345809  4.114058  4.145553  4.066390  4.084605  4.099867  4.017450  3.981959  4.252349  4.005161  4.234417  4.260274  4.135211 
average row locality = 241459/58777 = 4.108052
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1183      1244      1218      1201      1262      1272      1179      1198      1264      1243      1278      1322      1288      1255      1311      1242 
dram[1]:      1196      1248      1231      1211      1267      1277      1184      1205      1266      1234      1259      1299      1281      1252      1306      1243 
dram[2]:      1198      1260      1232      1214      1263      1263      1178      1191      1248      1226      1256      1305      1281      1268      1322      1253 
dram[3]:      1204      1250      1224      1195      1256      1251      1166      1187      1248      1228      1274      1315      1279      1280      1323      1252 
dram[4]:      1195      1237      1211      1195      1261      1249      1176      1189      1257      1232      1274      1325      1286      1273      1323      1236 
total reads: 99728
bank skew: 1325/1166 = 1.14
chip skew: 19960/19919 = 1.00
number of total write accesses:
dram[0]:      1660      1699      1655      1692      1841      1839      1751      1751      1843      1771      1836      1861      1835      1853      1787      1708 
dram[1]:      1664      1687      1658      1683      1842      1834      1767      1768      1855      1781      1823      1831      1837      1853      1789      1713 
dram[2]:      1644      1686      1659      1685      1842      1837      1784      1754      1831      1782      1826      1853      1827      1852      1798      1701 
dram[3]:      1664      1684      1660      1686      1852      1829      1777      1748      1832      1769      1830      1837      1813      1847      1771      1709 
dram[4]:      1650      1697      1653      1708      1841      1827      1764      1756      1822      1761      1816      1843      1818      1852      1787      1700 
total reads: 141731
bank skew: 1861/1644 = 1.13
chip skew: 28385/28295 = 1.00
average mf latency per bank:
dram[0]:        522       517       512       517       526       527       543       537       508       526       505       512       531       513       509       518
dram[1]:        526       530       520       526       531       534       548       532       520       531       510       532       532       514       514       531
dram[2]:        537       532       528       530       525       528       537       528       511       527       514       519       525       511       515       530
dram[3]:        512       513       516       521       506       515       528       522       505       510       503       511       521       494       505       517
dram[4]:        509       518       519       520       527       522       535       527       507       524       512       512       529       510       509       523
maximum mf latency per bank:
dram[0]:       1278      1262      1347      1320      1284      1578      1406      1385      1222      1447      1214      1245      1318      1336      1284      1385
dram[1]:       1295      1353      1392      1269      1407      1496      1460      1436      1410      1371      1227      1377      1417      1396      1329      1373
dram[2]:       1287      1306      1396      1305      1349      1600      1406      1272      1368      1414      1230      1326      1357      1346      1321      1416
dram[3]:       1213      1349      1314      1342      1317      1442      1361      1238      1286      1305      1255      1384      1310      1307      1222      1313
dram[4]:       1241      1264      1427      1256      1336      1370      1342      1454      1255      1412      1323      1324      1417      1504      1431      1400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=258305 n_nop=164783 n_act=11728 n_pre=11712 n_req=48342 n_rd=39920 n_write=30162 bw_util=0.5426
n_activity=240138 dram_eff=0.5837
bk0: 2366a 186900i bk1: 2488a 185386i bk2: 2436a 179663i bk3: 2402a 181385i bk4: 2524a 183332i bk5: 2544a 178877i bk6: 2358a 179744i bk7: 2396a 180388i bk8: 2528a 177270i bk9: 2486a 175410i bk10: 2556a 179155i bk11: 2644a 174155i bk12: 2576a 168973i bk13: 2510a 167755i bk14: 2622a 153305i bk15: 2484a 114719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1747
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=258305 n_nop=164699 n_act=11772 n_pre=11756 n_req=48344 n_rd=39918 n_write=30160 bw_util=0.5426
n_activity=240549 dram_eff=0.5827
bk0: 2392a 186622i bk1: 2496a 184254i bk2: 2462a 180133i bk3: 2422a 181500i bk4: 2534a 184394i bk5: 2554a 179422i bk6: 2368a 180160i bk7: 2410a 180806i bk8: 2532a 178230i bk9: 2468a 176379i bk10: 2518a 179424i bk11: 2598a 174315i bk12: 2562a 169571i bk13: 2504a 167172i bk14: 2612a 152961i bk15: 2486a 116280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1423
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=258305 n_nop=164786 n_act=11736 n_pre=11720 n_req=48319 n_rd=39916 n_write=30147 bw_util=0.5425
n_activity=240591 dram_eff=0.5824
bk0: 2396a 186233i bk1: 2520a 184068i bk2: 2464a 180004i bk3: 2428a 182116i bk4: 2526a 183044i bk5: 2526a 179595i bk6: 2356a 180512i bk7: 2382a 182083i bk8: 2496a 178054i bk9: 2452a 176533i bk10: 2512a 178916i bk11: 2610a 175312i bk12: 2562a 170158i bk13: 2536a 166688i bk14: 2644a 153190i bk15: 2506a 114643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0928
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=258305 n_nop=164780 n_act=11779 n_pre=11763 n_req=48240 n_rd=39864 n_write=30119 bw_util=0.5419
n_activity=240386 dram_eff=0.5823
bk0: 2408a 186273i bk1: 2500a 185003i bk2: 2448a 181484i bk3: 2390a 181722i bk4: 2512a 183683i bk5: 2502a 179301i bk6: 2332a 181548i bk7: 2374a 181114i bk8: 2496a 178690i bk9: 2456a 175934i bk10: 2548a 179531i bk11: 2630a 174467i bk12: 2558a 170177i bk13: 2560a 167269i bk14: 2646a 152319i bk15: 2504a 114448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.0898
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=258305 n_nop=164857 n_act=11765 n_pre=11749 n_req=48214 n_rd=39838 n_write=30096 bw_util=0.5415
n_activity=240702 dram_eff=0.5811
bk0: 2390a 186225i bk1: 2474a 184155i bk2: 2422a 180482i bk3: 2390a 182405i bk4: 2522a 183704i bk5: 2498a 180447i bk6: 2352a 181549i bk7: 2378a 183481i bk8: 2514a 178004i bk9: 2464a 176470i bk10: 2548a 179757i bk11: 2650a 174582i bk12: 2572a 169723i bk13: 2546a 167941i bk14: 2646a 152708i bk15: 2472a 114082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.1219
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41505, Miss = 19960 (0.481), PendingHit = 15811 (0.381)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41450, Miss = 19959 (0.482), PendingHit = 15809 (0.381)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41460, Miss = 19958 (0.481), PendingHit = 15776 (0.381)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41553, Miss = 19932 (0.48), PendingHit = 15736 (0.379)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41488, Miss = 19919 (0.48), PendingHit = 15731 (0.379)
L2 Cache Total Miss Rate = 0.481

icnt_total_pkts_mem_to_simt=419108
icnt_total_pkts_simt_to_mem=361896

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 220.288
% Accepted packets = 0 at node 0 (avg = 0.0401428)
lat(3) = 220.288;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.184721 0.184611 0.184624 0.184582 0.184745 0 0 0 0 ];
% latency change    = 0.943678
% throughput change = 0.57809
Traffic 1 Stat
%=================================
% Average latency = 2.50685
% Accepted packets = 0 at node 14 (avg = 0.0425133)
lat(4) = 2.50685;
thru(4,:) = [ 0.0449028 0.0922401 0.0470101 0.0444709 0.0724209 0.0910621 0.057798 0.0908003 0.0446672 0.0726041 0.0922139 0.0884312 0.0462902 0.0928946 0 0 0 0 0 0 0 0 0 ];
% latency change    = 86.8745
% throughput change = 0.0557607
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 138.253 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0265525 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 2527 2497 504 345 231 269 228 179 186 226 277 226 308 416 477 2203 2841 1745 1717 1748 1809 1785 1816 1941 1917 1958 1941 2031 1968 1984 1846 1860 1785 1799 1803 1821 1724 1732 1714 1611 1624 1522 1496 1532 1395 1414 1351 1412 1392 1326 1246 1232 1198 1114 1107 1111 1018 994 864 950 875 862 867 767 750 754 673 783 692 696 666 691 622 639 555 610 609 566 506 542 546 499 517 531 464 480 440 435 447 418 424 423 399 432 389 385 358 396 366 401 377 364 331 335 355 342 308 310 347 278 282 290 265 262 286 250 297 302 257 239 257 274 263 225 272 234 263 231 206 225 219 247 242 228 238 228 250 239 246 240 224 192 227 238 199 197 202 207 213 188 217 226 204 248 202 231 219 215 223 195 207 191 216 183 213 161 192 189 208 202 178 183 210 223 184 217 203 195 199 170 174 188 188 180 209 223 172 172 175 178 179 215 194 195 164 236 173 173 198 188 178 193 201 211 193 222 189 191 178 183 205 189 182 215 182 202 200 198 192 196 185 162 183 194 208 173 214 202 218 192 197 181 199 173 174 189 175 185 205 204 184 200 198 198 186 210 186 183 156 176 219 212 187 192 191 192 154 174 188 148 168 172 183 144 160 132 169 130 153 139 145 154 144 165 172 157 154 181 149 160 135 143 154 145 147 135 144 136 132 159 152 137 149 132 138 145 146 136 143 129 163 123 152 127 131 133 126 138 145 109 145 121 134 134 131 137 132 123 136 136 118 132 114 105 148 123 134 124 132 124 142 127 113 119 120 126 155 138 116 138 108 119 123 120 117 125 108 115 102 112 131 112 115 116 98 109 108 98 125 84 123 134 121 112 110 86 116 132 116 122 127 124 114 120 127 121 95 107 129 121 135 145 105 118 110 111 122 106 127 103 103 122 110 120 106 120 103 122 129 129 121 111 141 113 103 128 130 102 126 124 111 122 90 90 127 113 116 135 109 115 128 116 121 123 116 103 107 117 123 104 107 92 124 116 112 115 112 110 109 110 110 111 122 119 115 127 126 135 111 149 108 134 127 140 137 122 137 111 91 98 115 111 104 127 126 99 98 104 131 117 105 129 110 106 107 125 107 118 130 110 115 123 120 115 104 129 123 107 128 129 113 115 113 123 107 123 107 116 109 101 116 122 122 108 104 117 107 100 96 108 110 92 138 107 111 116 109 103 99 98 89 104 89 94 99 94 101 107 104 99 79 113 96 90 97 98 104 81 79 98 92 92 123 102 89 102 109 103 90 92 96 102 91 84 81 98 102 90 97 84 96 86 86 106 70 70 95 87 82 68 87 105 84 78 102 56 75 59 70 88 82 86 88 83 81 80 77 82 84 81 88 74 59 68 64 84 79 57 97 67 71 70 86 81 85 78 67 72 71 75 86 91 89 60 72 62 62 78 72 68 103 84 64 74 92 75 79 82 80 68 91 64 77 74 65 75 81 70 76 89 78 91 87 56 73 75 71 80 78 73 58 63 82 53 65 68 77 54 58 60 63 67 75 60 50 55 67 53 58 52 57 54 67 69 58 60 52 55 70 72 70 58 67 51 64 58 56 62 47 63 53 42 58 55 47 49 55 57 69 49 61 62 61 53 66 71 58 47 63 56 55 50 53 63 50 60 51 43 57 56 58 43 55 47 60 50 45 53 76 60 64 50 56 60 55 47 52 55 72 55 62 57 82 44 43 49 41 54 45 56 60 52 49 59 39 58 56 49 48 66 54 57 49 59 51 49 46 44 49 57 45 36 56 45 56 47 39 42 51 54 44 40 55 59 32 48 37 51 41 48 54 62 42 48 39 57 59 67 57 41 52 37 43 41 48 47 42 41 57 40 44 36 62 40 40 47 54 38 37 44 47 41 45 40 46 33 42 37 47 40 38 39 45 35 48 55 45 49 41 43 34 33 38 34 44 22 59 37 36 26 33 34 40 41 33 27 41 46 38 41 32 41 37 31 38 26 58 41 41 26 23 27 31 36 24 23 28 30 26 23 28 30 29 27 27 21 22 18 28 35 36 29 20 26 26 22 32 23 27 23 33 29 32 22 33 13 27 15 28 23 24 28 17 25 20 32 21 13 16 28 15 24 23 26 26 23 25 28 23 26 22 17 33 18 25 20 29 30 19 30 24 16 20 18 22 27 31 25 29 26 25 20 24 9 29 17 21 20 20 21 27 22 22 25 24 29 25 23 22 15 19 21 21 17 26 25 17 15 21 23 16 20 21 14 18 18 23 26 24 19 25 26 18 16 21 18 20 27 3228 ];
Traffic[0]class1Average hops = 1 (207456 samples)
traffic_manager/hop_stats_freq = [ 0 207456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.45698 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0529311 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 128579 12249 3048 3423 34045 5513 1891 3462 1494 1330 594 441 373 293 236 335 166 128 123 89 124 63 38 32 32 38 25 17 8 4 13 8 6 5 5 11 2 0 6 1 1 1 0 1 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (207456 samples)
traffic_manager/hop_stats_freq = [ 0 207456 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 222859 (inst/sec)
gpgpu_simulation_rate = 2152 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 485960
gpu_sim_insn = 157206464
gpu_ipc =     323.4967
gpu_tot_sim_cycle = 692605
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     257.8685
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 759025
gpu_stall_icnt2sh    = 1212207
gpu_total_sim_rate=346125
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133162, Miss = 30940 (0.232), PendingHit = 101287 (0.761)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135350, Miss = 34999 (0.259), PendingHit = 99694 (0.737)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133302, Miss = 33009 (0.248), PendingHit = 99838 (0.749)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132592, Miss = 32608 (0.246), PendingHit = 99457 (0.75)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133852, Miss = 33635 (0.251), PendingHit = 99395 (0.743)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135330, Miss = 34869 (0.258), PendingHit = 99668 (0.736)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133710, Miss = 33113 (0.248), PendingHit = 99766 (0.746)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134534, Miss = 34509 (0.257), PendingHit = 99346 (0.738)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132344, Miss = 32492 (0.246), PendingHit = 99317 (0.75)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134232, Miss = 33642 (0.251), PendingHit = 99496 (0.741)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134442, Miss = 32423 (0.241), PendingHit = 101389 (0.754)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135202, Miss = 34720 (0.257), PendingHit = 99414 (0.735)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132344, Miss = 32558 (0.246), PendingHit = 99261 (0.75)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135282, Miss = 35019 (0.259), PendingHit = 99643 (0.737)
total_dl1_misses=468536
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.249796
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3179, 3179, 3109, 3193, 3123, 3137, 3221, 3235, 3165, 3151, 3193, 3193, 3179, 3095, 3193, 3179, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1513, 1485, 1443, 1569, 1485, 1513, 1513, 1583, 1541, 1541, 1569, 1457, 1513, 1513, 1499, 1513, 1527, 1569, 1555, 1555, 1499, 1583, 1569, 1583, 1569, 1555, 1555, 1541, 1499, 1513, 1527, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 19216
gpgpu_n_l1dcache_read_hits = 10171
gpgpu_n_l1dcache_read_misses = 1865507
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5098010
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 669368
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4999923
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5686380	W0_Idle:1367731	W0_Scoreboard:4314765	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 604 
maxdqlatency = 0 
maxmflatency = 1600 
averagemflatency = 327 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 206644 
mrq_lat_table:233685 	21212 	23487 	29944 	58463 	68670 	63106 	27135 	2142 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	12685 	405275 	262560 	138101 	5201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:337 	340589 	20481 	74616 	118938 	86729 	54173 	56818 	60620 	11610 	117 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:115 	212540 	204447 	245563 	6710 	7 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	738 	304 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        33        32        32        32        49        40        32        47        32        32        32        32        53        39        32        43 
dram[1]:        32        33        32        32        48        43        32        49        32        32        32        32        55        41        32        43 
dram[2]:        32        32        32        32        32        48        32        48        32        32        32        32        62        46        32        32 
dram[3]:        32        32        32        37        49        46        32        49        32        32        32        32        58        46        32        32 
dram[4]:        32        32        32        40        32        45        32        40        32        32        32        32        52        40        32        46 
maximum service time to same row:
dram[0]:     25416     25450     25295     21155     21054     21130     18914     21868     21644     21711     21857     21770     21705     21899     21940     25040 
dram[1]:     24796     25508     25213     21205     21002     20977     18938     21898     21678     21620     21797     21672     21729     21958     22005     25189 
dram[2]:     25144     25491     25362     21291     20846     21027     18950     21799     21628     21713     21872     21856     21816     21848     21880     25167 
dram[3]:     25300     25554     25469     21211     20994     21062     18834     21899     21661     21751     21768     21708     21713     21800     22105     25340 
dram[4]:     25232     25204     25331     21091     20958     20993     18917     21761     21560     21701     21783     21951     21813     21916     21870     25392 
average row accesses per activate:
dram[0]:  4.309129  4.438461  4.462963  4.632192  4.747735  4.640816  4.505435  4.555937  4.658654  4.513459  4.510638  4.478346  4.550403  4.567275  4.576816  4.460943 
dram[1]:  4.225371  4.536097  4.493916  4.509220  4.707469  4.475442  4.405298  4.409782  4.657300  4.424703  4.546865  4.578199  4.475182  4.458637  4.472071  4.448107 
dram[2]:  4.256305  4.490085  4.370396  4.599855  4.543334  4.632043  4.534377  4.472727  4.793888  4.520918  4.526882  4.542781  4.582373  4.562753  4.590814  4.465821 
dram[3]:  4.271984  4.465117  4.518306  4.715350  4.710235  4.775983  4.559369  4.518040  4.599728  4.480589  4.531815  4.473026  4.618132  4.469266  4.486339  4.451228 
dram[4]:  4.267625  4.535484  4.478571  4.678178  4.527261  4.558015  4.533424  4.564949  4.568720  4.491594  4.411649  4.547031  4.444518  4.487740  4.503770  4.524286 
average row locality = 527857/116780 = 4.520098
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4539      4616      4573      4602      4908      4919      4841      4855      4905      4880      4916      4931      4890      4870      4735      4599 
dram[1]:      4566      4627      4581      4609      4901      4936      4845      4872      4905      4865      4888      4897      4879      4852      4744      4598 
dram[2]:      4568      4622      4590      4606      4909      4922      4837      4856      4877      4865      4878      4910      4887      4878      4767      4604 
dram[3]:      4571      4620      4593      4576      4895      4908      4826      4857      4890      4872      4904      4927      4864      4883      4765      4602 
dram[4]:      4553      4598      4573      4593      4904      4905      4844      4854      4892      4863      4893      4939      4862      4888      4752      4602 
total reads: 382788
bank skew: 4939/4539 = 1.09
chip skew: 76579/76515 = 1.00
number of total write accesses:
dram[0]:      1692      1731      1693      1758      1905      1903      1791      1783      1878      1827      1868      1894      1881      1885      1819      1740 
dram[1]:      1696      1719      1697      1749      1906      1898      1807      1800      1890      1834      1855      1865      1883      1885      1821      1745 
dram[2]:      1676      1718      1699      1751      1906      1901      1824      1786      1868      1835      1858      1886      1872      1884      1830      1733 
dram[3]:      1696      1716      1701      1752      1916      1893      1817      1780      1867      1822      1862      1872      1860      1879      1803      1741 
dram[4]:      1682      1729      1697      1774      1905      1891      1802      1788      1856      1816      1848      1877      1867      1884      1819      1732 
total reads: 145069
bank skew: 1916/1676 = 1.14
chip skew: 29050/28967 = 1.00
average mf latency per bank:
dram[0]:        495       493       489       532       534       537       541       538       521       506       480       487       495       486       489       495
dram[1]:        491       494       488       537       534       537       540       531       524       505       480       493       493       487       488       497
dram[2]:        508       509       503       547       541       544       547       538       530       510       490       495       497       493       498       505
dram[3]:        498       499       496       547       529       538       543       537       525       504       484       493       499       487       493       503
dram[4]:        491       497       493       542       535       539       541       536       523       507       485       488       497       487       489       499
maximum mf latency per bank:
dram[0]:       1278      1262      1347      1320      1284      1578      1406      1385      1222      1447      1214      1245      1318      1336      1284      1385
dram[1]:       1295      1353      1392      1269      1407      1496      1460      1436      1410      1371      1227      1377      1417      1396      1329      1373
dram[2]:       1287      1306      1396      1305      1349      1600      1406      1272      1368      1414      1230      1326      1357      1346      1321      1416
dram[3]:       1213      1349      1314      1342      1317      1442      1361      1238      1286      1305      1255      1384      1310      1307      1222      1313
dram[4]:       1241      1264      1427      1256      1336      1370      1342      1454      1255      1412      1323      1324      1417      1504      1431      1400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=865754 n_nop=634562 n_act=23278 n_pre=23262 n_req=105627 n_rd=153158 n_write=31494 bw_util=0.4266
n_activity=674143 dram_eff=0.5478
bk0: 9078a 754820i bk1: 9232a 754600i bk2: 9146a 749618i bk3: 9204a 753130i bk4: 9816a 758049i bk5: 9838a 754717i bk6: 9682a 755955i bk7: 9710a 755855i bk8: 9810a 752175i bk9: 9760a 746717i bk10: 9832a 744603i bk11: 9862a 733410i bk12: 9780a 719665i bk13: 9740a 702123i bk14: 9470a 658113i bk15: 9198a 563887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.51272
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=865754 n_nop=634082 n_act=23534 n_pre=23518 n_req=105615 n_rd=153130 n_write=31490 bw_util=0.4265
n_activity=675644 dram_eff=0.5465
bk0: 9132a 755146i bk1: 9254a 754892i bk2: 9162a 750842i bk3: 9218a 753309i bk4: 9802a 759584i bk5: 9872a 755605i bk6: 9690a 756039i bk7: 9744a 756168i bk8: 9810a 752573i bk9: 9730a 747972i bk10: 9776a 745312i bk11: 9794a 733592i bk12: 9758a 719178i bk13: 9704a 701152i bk14: 9488a 657432i bk15: 9196a 564971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.47879
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=865754 n_nop=634511 n_act=23314 n_pre=23298 n_req=105603 n_rd=153152 n_write=31479 bw_util=0.4265
n_activity=672282 dram_eff=0.5493
bk0: 9136a 752694i bk1: 9244a 752409i bk2: 9180a 749388i bk3: 9212a 753190i bk4: 9818a 756968i bk5: 9844a 754903i bk6: 9674a 755344i bk7: 9712a 756529i bk8: 9754a 750570i bk9: 9730a 746326i bk10: 9756a 743714i bk11: 9820a 733384i bk12: 9774a 719141i bk13: 9756a 699193i bk14: 9534a 658530i bk15: 9208a 564397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.556
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=865754 n_nop=634705 n_act=23251 n_pre=23235 n_req=105530 n_rd=153106 n_write=31457 bw_util=0.4264
n_activity=672523 dram_eff=0.5489
bk0: 9142a 752268i bk1: 9240a 752761i bk2: 9186a 750920i bk3: 9152a 752958i bk4: 9790a 757592i bk5: 9816a 754294i bk6: 9652a 756722i bk7: 9714a 755698i bk8: 9780a 751834i bk9: 9744a 744565i bk10: 9808a 743817i bk11: 9854a 733225i bk12: 9728a 720064i bk13: 9766a 700226i bk14: 9530a 657219i bk15: 9204a 564718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.55342
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=865754 n_nop=634488 n_act=23406 n_pre=23390 n_req=105482 n_rd=153030 n_write=31440 bw_util=0.4261
n_activity=673178 dram_eff=0.5481
bk0: 9106a 753025i bk1: 9196a 753263i bk2: 9146a 750598i bk3: 9186a 754411i bk4: 9808a 757298i bk5: 9810a 755508i bk6: 9688a 756775i bk7: 9708a 758011i bk8: 9784a 750599i bk9: 9726a 746249i bk10: 9786a 744292i bk11: 9878a 733849i bk12: 9724a 718976i bk13: 9776a 700901i bk14: 9504a 657305i bk15: 9204a 563707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.51444
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165006, Miss = 76579 (0.464), PendingHit = 30687 (0.186)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164977, Miss = 76565 (0.464), PendingHit = 30673 (0.186)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164919, Miss = 76576 (0.464), PendingHit = 30608 (0.186)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165108, Miss = 76553 (0.464), PendingHit = 30607 (0.185)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165041, Miss = 76515 (0.464), PendingHit = 30569 (0.185)
L2 Cache Total Miss Rate = 0.464

icnt_total_pkts_mem_to_simt=3507083
icnt_total_pkts_simt_to_mem=979491

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 27.7535
% Accepted packets = 0 at node 0 (avg = 0.0635413)
lat(5) = 27.7535;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.292087 0.292114 0.292044 0.292604 0.292602 0 0 0 0 ];
% latency change    = 0.909675
% throughput change = 0.330934
Traffic 1 Stat
%=================================
% Average latency = 11.8758
% Accepted packets = 0 at node 14 (avg = 0.138139)
lat(6) = 11.8758;
thru(6,:) = [ 0.218665 0.228574 0.228563 0.228635 0.228399 0.228553 0.228481 0.228419 0.228399 0.228316 0.217076 0.228306 0.228399 0.228409 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.33699
% throughput change = 0.540019
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 101.42 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0388821 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 313402 36099 4303 2011 2806 1326 1202 1471 1883 1624 1353 1024 1321 1075 1325 8122 10251 3579 2468 1802 6413 7365 3125 2006 2032 6920 8083 3016 2294 1785 6476 6901 2765 1902 1866 5695 6602 2322 1986 1398 5312 5631 2190 1532 1485 4572 5108 1845 1498 1116 4222 4338 1775 1166 1200 3544 3775 1227 1109 855 3282 3152 1266 883 956 2499 2803 943 970 698 2371 2192 1019 650 758 1838 1996 714 717 496 1636 1489 746 476 537 1183 1453 486 599 385 1183 1011 554 377 504 854 1012 393 478 318 864 738 520 279 438 593 737 302 390 233 627 546 422 203 337 391 606 225 355 185 441 345 320 172 273 339 446 165 298 174 406 283 272 159 263 234 344 134 244 132 310 217 250 112 240 184 333 117 245 118 264 148 227 133 216 147 244 93 215 105 230 119 227 110 220 107 221 108 186 95 190 116 197 109 204 100 196 97 220 80 224 95 207 103 162 84 200 82 190 88 176 95 193 92 153 89 202 79 173 83 174 80 163 69 166 93 161 87 143 75 128 75 153 66 157 67 154 66 148 77 144 88 130 54 131 64 140 77 114 66 125 55 117 58 120 63 115 55 127 63 117 68 107 71 101 56 101 54 120 66 141 51 94 66 118 71 117 68 82 78 99 61 119 66 82 58 92 66 85 52 90 63 79 52 87 49 82 66 83 66 81 59 80 53 79 70 80 64 61 70 86 53 81 56 62 58 84 53 65 72 68 60 61 49 77 49 76 48 51 60 56 57 68 54 80 47 50 44 56 36 49 48 58 45 53 45 59 43 63 62 49 38 58 49 61 40 50 44 49 59 60 49 49 36 37 30 46 36 43 49 44 34 49 40 34 46 32 25 34 43 43 36 41 47 34 23 42 31 27 27 39 31 33 26 40 35 30 26 23 26 29 27 30 25 37 26 34 19 31 21 16 29 27 23 29 15 18 18 20 14 18 25 22 13 18 30 26 15 20 15 15 19 16 22 17 20 15 11 20 12 21 15 17 14 14 14 18 9 15 15 10 10 10 13 16 12 12 11 14 7 9 11 7 6 12 9 9 8 10 18 15 14 8 11 9 9 13 12 11 10 7 11 14 9 10 8 6 10 8 9 12 4 8 8 7 6 9 8 18 12 7 7 11 8 8 11 14 5 9 11 10 6 9 13 11 11 7 10 5 9 10 11 9 4 13 11 5 5 7 6 8 10 7 5 7 5 10 6 4 5 7 5 5 4 5 12 9 9 5 5 8 3 2 5 8 3 5 2 4 3 2 5 3 2 4 2 6 4 4 6 4 1 3 4 5 2 5 4 6 1 4 2 3 3 0 2 0 3 2 7 3 5 0 1 4 2 0 2 3 2 3 2 1 4 0 0 1 1 2 2 0 2 0 0 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (825051 samples)
traffic_manager/hop_stats_freq = [ 0 825051 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.9299 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0813337 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 137829 37188 15969 40581 51142 23514 18818 17850 15350 17958 13488 134246 7416 6318 6453 5876 41592 1603 1456 1458 1273 12539 378 294 351 319 3899 71 59 72 75 1296 20 14 19 15 461 3 2 7 9 185 1 2 1 0 67 2 0 1 1 35 1 0 0 1 10 0 0 0 0 6 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (825051 samples)
traffic_manager/hop_stats_freq = [ 0 825051 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 36 sec (516 sec)
gpgpu_simulation_rate = 346125 (inst/sec)
gpgpu_simulation_rate = 1342 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 70880
gpu_sim_insn = 6755328
gpu_ipc =      95.3065
gpu_tot_sim_cycle = 763485
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     242.7766
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 898654
gpu_stall_icnt2sh    = 1212530
gpu_total_sim_rate=336399
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136298, Miss = 32252 (0.237), PendingHit = 102957 (0.755)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139318, Miss = 36663 (0.263), PendingHit = 101874 (0.731)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136374, Miss = 34289 (0.251), PendingHit = 101486 (0.744)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136688, Miss = 34338 (0.251), PendingHit = 101676 (0.744)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136924, Miss = 34915 (0.255), PendingHit = 100967 (0.737)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139426, Miss = 36597 (0.262), PendingHit = 101860 (0.731)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136846, Miss = 34425 (0.252), PendingHit = 101427 (0.741)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137606, Miss = 35789 (0.26), PendingHit = 100987 (0.734)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134520, Miss = 33388 (0.248), PendingHit = 100510 (0.747)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137304, Miss = 34922 (0.254), PendingHit = 101181 (0.737)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138474, Miss = 34119 (0.246), PendingHit = 103550 (0.748)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137378, Miss = 35616 (0.259), PendingHit = 100507 (0.732)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134520, Miss = 33454 (0.249), PendingHit = 100438 (0.747)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137522, Miss = 35947 (0.261), PendingHit = 100806 (0.733)
total_dl1_misses=486714
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.253603
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3179, 3179, 3109, 3193, 3123, 3137, 3221, 3235, 3165, 3151, 3193, 3193, 3179, 3095, 3193, 3179, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1513, 1485, 1443, 1569, 1485, 1513, 1513, 1583, 1541, 1541, 1569, 1457, 1513, 1513, 1499, 1513, 1527, 1569, 1555, 1555, 1499, 1583, 1569, 1583, 1569, 1555, 1555, 1541, 1499, 1513, 1527, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 20619
gpgpu_n_l1dcache_read_hits = 12258
gpgpu_n_l1dcache_read_misses = 1906940
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216772
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5867022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687546
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5768935
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6789459	W0_Idle:1701088	W0_Scoreboard:4379491	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 785 
maxdqlatency = 0 
maxmflatency = 1617 
averagemflatency = 346 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 763484 
mrq_lat_table:252940 	22875 	25741 	33886 	69561 	87974 	84390 	35597 	3106 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	12689 	410100 	297810 	180691 	6246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:351 	342302 	21650 	76288 	127141 	105242 	69132 	72542 	80851 	13251 	118 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:115 	228330 	206713 	245683 	6712 	7 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	6 	739 	359 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        32        35        80        55        40        59        74        75        65        45        60        53        39        32        43 
dram[1]:        32        33        32        80        50        43        55        70        80        60        45        70        55        41        55        43 
dram[2]:        45        44        32        80        45        48        48        75        60        41        50        60        62        46        32        50 
dram[3]:        70        44        32        80        67        46        50        75        75        35        50        65        58        50        32        40 
dram[4]:        50        35        35        80        60        50        59        80        80        60        45        80        52        40        35        55 
maximum service time to same row:
dram[0]:     25416     25450     25295     21155     21054     21130     18914     21868     21644     21711     21857     21770     21705     21899     21940     25040 
dram[1]:     24796     25508     25213     21205     21002     20977     18938     21898     21678     21620     21797     21672     21729     21958     22005     25189 
dram[2]:     25144     25491     25362     21291     20846     21027     18950     21799     21628     21713     21872     21856     21816     21848     21880     25167 
dram[3]:     25300     25554     25469     21211     20994     21062     18834     21899     21661     21751     21768     21708     21713     21800     22105     25340 
dram[4]:     25232     25204     25331     21091     20958     20993     18917     21761     21560     21701     21783     21951     21813     21916     21870     25392 
average row accesses per activate:
dram[0]:  4.450000  4.552329  4.522936  4.650527  4.788299  4.587719  4.511926  4.677227  4.774058  4.619810  4.628946  4.492571  4.608593  4.576788  4.547024  4.560587 
dram[1]:  4.368824  4.564820  4.596904  4.594859  4.651381  4.477790  4.475561  4.511775  4.812989  4.489890  4.634293  4.646218  4.498559  4.416050  4.450524  4.451555 
dram[2]:  4.387441  4.541490  4.500303  4.676214  4.538946  4.611633  4.514186  4.625147  4.944099  4.567822  4.607761  4.571178  4.577960  4.486191  4.569047  4.486128 
dram[3]:  4.431642  4.625000  4.552825  4.797565  4.736716  4.805402  4.558944  4.686790  4.772182  4.519791  4.576241  4.519839  4.750916  4.431250  4.426752  4.547954 
dram[4]:  4.385986  4.571516  4.481504  4.739596  4.573572  4.532174  4.572268  4.713855  4.763615  4.570335  4.542303  4.637596  4.470351  4.475344  4.502938  4.525899 
average row locality = 616117/134644 = 4.575896
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4935      5014      4957      5016      5314      5285      5217      5239      5289      5227      5236      5281      5242      5222      5111      4983 
dram[1]:      4964      5025      4965      5023      5305      5302      5221      5256      5289      5212      5208      5247      5231      5204      5120      4982 
dram[2]:      4966      5020      4974      5020      5313      5288      5213      5240      5261      5212      5198      5260      5239      5230      5143      4988 
dram[3]:      4969      5018      4977      4992      5299      5274      5202      5241      5274      5218      5224      5279      5216      5235      5141      4986 
dram[4]:      4950      4996      4957      5009      5308      5271      5222      5238      5275      5211      5213      5291      5214      5240      5130      4986 
total reads: 412743
bank skew: 5314/4935 = 1.08
chip skew: 82568/82511 = 1.00
number of total write accesses:
dram[0]:      2452      2511      2438      2476      2625      2560      2539      2586      2698      2562      2536      2581      2588      2586      2528      2469 
dram[1]:      2463      2475      2459      2485      2607      2561      2562      2599      2715      2560      2522      2554      2574      2555      2526      2461 
dram[2]:      2440      2478      2456      2490      2612      2561      2583      2595      2699      2567      2520      2575      2571      2567      2533      2450 
dram[3]:      2454      2493      2435      2497      2635      2554      2571      2600      2686      2547      2519      2581      2566      2564      2504      2459 
dram[4]:      2436      2483      2433      2508      2618      2547      2560      2587      2685      2554      2518      2579      2551      2565      2534      2441 
total reads: 203374
bank skew: 2715/2433 = 1.12
chip skew: 40735/40599 = 1.00
average mf latency per bank:
dram[0]:        492       492       488       527       529       531       536       535       517       504       479       491       498       489       490       495
dram[1]:        492       495       491       537       534       536       537       527       521       503       481       498       500       492       492       498
dram[2]:        503       510       505       545       539       541       543       534       524       509       492       499       500       497       497       506
dram[3]:        493       497       497       544       527       536       539       533       520       503       484       496       505       493       496       502
dram[4]:        489       494       495       536       529       534       536       533       517       504       485       492       501       490       491       498
maximum mf latency per bank:
dram[0]:       1278      1262      1347      1408      1284      1578      1617      1554      1258      1447      1214      1280      1318      1336      1284      1385
dram[1]:       1295      1353      1392      1347      1407      1496      1460      1436      1410      1371      1227      1377      1417      1396      1337      1373
dram[2]:       1287      1617      1396      1430      1377      1600      1424      1272      1368      1414      1230      1326      1357      1346      1321      1416
dram[3]:       1213      1349      1314      1362      1317      1520      1512      1238      1432      1305      1255      1384      1315      1307      1222      1313
dram[4]:       1314      1280      1427      1256      1336      1370      1342      1454      1255      1412      1323      1324      1417      1504      1431      1400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954353 n_nop=690221 n_act=26827 n_pre=26811 n_req=123303 n_rd=165136 n_write=45358 bw_util=0.4411
n_activity=758960 dram_eff=0.5547
bk0: 9870a 819390i bk1: 10028a 819598i bk2: 9914a 815143i bk3: 10032a 818087i bk4: 10628a 823104i bk5: 10570a 818598i bk6: 10434a 819059i bk7: 10478a 817892i bk8: 10578a 815242i bk9: 10454a 809160i bk10: 10472a 806590i bk11: 10562a 793884i bk12: 10484a 780313i bk13: 10444a 758397i bk14: 10222a 709892i bk15: 9966a 606402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.34565
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954353 n_nop=689583 n_act=27153 n_pre=27137 n_req=123232 n_rd=165108 n_write=45372 bw_util=0.4411
n_activity=760920 dram_eff=0.5532
bk0: 9928a 819802i bk1: 10050a 819336i bk2: 9930a 815663i bk3: 10046a 817636i bk4: 10610a 824017i bk5: 10604a 818564i bk6: 10442a 818639i bk7: 10512a 817267i bk8: 10578a 814925i bk9: 10424a 809959i bk10: 10416a 806829i bk11: 10494a 793366i bk12: 10462a 778736i bk13: 10408a 757826i bk14: 10240a 709721i bk15: 9964a 606880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.33108
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954353 n_nop=689975 n_act=26950 n_pre=26934 n_req=123262 n_rd=165130 n_write=45364 bw_util=0.4411
n_activity=757346 dram_eff=0.5559
bk0: 9932a 816812i bk1: 10040a 816469i bk2: 9948a 814216i bk3: 10040a 816681i bk4: 10626a 820766i bk5: 10576a 818232i bk6: 10426a 817537i bk7: 10480a 817637i bk8: 10522a 812906i bk9: 10424a 808293i bk10: 10396a 805143i bk11: 10520a 793465i bk12: 10478a 779007i bk13: 10460a 755216i bk14: 10286a 709976i bk15: 9976a 606052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.39465
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954353 n_nop=690437 n_act=26749 n_pre=26733 n_req=123210 n_rd=165090 n_write=45344 bw_util=0.441
n_activity=757498 dram_eff=0.5556
bk0: 9938a 817721i bk1: 10036a 817817i bk2: 9954a 816162i bk3: 9984a 817046i bk4: 10598a 821944i bk5: 10548a 817753i bk6: 10404a 819683i bk7: 10482a 817609i bk8: 10548a 814794i bk9: 10436a 807193i bk10: 10448a 805626i bk11: 10558a 793645i bk12: 10432a 780402i bk13: 10470a 757093i bk14: 10282a 709207i bk15: 9972a 607418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.39362
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=954353 n_nop=690098 n_act=26968 n_pre=26952 n_req=123110 n_rd=165022 n_write=45313 bw_util=0.4408
n_activity=758651 dram_eff=0.5545
bk0: 9900a 818446i bk1: 9992a 818670i bk2: 9914a 816127i bk3: 10018a 818236i bk4: 10616a 821484i bk5: 10542a 818555i bk6: 10444a 819626i bk7: 10476a 819395i bk8: 10550a 814016i bk9: 10422a 808855i bk10: 10426a 806014i bk11: 10582a 795205i bk12: 10428a 779474i bk13: 10480a 758275i bk14: 10260a 709404i bk15: 9972a 606296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.35899
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181768, Miss = 82568 (0.454), PendingHit = 38565 (0.212)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181745, Miss = 82554 (0.454), PendingHit = 38413 (0.211)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181685, Miss = 82565 (0.454), PendingHit = 38426 (0.211)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181882, Miss = 82545 (0.454), PendingHit = 38458 (0.211)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181811, Miss = 82511 (0.454), PendingHit = 38321 (0.211)
L2 Cache Total Miss Rate = 0.454

icnt_total_pkts_mem_to_simt=3664139
icnt_total_pkts_simt_to_mem=1168803

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 160.315
% Accepted packets = 0 at node 0 (avg = 0.058063)
lat(7) = 160.315;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.267002 0.267045 0.267031 0.267144 0.267228 0 0 0 0 ];
% latency change    = 0.925923
% throughput change = 1.37912
Traffic 1 Stat
%=================================
% Average latency = 2.5211
% Accepted packets = 0 at node 14 (avg = 0.0481699)
lat(8) = 2.5211;
thru(8,:) = [ 0.080002 0.101447 0.0779704 0.105581 0.0779704 0.10551 0.080002 0.0779704 0.0544939 0.0779704 0.103478 0.0544939 0.0544939 0.0565255 0 0 0 0 0 0 0 0 0 ];
% latency change    = 62.5895
% throughput change = 0.205379
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 116.144 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0436773 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 608 1019 310 292 284 297 102 171 131 122 142 195 212 279 474 1638 1853 831 947 923 851 959 953 891 893 928 903 918 865 912 809 790 747 796 827 812 731 756 692 745 661 732 691 657 646 664 582 612 602 665 615 633 583 568 563 547 532 575 517 560 506 512 510 511 453 534 468 451 393 435 445 384 419 390 347 357 357 375 325 311 332 351 336 302 291 258 293 281 259 265 237 240 270 230 227 209 189 206 188 216 194 196 176 180 171 180 149 168 163 155 139 114 144 118 129 151 152 139 125 134 119 121 113 87 110 106 93 100 130 97 78 102 63 83 108 82 80 105 79 79 89 80 104 72 93 79 69 68 74 82 68 67 71 77 72 77 83 53 69 58 70 80 56 78 71 72 58 64 64 62 65 65 59 61 64 62 64 63 49 51 56 61 57 49 59 73 58 70 65 47 65 63 41 62 60 53 69 63 62 62 49 55 54 59 53 53 53 53 68 56 69 55 67 45 62 66 46 53 49 56 65 74 52 63 61 44 70 43 45 50 65 60 62 62 60 54 56 57 60 54 53 52 32 48 36 47 54 38 51 38 55 57 50 60 42 33 40 45 51 49 38 41 50 47 36 42 40 40 47 42 51 52 37 49 52 33 47 51 57 48 43 39 48 38 48 52 45 47 48 39 45 44 40 42 48 45 48 38 35 42 47 43 44 40 57 44 48 49 47 63 39 51 49 56 33 52 54 55 60 53 60 46 61 69 53 53 41 48 56 55 38 42 42 43 43 50 65 45 36 46 40 24 45 41 54 41 53 50 46 32 45 49 52 50 46 48 52 37 38 52 51 53 49 44 43 39 38 44 53 42 38 44 43 47 50 48 36 56 47 38 55 44 32 55 43 45 49 47 53 51 40 53 47 39 48 51 44 46 39 39 49 41 49 40 40 29 27 57 35 44 48 57 40 43 38 41 38 43 46 37 36 34 37 43 48 37 31 44 38 39 40 32 31 35 47 43 30 30 42 38 50 42 41 27 36 24 43 36 32 45 43 38 52 44 33 44 31 31 41 39 35 26 31 32 32 33 35 39 29 33 19 36 31 31 39 35 38 28 39 29 32 33 51 39 28 36 31 33 37 39 30 24 24 32 31 42 28 36 45 27 25 37 32 37 33 34 41 35 29 31 32 32 31 30 21 40 38 35 34 36 37 36 24 35 39 30 30 32 25 41 34 35 35 33 33 20 39 42 28 36 22 37 44 32 31 43 28 35 37 26 35 36 37 35 36 32 36 41 36 34 27 31 28 26 30 24 30 32 31 33 31 38 34 41 32 33 37 35 30 30 34 30 37 30 31 21 30 26 33 20 34 29 35 15 29 21 28 30 25 33 36 24 38 27 29 36 23 28 23 21 32 27 21 29 28 33 27 25 40 30 31 28 31 26 25 14 22 32 27 24 23 30 21 26 28 21 23 26 23 26 28 14 19 21 26 28 17 22 25 20 28 17 24 17 16 22 20 28 13 19 22 21 22 17 22 21 14 17 17 21 25 19 18 18 22 18 20 28 18 14 19 14 15 17 15 23 24 24 17 17 19 10 22 13 8 16 18 21 14 12 17 20 19 18 11 15 11 21 15 15 7 14 14 14 18 17 23 18 14 13 7 12 10 16 9 10 10 13 15 11 16 15 16 18 18 12 12 8 14 20 16 10 13 16 14 12 13 14 13 12 21 15 19 10 9 18 19 12 14 8 6 6 14 15 15 10 20 11 8 14 18 14 15 20 7 13 10 12 8 12 9 6 6 16 10 9 11 8 8 4 11 15 11 7 10 3 7 8 8 12 6 8 5 5 7 12 8 7 4 6 11 8 8 10 8 5 13 6 4 4 12 4 7 9 9 10 5 12 6 4 12 8 4 13 6 12 4 5 7 7 9 6 7 9 10 12 11 13 6 6 6 7 11 4 11 10 5 8 6 7 4 8 3 8 8 6 7 8 7 14 8 7 8 10 11 5 7 5 11 7 3 8 9 4 3 5 5 4 9 5 3 2 4 4 9 1 2 7 4 2 4 3 9 5 4 5 5 8 3 3 2 1 1 2 1 3 2 0 1 0 2 3 7 1 4 4 2 3 4 5 1 6 2 5 4 0 3 3 3 1 1 2 6 3 4 3 1 2 0 3 1 4 0 1 2 4 2 2 3 1 1 4 6 1 4 4 2 2 2 2 3 2 2 3 3 3 2 4 0 6 3 4 3 4 4 3 2 0 4 2 2 1 1 2 2 2 1 0 279 ];
Traffic[0]class1Average hops = 1 (908891 samples)
traffic_manager/hop_stats_freq = [ 0 908891 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.3277 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0730427 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 52683 4870 1702 2015 15807 2610 816 1290 553 443 222 167 131 118 85 80 35 38 36 24 19 23 12 18 10 8 2 7 7 1 1 0 0 0 0 2 4 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (908891 samples)
traffic_manager/hop_stats_freq = [ 0 908891 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 11 sec (551 sec)
gpgpu_simulation_rate = 336399 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 15856
gpu_sim_insn = 5500864
gpu_ipc =     346.9263
gpu_tot_sim_cycle = 779341
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     244.8956
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 913198
gpu_stall_icnt2sh    = 1228675
gpu_total_sim_rate=338399
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137698, Miss = 33001 (0.24), PendingHit = 103243 (0.75)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140084, Miss = 37204 (0.266), PendingHit = 101891 (0.727)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137644, Miss = 34808 (0.253), PendingHit = 101748 (0.739)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138212, Miss = 35229 (0.255), PendingHit = 101862 (0.737)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138450, Miss = 35886 (0.259), PendingHit = 101117 (0.73)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140446, Miss = 37046 (0.264), PendingHit = 102109 (0.727)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138374, Miss = 35187 (0.254), PendingHit = 101799 (0.736)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138368, Miss = 36164 (0.261), PendingHit = 101198 (0.731)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136044, Miss = 34294 (0.252), PendingHit = 100762 (0.741)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138066, Miss = 35310 (0.256), PendingHit = 101330 (0.734)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139880, Miss = 34974 (0.25), PendingHit = 103713 (0.741)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138140, Miss = 36072 (0.261), PendingHit = 100606 (0.728)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135282, Miss = 33831 (0.25), PendingHit = 100685 (0.744)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138538, Miss = 36470 (0.263), PendingHit = 100963 (0.729)
total_dl1_misses=495476
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.256030
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3179, 3179, 3109, 3193, 3123, 3137, 3221, 3235, 3165, 3151, 3193, 3193, 3179, 3095, 3193, 3179, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1513, 1485, 1443, 1569, 1485, 1513, 1513, 1583, 1541, 1541, 1569, 1457, 1513, 1513, 1499, 1513, 1527, 1569, 1555, 1555, 1499, 1583, 1569, 1583, 1569, 1555, 1555, 1541, 1499, 1513, 1527, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 23701
gpgpu_n_l1dcache_read_hits = 16724
gpgpu_n_l1dcache_read_misses = 1918502
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216772
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5927497
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 696436
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5829410
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6883998	W0_Idle:1742031	W0_Scoreboard:4418573	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 785 
maxdqlatency = 0 
maxmflatency = 1617 
averagemflatency = 345 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 763484 
mrq_lat_table:254775 	22972 	25884 	34133 	70345 	88791 	84914 	35717 	3114 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	13276 	412804 	302292 	181808 	6246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:534 	346671 	21917 	76609 	127575 	105808 	70321 	74050 	81044 	13251 	118 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:221 	231342 	209053 	248934 	6893 	7 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	750 	371 	414 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        32        35        80        55        45        59        74        75        65        45        60        53        39        32        43 
dram[1]:        32        33        32        80        50        43        55        70        80        60        45        70        55        41        55        43 
dram[2]:        45        44        32        80        45        48        48        75        60        41        50        60        62        46        32        50 
dram[3]:        70        44        32        80        67        46        50        75        75        35        50        65        58        50        32        40 
dram[4]:        50        35        35        80        60        50        59        80        80        60        45        80        52        40        35        55 
maximum service time to same row:
dram[0]:     25416     25450     25295     21155     21054     21130     18914     21868     21644     21711     21857     21770     21705     21899     21940     25040 
dram[1]:     24796     25508     25213     21205     21002     20977     18938     21898     21678     21620     21797     21672     21729     21958     22005     25189 
dram[2]:     25144     25491     25362     21291     20846     21027     18950     21799     21628     21713     21872     21856     21816     21848     21880     25167 
dram[3]:     25300     25554     25469     21211     20994     21062     18834     21899     21661     21751     21768     21708     21713     21800     22105     25340 
dram[4]:     25232     25204     25331     21091     20958     20993     18917     21761     21560     21701     21783     21951     21813     21916     21870     25392 
average row accesses per activate:
dram[0]:  4.419893  4.493491  4.445833  4.620626  4.761763  4.534977  4.460000  4.632353  4.702624  4.548350  4.615476  4.436242  4.557415  4.569428  4.513767  4.508393 
dram[1]:  4.350642  4.509221  4.529021  4.562008  4.626016  4.412910  4.436508  4.479320  4.732865  4.421082  4.612827  4.590671  4.445511  4.414634  4.413043  4.384481 
dram[2]:  4.370153  4.487863  4.432624  4.650432  4.508762  4.552617  4.483686  4.566551  4.870224  4.510345  4.576991  4.518857  4.531951  4.480527  4.514286  4.424617 
dram[3]:  4.398585  4.553689  4.473401  4.756483  4.713696  4.716249  4.523754  4.632042  4.703747  4.458168  4.554450  4.454239  4.684179  4.417043  4.393162  4.461447 
dram[4]:  4.357604  4.500298  4.410165  4.705736  4.542402  4.473326  4.533295  4.658392  4.700585  4.514418  4.529138  4.582227  4.414882  4.469749  4.447383  4.459572 
average row locality = 620692/137053 = 4.528847
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4961      5078      5024      5042      5368      5349      5256      5277      5357      5285      5268      5346      5310      5246      5177      5047 
dram[1]:      4990      5092      5032      5050      5356      5369      5256      5297      5354      5273      5238      5313      5296      5228      5187      5047 
dram[2]:      4992      5088      5038      5047      5363      5356      5247      5283      5325      5273      5228      5328      5301      5256      5207      5056 
dram[3]:      4995      5085      5042      5016      5350      5341      5236      5286      5339      5278      5254      5347      5278      5263      5206      5054 
dram[4]:      4976      5060      5024      5031      5363      5335      5259      5280      5343      5268      5246      5356      5279      5266      5198      5051 
total reads: 416862
bank skew: 5369/4961 = 1.08
chip skew: 83391/83335 = 1.00
number of total write accesses:
dram[0]:      2460      2516      2445      2485      2627      2560      2549      2598      2708      2570      2546      2586      2588      2586      2528      2473 
dram[1]:      2467      2488      2459      2491      2610      2561      2570      2609      2725      2570      2530      2560      2577      2555      2527      2468 
dram[2]:      2446      2492      2462      2496      2613      2561      2586      2608      2706      2575      2530      2580      2571      2567      2535      2457 
dram[3]:      2465      2506      2442      2504      2635      2554      2572      2607      2695      2555      2525      2586      2568      2564      2504      2468 
dram[4]:      2445      2496      2438      2517      2618      2547      2570      2602      2695      2560      2526      2585      2553      2565      2536      2450 
total reads: 203830
bank skew: 2725/2438 = 1.12
chip skew: 40825/40703 = 1.00
average mf latency per bank:
dram[0]:        492       491       490       527       528       533       536       534       518       506       478       492       500       489       490       497
dram[1]:        492       494       493       537       533       538       538       526       522       505       480       499       502       492       492       500
dram[2]:        502       509       506       545       539       542       543       533       525       510       492       500       501       496       497       507
dram[3]:        493       496       499       546       526       539       540       532       521       505       484       498       508       493       497       505
dram[4]:        488       493       497       536       529       536       537       531       518       506       485       494       504       489       492       500
maximum mf latency per bank:
dram[0]:       1278      1262      1347      1408      1284      1578      1617      1554      1258      1447      1214      1280      1318      1336      1284      1385
dram[1]:       1295      1353      1392      1347      1407      1496      1460      1436      1410      1371      1227      1377      1417      1396      1337      1373
dram[2]:       1287      1617      1396      1430      1377      1600      1424      1272      1368      1414      1230      1326      1357      1346      1321      1416
dram[3]:       1213      1349      1314      1362      1317      1520      1512      1238      1432      1305      1255      1384      1315      1307      1222      1313
dram[4]:       1314      1280      1427      1256      1336      1370      1342      1454      1255      1412      1323      1324      1417      1504      1431      1400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=974172 n_nop=707274 n_act=27297 n_pre=27281 n_req=124216 n_rd=166782 n_write=45538 bw_util=0.4359
n_activity=765270 dram_eff=0.5549
bk0: 9922a 837996i bk1: 10156a 837943i bk2: 10048a 833027i bk3: 10084a 836515i bk4: 10736a 841548i bk5: 10698a 836415i bk6: 10512a 837324i bk7: 10554a 836436i bk8: 10714a 833168i bk9: 10570a 826931i bk10: 10536a 825175i bk11: 10692a 811822i bk12: 10620a 798101i bk13: 10492a 776738i bk14: 10354a 727534i bk15: 10094a 621805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.26671
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=974172 n_nop=706628 n_act=27627 n_pre=27611 n_req=124145 n_rd=166756 n_write=45550 bw_util=0.4359
n_activity=767405 dram_eff=0.5533
bk0: 9980a 838279i bk1: 10184a 837741i bk2: 10064a 833611i bk3: 10100a 836017i bk4: 10712a 842411i bk5: 10738a 836481i bk6: 10512a 836777i bk7: 10594a 835856i bk8: 10708a 832731i bk9: 10546a 827911i bk10: 10476a 825516i bk11: 10626a 811499i bk12: 10592a 796513i bk13: 10456a 776126i bk14: 10374a 727214i bk15: 10094a 622242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.25648
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=974172 n_nop=707034 n_act=27419 n_pre=27403 n_req=124173 n_rd=166776 n_write=45540 bw_util=0.4359
n_activity=763795 dram_eff=0.556
bk0: 9984a 835372i bk1: 10176a 834733i bk2: 10076a 832011i bk3: 10094a 835100i bk4: 10726a 839043i bk5: 10712a 835874i bk6: 10494a 835604i bk7: 10566a 836141i bk8: 10650a 830731i bk9: 10546a 826269i bk10: 10456a 823766i bk11: 10656a 811633i bk12: 10602a 796788i bk13: 10512a 773659i bk14: 10414a 727409i bk15: 10112a 621415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31523
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=974172 n_nop=707420 n_act=27257 n_pre=27241 n_req=124120 n_rd=166740 n_write=45514 bw_util=0.4358
n_activity=764035 dram_eff=0.5556
bk0: 9990a 836208i bk1: 10170a 836020i bk2: 10084a 833884i bk3: 10032a 835299i bk4: 10700a 840516i bk5: 10682a 835522i bk6: 10472a 837806i bk7: 10572a 836022i bk8: 10678a 832690i bk9: 10556a 825132i bk10: 10508a 824270i bk11: 10694a 811549i bk12: 10556a 798112i bk13: 10526a 775377i bk14: 10412a 726727i bk15: 10108a 622587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.31437
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=974172 n_nop=707085 n_act=27456 n_pre=27440 n_req=124038 n_rd=166670 n_write=45521 bw_util=0.4356
n_activity=765048 dram_eff=0.5547
bk0: 9952a 836838i bk1: 10120a 836940i bk2: 10048a 833864i bk3: 10062a 836601i bk4: 10726a 839971i bk5: 10670a 836094i bk6: 10518a 837591i bk7: 10560a 837704i bk8: 10686a 831754i bk9: 10536a 826515i bk10: 10492a 824672i bk11: 10712a 813192i bk12: 10558a 797042i bk13: 10532a 776532i bk14: 10396a 726845i bk15: 10102a 621665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.28437
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183552, Miss = 83391 (0.454), PendingHit = 38565 (0.21)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183511, Miss = 83378 (0.454), PendingHit = 38418 (0.209)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183476, Miss = 83388 (0.454), PendingHit = 38432 (0.209)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183795, Miss = 83370 (0.454), PendingHit = 38465 (0.209)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183587, Miss = 83335 (0.454), PendingHit = 38323 (0.209)
L2 Cache Total Miss Rate = 0.454

icnt_total_pkts_mem_to_simt=3708905
icnt_total_pkts_simt_to_mem=1177833

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 59.0018
% Accepted packets = 0 at node 0 (avg = 0.0125563)
lat(9) = 59.0018;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0562581 0.0556905 0.0564788 0.0643625 0.0560058 0 0 0 0 ];
% latency change    = 0.957271
% throughput change = 2.83631
Traffic 1 Stat
%=================================
% Average latency = 11.7894
% Accepted packets = 0 at node 14 (avg = 0.0613777)
lat(10) = 11.7894;
thru(10,:) = [ 0.120431 0.0872568 0.0840402 0.142821 0.155435 0.0728769 0.122481 0.0610829 0.145186 0.0631327 0.137145 0.0738545 0.0613983 0.0845448 0 0 0 0 0 0 0 0 0 ];
% latency change    = 4.00466
% throughput change = 0.795425
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 104.715 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0374531 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 5258 599 76 49 42 22 34 13 35 14 30 8 21 5 16 7 19 3 21 2 11 3 12 4 10 5 16 9 12 3 8 3 13 6 17 4 14 3 7 5 9 5 10 1 10 9 16 9 13 5 18 9 17 8 9 10 7 10 14 6 14 6 10 3 13 5 12 7 15 11 14 4 12 5 14 5 13 12 12 4 11 7 15 2 7 5 12 2 12 8 14 3 11 4 19 7 11 8 9 6 13 5 7 7 14 7 11 1 12 6 16 7 7 5 11 7 14 4 10 9 13 6 15 7 12 6 10 4 20 4 7 3 13 3 15 5 11 4 14 8 12 6 10 5 17 6 7 6 9 7 11 8 12 3 10 5 10 3 6 3 7 8 10 7 10 9 6 1 13 3 10 5 11 1 10 6 9 4 9 4 11 3 10 5 12 4 12 3 6 4 10 2 17 7 14 4 8 4 6 5 10 5 12 1 8 4 14 8 5 4 19 2 13 6 16 4 12 1 9 5 19 5 11 7 10 2 11 1 10 3 12 3 9 6 16 3 14 3 16 6 11 0 11 4 11 2 9 11 15 3 12 6 17 1 6 6 16 2 19 4 8 4 9 3 12 1 7 3 9 1 11 1 12 2 14 3 9 0 9 3 11 2 16 2 6 1 9 2 11 1 16 2 13 3 14 3 8 3 9 1 15 0 12 3 11 0 9 0 12 2 12 2 4 1 6 4 10 4 17 2 13 1 8 2 6 0 9 1 8 1 8 2 5 4 3 2 7 3 11 5 10 0 5 1 3 2 2 1 10 2 5 1 5 0 9 0 2 0 5 1 2 3 7 0 4 1 3 2 6 1 9 0 8 1 8 1 6 2 6 2 5 2 2 1 4 1 4 1 7 1 1 0 2 1 3 2 5 0 1 1 1 0 2 1 1 1 1 0 1 0 0 0 3 0 3 1 3 0 3 0 1 0 0 0 1 0 3 1 1 0 3 0 3 0 0 0 1 0 0 0 3 0 1 0 1 0 2 0 0 0 1 0 0 0 2 0 3 0 2 0 2 0 3 0 3 0 1 0 0 0 0 0 2 0 1 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 2 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (917921 samples)
traffic_manager/hop_stats_freq = [ 0 917921 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.22004 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0707097 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 106 2 1 2498 575 251 616 560 290 159 195 147 199 163 1534 106 72 95 73 737 41 36 48 45 244 25 11 9 17 92 8 6 10 5 24 1 3 0 6 11 0 0 1 0 5 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (917921 samples)
traffic_manager/hop_stats_freq = [ 0 917921 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 24 sec (564 sec)
gpgpu_simulation_rate = 338399 (inst/sec)
gpgpu_simulation_rate = 1381 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 188811
gpu_sim_insn = 15893670
gpu_ipc =      84.1777
gpu_tot_sim_cycle = 968152
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     213.5521
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1415483
gpu_stall_icnt2sh    = 1230569
gpu_total_sim_rate=317102
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141308, Miss = 35956 (0.254), PendingHit = 103295 (0.731)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142250, Miss = 39272 (0.276), PendingHit = 101893 (0.716)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139810, Miss = 36702 (0.263), PendingHit = 101753 (0.728)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142544, Miss = 39413 (0.276), PendingHit = 101862 (0.715)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140616, Miss = 37845 (0.269), PendingHit = 101126 (0.719)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144778, Miss = 41183 (0.284), PendingHit = 102122 (0.705)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140540, Miss = 37285 (0.265), PendingHit = 101805 (0.724)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140534, Miss = 38130 (0.271), PendingHit = 101201 (0.72)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140376, Miss = 38276 (0.273), PendingHit = 100767 (0.718)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142398, Miss = 39339 (0.276), PendingHit = 101337 (0.712)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144212, Miss = 38811 (0.269), PendingHit = 103730 (0.719)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140306, Miss = 38027 (0.271), PendingHit = 100606 (0.717)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139614, Miss = 37770 (0.271), PendingHit = 100695 (0.721)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142870, Miss = 40580 (0.284), PendingHit = 100965 (0.707)
total_dl1_misses=538589
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.271719
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3179, 3179, 3109, 3193, 3123, 3137, 3221, 3235, 3165, 3151, 3193, 3193, 3179, 3095, 3193, 3179, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1513, 1485, 1443, 1569, 1485, 1513, 1513, 1583, 1541, 1541, 1569, 1457, 1513, 1513, 1499, 1513, 1527, 1569, 1555, 1555, 1499, 1583, 1569, 1583, 1569, 1555, 1555, 1541, 1499, 1513, 1527, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 36015
gpgpu_n_l1dcache_read_hits = 20410
gpgpu_n_l1dcache_read_misses = 1961746
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 371212
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 7971039
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 739549
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7872952
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10021655	W0_Idle:2482763	W0_Scoreboard:4456024	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 785 
maxdqlatency = 0 
maxmflatency = 1730 
averagemflatency = 394 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 968151 
mrq_lat_table:304544 	26548 	30384 	42006 	101145 	142725 	143374 	61357 	5112 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	13888 	420701 	351764 	315084 	12542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:554 	350229 	23509 	79900 	147868 	141478 	100839 	108491 	136276 	26874 	261 	52 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:221 	266326 	216293 	249778 	6937 	8 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	752 	433 	726 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        32        35        80        55        45        59        74        75        65        45        60        59        39        33        43 
dram[1]:        32        33        32        80        50        43        55        70        80        60        45        70        94        41        55        43 
dram[2]:        45        44        33        80        45        48        48        75        60        41        50        60        62        46        32        50 
dram[3]:        70        44        33        80        67        46        50        75        75        41        50        65        58        50        32        40 
dram[4]:        50        35        35        80        60        50        59        80        80        60        59        80        52        40        35        55 
maximum service time to same row:
dram[0]:     25416     25450     25295     21155     21054     21130     18914     21868     21644     21711     21857     21770     21705     21899     21940     25040 
dram[1]:     24796     25508     25213     21205     21002     20977     18938     21898     21678     21620     21797     21672     21729     21958     22005     25189 
dram[2]:     25144     25491     25362     21291     20846     21027     18950     21799     21628     21713     21872     21856     21816     21848     21880     25167 
dram[3]:     25300     25554     25469     21211     20994     21062     18834     21899     21661     21751     21768     21708     21713     21800     22105     25340 
dram[4]:     25232     25204     25331     21091     20958     20993     18917     21761     21560     21701     21783     21951     21813     21916     21870     25392 
average row accesses per activate:
dram[0]:  4.300209  4.425848  4.401447  4.415562  4.612296  4.403558  4.352585  4.516970  4.524470  4.463696  4.510305  4.429202  4.432763  4.416905  4.448030  4.473411 
dram[1]:  4.220954  4.390810  4.351953  4.341730  4.489604  4.332011  4.285206  4.430595  4.571781  4.308553  4.517227  4.505142  4.367742  4.307600  4.414137  4.337810 
dram[2]:  4.225582  4.364130  4.266119  4.405198  4.471041  4.411574  4.369144  4.499794  4.660194  4.423659  4.482246  4.470517  4.405120  4.347686  4.412033  4.352297 
dram[3]:  4.229609  4.378514  4.350273  4.453916  4.606770  4.567227  4.372008  4.552313  4.590021  4.431744  4.447798  4.398403  4.479900  4.293370  4.321008  4.334868 
dram[4]:  4.247117  4.364361  4.331515  4.495441  4.513701  4.443033  4.441201  4.593684  4.528688  4.479817  4.396204  4.481346  4.298211  4.374141  4.342170  4.398294 
average row locality = 857247/194083 = 4.416909
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6153      6257      6194      6186      6575      6522      6436      6485      6562      6454      6540      6600      6497      6447      6371      6201 
dram[1]:      6196      6273      6211      6198      6569      6548      6449      6506      6559      6424      6500      6550      6468      6422      6374      6198 
dram[2]:      6208      6279      6221      6190      6583      6530      6420      6474      6508      6430      6482      6565      6481      6459      6399      6209 
dram[3]:      6217      6267      6217      6142      6554      6497      6407      6480      6526      6434      6521      6589      6461      6471      6414      6216 
dram[4]:      6188      6241      6189      6163      6570      6490      6431      6481      6539      6425      6517      6612      6473      6476      6404      6200 
total reads: 512175
bank skew: 6612/6142 = 1.08
chip skew: 102480/102399 = 1.00
number of total write accesses:
dram[0]:      4146      4188      4145      4142      4453      4368      4341      4428      4532      4366      4402      4442      4381      4370      4242      4146 
dram[1]:      4158      4142      4151      4144      4444      4373      4384      4442      4555      4356      4382      4402      4364      4347      4242      4139 
dram[2]:      4132      4160      4167      4149      4456      4371      4398      4429      4532      4377      4374      4428      4360      4345      4234      4119 
dram[3]:      4154      4167      4141      4151      4470      4373      4370      4441      4513      4344      4385      4429      4349      4344      4220      4140 
dram[4]:      4124      4168      4133      4190      4466      4351      4370      4429      4511      4340      4368      4439      4337      4350      4243      4114 
total reads: 345072
bank skew: 4555/4114 = 1.11
chip skew: 69092/68933 = 1.00
average mf latency per bank:
dram[0]:        498       496       496       524       526       531       534       524       516       510       484       498       508       497       498       505
dram[1]:        497       500       499       529       529       534       533       521       515       510       486       504       506       499       500       507
dram[2]:        506       514       507       535       532       536       538       527       521       512       494       505       505       503       503       510
dram[3]:        501       508       505       542       525       536       540       531       518       512       491       504       518       504       504       511
dram[4]:        495       500       499       529       524       533       534       526       517       510       490       497       511       498       500       506
maximum mf latency per bank:
dram[0]:       1497      1262      1430      1408      1347      1593      1617      1554      1503      1519      1214      1445      1360      1336      1303      1406
dram[1]:       1539      1353      1392      1347      1407      1496      1460      1483      1410      1392      1511      1377      1417      1730      1337      1496
dram[2]:       1373      1617      1509      1430      1377      1600      1424      1272      1416      1414      1325      1417      1357      1456      1439      1416
dram[3]:       1309      1458      1366      1402      1473      1569      1512      1272      1432      1356      1375      1535      1494      1486      1532      1443
dram[4]:       1314      1333      1427      1398      1336      1383      1342      1454      1484      1412      1413      1324      1417      1504      1431      1400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210185 n_nop=852414 n_act=38597 n_pre=38581 n_req=171572 n_rd=204960 n_write=75633 bw_util=0.4637
n_activity=997556 dram_eff=0.5626
bk0: 12306a 1002473i bk1: 12514a 1000575i bk2: 12388a 992489i bk3: 12372a 996933i bk4: 13150a 1003720i bk5: 13044a 995753i bk6: 12872a 998065i bk7: 12970a 996533i bk8: 13124a 990550i bk9: 12908a 981192i bk10: 13080a 981816i bk11: 13200a 964452i bk12: 12994a 947361i bk13: 12894a 921883i bk14: 12742a 860302i bk15: 12402a 718141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99708
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210185 n_nop=851455 n_act=39103 n_pre=39087 n_req=171470 n_rd=204890 n_write=75650 bw_util=0.4636
n_activity=999408 dram_eff=0.5614
bk0: 12392a 1001542i bk1: 12546a 999076i bk2: 12422a 993512i bk3: 12396a 995244i bk4: 13138a 1003192i bk5: 13096a 994897i bk6: 12898a 994807i bk7: 13012a 994346i bk8: 13118a 989395i bk9: 12848a 981463i bk10: 13000a 982123i bk11: 13100a 963833i bk12: 12936a 945772i bk13: 12844a 921949i bk14: 12748a 858267i bk15: 12396a 717224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.99172
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210185 n_nop=851922 n_act=38883 n_pre=38867 n_req=171469 n_rd=204876 n_write=75637 bw_util=0.4636
n_activity=995773 dram_eff=0.5634
bk0: 12416a 998663i bk1: 12558a 996005i bk2: 12442a 991274i bk3: 12380a 994965i bk4: 13166a 1000523i bk5: 13060a 994285i bk6: 12840a 993651i bk7: 12948a 994895i bk8: 13016a 987533i bk9: 12860a 980086i bk10: 12964a 980664i bk11: 13130a 965206i bk12: 12962a 945957i bk13: 12918a 919166i bk14: 12798a 858966i bk15: 12418a 716548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.04569
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210185 n_nop=852281 n_act=38740 n_pre=38724 n_req=171404 n_rd=204826 n_write=75614 bw_util=0.4635
n_activity=996847 dram_eff=0.5627
bk0: 12434a 1000232i bk1: 12534a 997438i bk2: 12434a 991916i bk3: 12284a 994297i bk4: 13108a 1000869i bk5: 12994a 994067i bk6: 12814a 995609i bk7: 12960a 994542i bk8: 13052a 988591i bk9: 12868a 978817i bk10: 13042a 979163i bk11: 13178a 963263i bk12: 12922a 947263i bk13: 12942a 919965i bk14: 12828a 857938i bk15: 12432a 717408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.05826
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1210185 n_nop=852283 n_act=38763 n_pre=38747 n_req=171332 n_rd=204798 n_write=75594 bw_util=0.4634
n_activity=997439 dram_eff=0.5622
bk0: 12376a 1000678i bk1: 12482a 998072i bk2: 12378a 993359i bk3: 12326a 996995i bk4: 13140a 1001942i bk5: 12980a 994759i bk6: 12862a 996878i bk7: 12962a 997563i bk8: 13078a 989626i bk9: 12850a 980501i bk10: 13034a 982717i bk11: 13224a 966346i bk12: 12946a 947434i bk13: 12952a 921949i bk14: 12808a 859639i bk15: 12400a 718058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.02384
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223255, Miss = 102480 (0.459), PendingHit = 54254 (0.243)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223184, Miss = 102445 (0.459), PendingHit = 54090 (0.242)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223134, Miss = 102438 (0.459), PendingHit = 54095 (0.242)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223468, Miss = 102413 (0.458), PendingHit = 54113 (0.242)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223291, Miss = 102399 (0.459), PendingHit = 53980 (0.242)
L2 Cache Total Miss Rate = 0.459

icnt_total_pkts_mem_to_simt=4083200
icnt_total_pkts_simt_to_mem=1530684

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 217.148
% Accepted packets = 0 at node 0 (avg = 0.0406263)
lat(11) = 217.148;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.186936 0.186857 0.186817 0.186857 0.186939 0 0 0 0 ];
% latency change    = 0.945708
% throughput change = 0.510787
Traffic 1 Stat
%=================================
% Average latency = 2.57227
% Accepted packets = 0 at node 14 (avg = 0.0430953)
lat(12) = 2.57227;
thru(12,:) = [ 0.0714738 0.0468936 0.0443911 0.0943168 0.0452517 0.0936812 0.047304 0.0453709 0.0914833 0.0920526 0.0895369 0.0452252 0.090808 0.0934032 0 0 0 0 0 0 0 0 0 ];
% latency change    = 83.4186
% throughput change = 0.0572917
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 123.454 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.037982 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2599 2429 335 387 257 321 193 231 214 191 216 183 321 459 467 1979 2860 1820 2039 1841 2000 2034 2038 2025 2131 2044 2024 2081 2152 1947 2060 1910 2050 1813 1855 1815 1797 1770 1681 1587 1667 1567 1566 1485 1453 1332 1337 1255 1271 1280 1245 1178 1142 1157 1169 1078 999 929 971 915 947 839 902 803 771 819 759 694 856 742 745 703 725 662 667 639 634 607 680 650 599 612 591 575 542 553 507 512 480 493 518 506 466 437 460 400 402 426 404 398 409 383 348 347 365 341 338 323 321 302 293 312 300 270 289 274 297 297 259 243 235 251 247 262 239 242 259 247 270 249 218 224 226 233 227 222 223 220 221 206 238 218 223 217 245 239 210 215 217 214 188 185 235 252 215 216 206 213 236 186 200 234 221 225 215 219 225 220 217 205 198 205 205 201 209 212 208 186 205 212 216 195 195 198 167 206 184 177 193 199 213 192 193 218 203 172 204 186 163 138 204 186 168 219 202 163 204 188 182 189 212 160 180 134 168 186 193 178 191 168 189 177 189 168 182 171 204 161 172 154 167 172 166 175 159 144 156 131 173 155 161 148 147 156 158 117 140 138 164 129 134 140 157 137 157 136 137 140 190 122 151 147 133 141 132 143 155 127 167 151 120 118 142 160 138 145 145 173 149 152 147 136 113 128 136 146 127 141 143 144 128 119 137 142 136 128 139 138 128 115 125 134 137 113 119 130 110 105 117 119 133 126 120 119 133 119 122 117 110 114 115 133 132 120 122 138 123 122 108 131 107 98 120 97 138 98 105 102 116 102 127 120 136 131 126 124 124 108 122 118 126 101 120 106 108 99 107 119 101 109 108 114 129 122 113 125 105 107 118 125 107 105 95 121 115 106 118 101 106 97 114 104 103 102 116 121 131 119 127 136 97 106 123 114 113 115 166 112 123 117 93 100 115 106 95 96 112 89 128 93 116 102 110 112 105 104 110 84 106 98 101 119 94 98 95 94 99 115 98 96 94 98 106 95 105 127 100 87 102 97 99 86 89 98 90 81 98 99 96 82 102 89 74 93 91 78 119 73 91 113 102 96 86 91 105 72 82 99 96 66 105 99 102 81 78 82 86 101 100 89 92 97 82 93 83 74 93 76 83 79 91 75 89 85 97 95 111 96 85 86 90 58 96 89 91 92 87 89 74 93 89 79 90 98 85 93 73 85 91 80 88 85 55 68 86 70 74 79 102 86 92 68 65 88 57 68 66 83 84 78 72 82 73 74 63 95 86 86 86 77 75 75 79 76 97 89 91 79 85 75 66 81 85 65 83 80 78 84 92 62 80 79 81 81 88 91 74 101 95 77 83 62 87 89 92 80 72 69 70 89 76 69 69 79 97 81 77 85 87 79 90 80 58 77 87 74 90 74 80 66 83 75 84 78 62 71 54 59 81 58 79 70 101 54 53 68 56 91 78 81 73 72 71 61 79 63 81 81 83 69 65 59 81 83 79 74 65 58 82 67 63 70 66 84 68 78 68 69 81 63 61 64 76 57 75 71 86 75 76 57 51 62 61 61 82 75 51 70 64 59 68 59 61 53 52 77 67 62 61 55 64 59 64 60 66 55 57 48 50 50 62 54 76 47 48 51 58 60 70 54 51 58 64 59 58 44 55 56 60 35 61 51 63 43 84 52 57 30 35 42 59 39 55 47 49 33 54 47 50 48 46 52 42 37 50 23 40 34 30 45 53 37 48 48 48 38 52 40 43 46 57 44 47 72 49 34 47 47 45 38 42 38 45 37 26 49 45 36 46 43 37 55 56 46 46 42 54 36 44 41 46 40 36 47 56 44 39 42 45 34 43 42 41 35 35 34 49 36 22 40 33 33 28 43 37 32 29 26 38 34 27 37 43 20 23 33 28 23 46 41 27 24 32 44 24 22 29 39 33 31 23 21 36 30 32 22 20 35 40 24 43 26 33 29 25 43 32 32 42 38 40 34 29 33 33 33 43 35 27 46 37 29 37 43 29 32 44 27 31 38 44 37 30 26 36 40 48 31 26 35 40 41 42 32 41 51 31 35 30 38 41 34 48 52 45 47 44 43 41 38 37 34 48 52 39 43 33 30 34 32 32 36 40 34 30 36 34 37 31 48 34 38 33 30 39 50 40 46 26 33 30 33 33 42 23 34 29 32 21 33 28 33 38 25 23 25 22 23 34 27 33 30 33 30 24 31 25 22 38 30 37 29 37 21 23 37 26 31 19 25 22 21 23 25 29 26 24 19 34 22 22 22 27 29 21 19 29 26 4125 ];
Traffic[0]class1Average hops = 1 (1116332 samples)
traffic_manager/hop_stats_freq = [ 0 1116332 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.27874 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0661073 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 127066 12365 3212 3438 34276 5723 2040 3656 1568 1472 642 551 407 310 274 303 205 137 106 92 132 64 58 38 37 51 32 18 12 15 13 16 7 9 9 10 8 3 3 4 4 2 5 3 0 3 0 1 1 2 1 2 1 0 0 1 0 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1116332 samples)
traffic_manager/hop_stats_freq = [ 0 1116332 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 52 sec (652 sec)
gpgpu_simulation_rate = 317102 (inst/sec)
gpgpu_simulation_rate = 1484 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 484767
gpu_sim_insn = 157206464
gpu_ipc =     324.2928
gpu_tot_sim_cycle = 1452919
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     250.5008
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1626631
gpu_stall_icnt2sh    = 2487789
gpu_total_sim_rate=336064
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270780, Miss = 66020 (0.244), PendingHit = 202546 (0.748)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271850, Miss = 69352 (0.255), PendingHit = 201229 (0.74)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269410, Miss = 66782 (0.248), PendingHit = 201085 (0.746)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272160, Miss = 69497 (0.255), PendingHit = 201206 (0.739)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270088, Miss = 67893 (0.251), PendingHit = 200382 (0.742)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274322, Miss = 71249 (0.26), PendingHit = 201446 (0.734)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270020, Miss = 67335 (0.249), PendingHit = 201055 (0.745)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270078, Miss = 68196 (0.253), PendingHit = 200500 (0.742)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269880, Miss = 68346 (0.253), PendingHit = 200057 (0.741)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271742, Miss = 69371 (0.255), PendingHit = 200513 (0.738)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273692, Miss = 68877 (0.252), PendingHit = 203016 (0.742)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269586, Miss = 68043 (0.252), PendingHit = 199698 (0.741)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 268974, Miss = 67806 (0.252), PendingHit = 199855 (0.743)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272294, Miss = 70632 (0.259), PendingHit = 200177 (0.735)
total_dl1_misses=959399
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.252814
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3179, 3179, 3109, 3193, 3123, 3137, 3221, 3235, 3165, 3151, 3193, 3193, 3179, 3095, 3193, 3179, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1513, 1485, 1443, 1569, 1485, 1513, 1513, 1583, 1541, 1541, 1569, 1457, 1513, 1513, 1499, 1513, 1527, 1569, 1555, 1555, 1499, 1583, 1569, 1583, 1569, 1555, 1555, 1541, 1499, 1513, 1527, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 3193, 3179, 3165, 3221, 3193, 3179, 3193, 3137, 3249, 3151, 3053, 3207, 3193, 3151, 3109, 3137, 3221, 3263, 3151, 3193, 3235, 3137, 3109, 3151, 3123, 3165, 3193, 3207, 3151, 3207, 3067, 3109, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3187, 3257, 3173, 3201, 3215, 3229, 3229, 3257, 3243, 3215, 3257, 3257, 3271, 3215, 3215, 3243, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 38785
gpgpu_n_l1dcache_read_hits = 22712
gpgpu_n_l1dcache_read_misses = 3772164
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 371212
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 10928508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1361063
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10735309
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12402356	W0_Idle:3036484	W0_Scoreboard:8687376	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 785 
maxdqlatency = 0 
maxmflatency = 1730 
averagemflatency = 336 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 968151 
mrq_lat_table:491917 	44796 	50067 	65982 	129482 	156865 	148095 	62073 	5153 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23304 	812296 	571273 	316078 	12542 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:631 	688393 	45474 	154021 	245375 	190675 	125261 	124268 	136714 	26874 	261 	52 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:221 	438835 	402068 	505955 	13980 	18 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	1448 	704 	726 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        32        35        80        55        45        59        74        75        65        45        60        59        39        33        53 
dram[1]:        32        33        32        80        50        43        55        70        80        60        45        70        94        41        55        58 
dram[2]:        45        44        33        80        45        48        48        75        60        41        50        60        62        46        32        56 
dram[3]:        70        44        33        80        67        46        50        75        75        41        50        65        58        50        32        53 
dram[4]:        50        35        35        80        60        50        59        80        80        60        59        80        52        40        35        55 
maximum service time to same row:
dram[0]:     25416     25450     25295     21155     21054     21130     18914     21868     21644     21711     21857     21770     21770     21899     21940     25068 
dram[1]:     24796     25508     25213     21205     21002     20977     18938     21898     21678     21665     21797     21672     21729     21958     22005     25189 
dram[2]:     25156     25491     25362     21291     20985     21027     18950     21799     21628     21713     21872     21856     21816     21870     21880     25167 
dram[3]:     25300     25554     25469     21211     20994     21062     18840     21899     21661     21751     21828     21708     21715     21800     22105     25340 
dram[4]:     25232     25258     25331     21091     21054     20993     18917     21761     21581     21701     21783     21951     21813     21916     21870     25392 
average row accesses per activate:
dram[0]:  4.366362  4.477273  4.454867  4.508096  4.647738  4.511785  4.458651  4.608192  4.602037  4.494468  4.543633  4.457006  4.444950  4.436342  4.454403  4.547572 
dram[1]:  4.357815  4.442852  4.402408  4.435571  4.568754  4.453558  4.390718  4.526961  4.628412  4.404589  4.572586  4.545651  4.419491  4.367837  4.459104  4.441308 
dram[2]:  4.321807  4.471058  4.351782  4.515397  4.559498  4.544838  4.445524  4.604811  4.733907  4.456349  4.551274  4.509762  4.475490  4.440792  4.480025  4.500163 
dram[3]:  4.380712  4.489232  4.455887  4.531005  4.683532  4.668147  4.486179  4.677767  4.664364  4.490450  4.490982  4.495296  4.519517  4.385701  4.420497  4.437340 
dram[4]:  4.392256  4.447561  4.464861  4.581312  4.660413  4.586637  4.595036  4.700574  4.644174  4.591053  4.475450  4.557160  4.363636  4.464384  4.462069  4.540052 
average row locality = 1154482/256442 = 4.501923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9659      9753      9691      9717     10366     10308     10230     10277     10334     10227     10298     10341     10242     10198      9927      9683 
dram[1]:      9694      9767      9711      9735     10363     10331     10241     10302     10329     10200     10262     10291     10206     10178      9942      9677 
dram[2]:      9709      9773      9718      9719     10374     10312     10210     10279     10285     10190     10236     10309     10216     10211      9962      9696 
dram[3]:      9714      9753      9716      9668     10360     10277     10197     10276     10304     10200     10271     10339     10207     10224      9968      9708 
dram[4]:      9684      9736      9685      9719     10364     10274     10218     10279     10319     10200     10270     10346     10223     10221      9947      9683 
total reads: 806029
bank skew: 10374/9659 = 1.07
chip skew: 161251/161168 = 1.00
number of total write accesses:
dram[0]:      4178      4234      4177      4204      4530      4432      4381      4460      4572      4398      4437      4483      4413      4402      4287      4178 
dram[1]:      4190      4188      4183      4206      4522      4437      4424      4474      4593      4388      4416      4446      4396      4380      4287      4171 
dram[2]:      4164      4208      4199      4211      4531      4436      4438      4461      4570      4409      4410      4474      4392      4377      4280      4151 
dram[3]:      4186      4213      4173      4215      4543      4437      4410      4473      4552      4376      4419      4473      4382      4376      4266      4172 
dram[4]:      4156      4216      4165      4254      4540      4417      4408      4462      4547      4372      4405      4483      4369      4382      4287      4146 
total reads: 348453
bank skew: 4593/4146 = 1.11
chip skew: 69766/69609 = 1.00
average mf latency per bank:
dram[0]:        486       486       486       527       525       530       533       523       515       502       475       487       495       486       487       494
dram[1]:        489       494       493       535       531       535       535       525       519       506       481       496       498       493       493       501
dram[2]:        495       500       497       536       532       535       536       528       521       505       485       494       494       491       492       499
dram[3]:        488       494       492       541       523       532       536       528       516       503       479       490       500       491       491       497
dram[4]:        485       490       490       533       524       531       534       526       517       502       481       487       497       487       489       495
maximum mf latency per bank:
dram[0]:       1497      1262      1430      1408      1347      1593      1617      1554      1503      1519      1214      1445      1360      1336      1303      1406
dram[1]:       1539      1353      1392      1347      1407      1496      1460      1483      1410      1392      1511      1377      1417      1730      1337      1496
dram[2]:       1373      1617      1509      1430      1377      1600      1424      1272      1416      1414      1325      1417      1357      1456      1439      1416
dram[3]:       1309      1458      1366      1402      1473      1569      1512      1272      1432      1356      1375      1535      1494      1486      1532      1443
dram[4]:       1314      1333      1427      1398      1336      1383      1342      1454      1484      1412      1413      1324      1417      1504      1431      1400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816143 n_nop=1314014 n_act=51331 n_pre=51315 n_req=231017 n_rd=322502 n_write=76981 bw_util=0.4399
n_activity=1445206 dram_eff=0.5528
bk0: 19318a 1569876i bk1: 19506a 1568752i bk2: 19382a 1561857i bk3: 19434a 1566746i bk4: 20732a 1573596i bk5: 20616a 1564701i bk6: 20460a 1565378i bk7: 20554a 1561870i bk8: 20668a 1556561i bk9: 20454a 1545950i bk10: 20596a 1544612i bk11: 20682a 1522051i bk12: 20484a 1496986i bk13: 20396a 1456612i bk14: 19854a 1363070i bk15: 19366a 1160222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.94043
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816143 n_nop=1313221 n_act=51739 n_pre=51723 n_req=230930 n_rd=322458 n_write=77002 bw_util=0.4399
n_activity=1442184 dram_eff=0.554
bk0: 19388a 1567603i bk1: 19534a 1565525i bk2: 19422a 1560523i bk3: 19470a 1563160i bk4: 20726a 1571237i bk5: 20662a 1561415i bk6: 20482a 1560013i bk7: 20604a 1558031i bk8: 20658a 1552616i bk9: 20400a 1543590i bk10: 20524a 1542030i bk11: 20582a 1518513i bk12: 20412a 1493099i bk13: 20356a 1453918i bk14: 19884a 1361533i bk15: 19354a 1162239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.98626
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816143 n_nop=1314072 n_act=51346 n_pre=51330 n_req=230910 n_rd=322398 n_write=76997 bw_util=0.4398
n_activity=1443024 dram_eff=0.5536
bk0: 19418a 1566584i bk1: 19546a 1564149i bk2: 19436a 1560316i bk3: 19438a 1564675i bk4: 20748a 1570437i bk5: 20624a 1562604i bk6: 20420a 1559839i bk7: 20558a 1559968i bk8: 20570a 1552906i bk9: 20380a 1544439i bk10: 20472a 1542255i bk11: 20618a 1521975i bk12: 20432a 1495202i bk13: 20422a 1452245i bk14: 19924a 1364352i bk15: 19392a 1161272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.9906
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816143 n_nop=1314611 n_act=51110 n_pre=51094 n_req=230848 n_rd=322364 n_write=76964 bw_util=0.4398
n_activity=1445916 dram_eff=0.5524
bk0: 19428a 1568726i bk1: 19506a 1567410i bk2: 19432a 1562164i bk3: 19336a 1565222i bk4: 20720a 1571733i bk5: 20554a 1562738i bk6: 20394a 1563059i bk7: 20552a 1560810i bk8: 20608a 1555042i bk9: 20400a 1544443i bk10: 20542a 1542181i bk11: 20678a 1521421i bk12: 20414a 1498126i bk13: 20448a 1453473i bk14: 19936a 1363254i bk15: 19416a 1161633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.97151
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1816143 n_nop=1315039 n_act=50919 n_pre=50903 n_req=230777 n_rd=322336 n_write=76946 bw_util=0.4397
n_activity=1444041 dram_eff=0.553
bk0: 19368a 1569256i bk1: 19472a 1566992i bk2: 19370a 1563453i bk3: 19438a 1568077i bk4: 20728a 1572375i bk5: 20548a 1564035i bk6: 20436a 1564521i bk7: 20558a 1563385i bk8: 20638a 1555715i bk9: 20400a 1545627i bk10: 20540a 1544850i bk11: 20692a 1524683i bk12: 20446a 1497122i bk13: 20442a 1455980i bk14: 19894a 1364904i bk15: 19366a 1163544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.96115
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347569, Miss = 161251 (0.464), PendingHit = 68823 (0.198)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347526, Miss = 161229 (0.464), PendingHit = 68663 (0.198)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347406, Miss = 161199 (0.464), PendingHit = 68685 (0.198)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347838, Miss = 161182 (0.463), PendingHit = 68695 (0.197)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347661, Miss = 161168 (0.464), PendingHit = 68576 (0.197)
L2 Cache Total Miss Rate = 0.464

icnt_total_pkts_mem_to_simt=7191540
icnt_total_pkts_simt_to_mem=2152352

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 27.125
% Accepted packets = 0 at node 0 (avg = 0.0638803)
lat(13) = 27.125;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.293644 0.293673 0.293601 0.294164 0.294164 0 0 0 0 ];
% latency change    = 0.90517
% throughput change = 0.325374
Traffic 1 Stat
%=================================
% Average latency = 12.1227
% Accepted packets = 0 at node 14 (avg = 0.139392)
lat(14) = 12.1227;
thru(14,:) = [ 0.229033 0.229115 0.229115 0.229136 0.22895 0.229043 0.228961 0.229043 0.229064 0.228868 0.229043 0.228785 0.228889 0.228971 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.23754
% throughput change = 0.541722
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 109.693 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0416817 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 315162 36516 4560 2363 3549 1701 1459 1939 2236 2087 1679 1345 1503 1318 1500 8507 10667 4090 2668 2031 6571 7204 3297 2249 2157 6795 7925 3317 2546 1914 6130 6726 2945 1998 1918 5601 6418 2471 1869 1541 5117 5468 2165 1649 1577 4487 4875 1814 1544 1200 4026 4078 1722 1169 1225 3306 3628 1253 1149 932 2813 2863 1213 887 909 2333 2562 924 894 640 2182 2150 883 602 699 1742 1900 643 659 486 1572 1465 674 434 556 1202 1312 511 533 374 1115 972 535 320 399 789 981 349 445 260 811 680 418 273 321 549 658 271 353 213 587 488 363 250 312 387 534 209 320 156 468 348 299 186 305 281 409 220 286 157 355 263 263 159 245 205 335 145 236 134 296 214 264 137 237 183 290 138 195 121 244 187 218 142 233 151 267 142 227 123 225 131 204 115 212 126 184 127 198 111 209 120 182 134 194 118 169 103 204 129 184 122 173 91 182 93 201 105 169 101 156 84 165 97 140 76 133 101 144 79 151 101 151 78 138 73 142 84 153 88 141 84 141 71 123 68 144 81 166 83 136 86 140 87 110 74 148 86 116 61 110 74 121 78 118 81 110 58 122 57 101 79 105 60 97 74 104 72 86 65 108 70 101 60 112 97 108 50 89 67 109 52 94 55 98 59 96 78 88 67 95 64 93 69 92 76 81 61 94 70 84 53 86 59 91 76 85 73 71 60 75 72 79 76 80 70 69 63 78 55 74 42 72 57 56 68 70 59 77 68 71 44 63 57 70 67 63 59 69 48 69 53 60 48 57 51 48 51 51 56 59 55 49 46 57 53 52 41 65 51 36 45 46 37 54 37 44 29 49 36 42 34 35 46 36 34 56 41 42 22 46 34 40 35 40 35 29 31 30 32 31 26 29 34 40 35 32 22 21 23 36 31 32 31 27 31 24 30 36 24 40 26 25 23 27 26 16 21 18 19 25 24 16 11 24 23 13 24 29 21 23 21 22 12 15 30 26 15 12 10 16 14 14 19 23 13 21 11 15 12 13 18 20 12 21 11 17 12 18 16 13 15 9 12 20 12 11 7 8 8 16 6 8 12 13 4 10 5 6 5 12 7 11 5 10 7 7 8 7 6 9 8 6 6 7 10 6 12 6 3 8 7 14 3 3 8 3 7 5 6 4 4 7 4 6 1 6 4 1 3 7 4 6 7 8 5 3 2 5 2 4 0 5 3 4 1 12 3 4 3 4 4 3 7 6 3 3 3 4 2 2 4 6 2 3 4 4 4 1 5 3 5 3 0 4 3 3 4 6 0 1 2 3 4 3 4 1 4 5 3 5 3 2 2 1 2 4 4 3 1 1 1 1 2 3 1 4 0 3 4 0 1 0 0 1 0 1 1 0 1 1 2 0 2 1 0 2 1 0 0 0 0 1 1 0 0 1 2 2 0 0 1 1 0 0 0 4 2 0 0 2 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1738000 samples)
traffic_manager/hop_stats_freq = [ 0 1738000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.97073 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.0765766 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 137159 35370 14575 37034 48363 22860 19033 16537 15442 18416 14209 142449 7647 7040 7186 6420 43997 1682 1474 1646 1420 13319 365 322 413 337 4022 82 95 86 84 1435 29 26 19 32 556 10 6 8 10 260 4 4 2 4 109 0 0 0 1 45 1 0 0 0 13 0 1 0 0 3 0 0 0 0 5 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1738000 samples)
traffic_manager/hop_stats_freq = [ 0 1738000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 3 sec (1083 sec)
gpgpu_simulation_rate = 336064 (inst/sec)
gpgpu_simulation_rate = 1341 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 71292
gpu_sim_insn = 6755328
gpu_ipc =      94.7558
gpu_tot_sim_cycle = 1524211
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     243.2161
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1766302
gpu_stall_icnt2sh    = 2488076
gpu_total_sim_rate=331289
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273852, Miss = 67300 (0.246), PendingHit = 204212 (0.746)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274026, Miss = 70248 (0.256), PendingHit = 202426 (0.739)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272482, Miss = 68062 (0.25), PendingHit = 202778 (0.744)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274336, Miss = 70393 (0.257), PendingHit = 202373 (0.738)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273160, Miss = 69173 (0.253), PendingHit = 202019 (0.74)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 277394, Miss = 72529 (0.261), PendingHit = 203095 (0.732)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274116, Miss = 69063 (0.252), PendingHit = 203338 (0.742)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272254, Miss = 69092 (0.254), PendingHit = 201695 (0.741)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272952, Miss = 69626 (0.255), PendingHit = 201723 (0.739)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275838, Miss = 71099 (0.258), PendingHit = 202785 (0.735)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276828, Miss = 70189 (0.254), PendingHit = 204690 (0.739)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273682, Miss = 69771 (0.255), PendingHit = 201953 (0.738)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272110, Miss = 69118 (0.254), PendingHit = 201601 (0.741)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275366, Miss = 71912 (0.261), PendingHit = 201859 (0.733)
total_dl1_misses=977575
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.254683
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3201, 3243, 3243, 3215, 3173, 3117, 3201, 3229, 3243, 3229, 3159, 3145, 3215, 3173, 3201, 3229, 3179, 3179, 3109, 3193, 3123, 3137, 3221, 3235, 3165, 3151, 3193, 3193, 3179, 3095, 3193, 3179, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1513, 1485, 1443, 1569, 1485, 1513, 1513, 1583, 1541, 1541, 1569, 1457, 1513, 1513, 1499, 1513, 1527, 1569, 1555, 1555, 1499, 1583, 1569, 1583, 1569, 1555, 1555, 1541, 1499, 1513, 1527, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 361, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 2773, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 3193, 3179, 3165, 3221, 3193, 3179, 3193, 3137, 3249, 3151, 3053, 3207, 3193, 3151, 3109, 3137, 3221, 3263, 3151, 3193, 3235, 3137, 3109, 3151, 3123, 3165, 3193, 3207, 3151, 3207, 3067, 3109, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3187, 3257, 3173, 3201, 3215, 3229, 3229, 3257, 3243, 3215, 3257, 3257, 3271, 3215, 3215, 3243, 1541, 1583, 1639, 1583, 1513, 1569, 1583, 1653, 1513, 1555, 1625, 1513, 1513, 1597, 1527, 1513, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 40228
gpgpu_n_l1dcache_read_hits = 24274
gpgpu_n_l1dcache_read_misses = 3814122
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 433351
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 11726051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1379239
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2975
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2975
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11532852
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13548501	W0_Idle:3377658	W0_Scoreboard:8759563	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 785 
maxdqlatency = 0 
maxmflatency = 1730 
averagemflatency = 346 
max_icnt2mem_latency = 4224 
max_icnt2sh_latency = 1524210 
mrq_lat_table:511015 	46492 	52450 	69888 	140735 	175848 	169482 	70721 	6087 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	23304 	817458 	604787 	359721 	13935 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:646 	690835 	47067 	155553 	251948 	209174 	140047 	139541 	157662 	29034 	278 	52 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:221 	454608 	404378 	506048 	13980 	18 	0 	0 	0 	0 	0 	0 	0 	0 	15263 	28314 	49889 	60974 	0 	219976 	65536 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	1449 	754 	816 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        40        42        80        55        45        60        80        75        65        45        75        59        40        33        53 
dram[1]:        40        33        36        80        65        45        60        75        80        60        45        70        94        50        55        58 
dram[2]:        45        44        36        80        45        55        55        80        80        55        50        70        62        46        35        56 
dram[3]:        70        44        40        80        67        75        57        75        80        41        50        65        58        50        36        53 
dram[4]:        50        35        40        80        60        50        60        80        80        60        59        80        70        40        35        55 
maximum service time to same row:
dram[0]:     25416     25450     25295     21155     21054     21130     18914     21868     21644     21711     21857     21770     21770     21899     21940     25068 
dram[1]:     24796     25508     25213     21205     21002     20977     18938     21898     21678     21665     21797     21672     21729     21958     22005     25189 
dram[2]:     25156     25491     25362     21291     20985     21027     18950     21799     21628     21713     21872     21856     21816     21870     21880     25167 
dram[3]:     25300     25554     25469     21211     20994     21062     18840     21899     21661     21751     21828     21708     21715     21800     22105     25340 
dram[4]:     25232     25258     25331     21091     21054     20993     18917     21761     21581     21701     21783     21951     21813     21916     21870     25392 
average row accesses per activate:
dram[0]:  4.430810  4.554622  4.543004  4.545125  4.662013  4.534369  4.499286  4.650219  4.669951  4.541306  4.606620  4.476862  4.449518  4.419683  4.444186  4.586936 
dram[1]:  4.393744  4.494652  4.445266  4.512552  4.629769  4.455700  4.412291  4.593903  4.697640  4.457078  4.574518  4.554593  4.447698  4.365622  4.458735  4.482459 
dram[2]:  4.364877  4.527338  4.413197  4.564219  4.564920  4.538107  4.468989  4.660041  4.783438  4.510779  4.593474  4.542193  4.498994  4.441319  4.481287  4.532121 
dram[3]:  4.438421  4.534333  4.497456  4.561590  4.691857  4.677362  4.517647  4.736858  4.725000  4.527931  4.549304  4.525549  4.515327  4.379832  4.403509  4.465594 
dram[4]:  4.450980  4.511191  4.547937  4.616794  4.675131  4.579208  4.599358  4.769093  4.697865  4.650030  4.528340  4.571717  4.360670  4.414407  4.468067  4.586716 
average row locality = 1242781/274060 = 4.534704
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10055     10151     10075     10131     10772     10674     10606     10661     10718     10575     10618     10691     10594     10550     10303     10067 
dram[1]:     10092     10165     10095     10149     10767     10697     10617     10686     10713     10548     10582     10641     10558     10530     10318     10061 
dram[2]:     10107     10171     10102     10133     10778     10678     10586     10663     10669     10538     10556     10659     10568     10563     10338     10080 
dram[3]:     10112     10151     10100     10084     10764     10645     10573     10660     10687     10548     10591     10691     10559     10576     10344     10092 
dram[4]:     10081     10134     10069     10135     10768     10640     10596     10663     10703     10548     10590     10698     10575     10573     10325     10067 
total reads: 835991
bank skew: 10778/10055 = 1.07
chip skew: 167241/167165 = 1.00
number of total write accesses:
dram[0]:      4930      5025      4926      4927      5256      5092      5146      5266      5398      5147      5109      5175      5095      5078      4985      4891 
dram[1]:      4939      4964      4930      4950      5252      5094      5179      5287      5414      5132      5072      5127      5089      5064      4971      4888 
dram[2]:      4930      4982      4947      4970      5254      5101      5194      5279      5389      5155      5071      5166      5084      5066      4988      4876 
dram[3]:      4952      4971      4926      4951      5254      5099      5171      5289      5378      5096      5095      5162      5055      5060      4967      4899 
dram[4]:      4901      4983      4921      4985      5249      5085      5166      5261      5359      5104      5069      5175      5058      5054      4996      4849 
total reads: 406790
bank skew: 5414/4849 = 1.12
chip skew: 81452/81215 = 1.00
average mf latency per bank:
dram[0]:        487       487       488       527       525       529       531       523       514       502       475       488       495       489       489       495
dram[1]:        489       495       497       535       531       534       533       523       518       505       482       498       500       496       496       500
dram[2]:        495       501       499       536       532       535       535       526       520       504       486       496       495       495       493       498
dram[3]:        490       494       494       540       524       531       533       526       515       503       481       495       502       495       493       497
dram[4]:        486       490       492       532       524       530       532       524       515       502       482       489       498       490       489       495
maximum mf latency per bank:
dram[0]:       1497      1709      1689      1498      1508      1593      1617      1554      1503      1519      1276      1445      1360      1497      1303      1406
dram[1]:       1539      1353      1419      1347      1407      1496      1460      1483      1410      1392      1511      1377      1417      1730      1337      1496
dram[2]:       1505      1617      1509      1430      1381      1600      1424      1385      1416      1414      1325      1417      1520      1456      1439      1536
dram[3]:       1450      1458      1461      1402      1473      1569      1512      1555      1432      1377      1375      1535      1494      1486      1545      1506
dram[4]:       1527      1333      1527      1398      1531      1394      1342      1454      1484      1412      1496      1569      1417      1504      1431      1445

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1905257 n_nop=1370292 n_act=54805 n_pre=54789 n_req=248687 n_rd=334482 n_write=90889 bw_util=0.4465
n_activity=1530534 dram_eff=0.5558
bk0: 20110a 1635877i bk1: 20302a 1634127i bk2: 20150a 1627552i bk3: 20262a 1631562i bk4: 21544a 1638836i bk5: 21348a 1629322i bk6: 21212a 1629625i bk7: 21322a 1625306i bk8: 21436a 1621230i bk9: 21150a 1609432i bk10: 21236a 1607121i bk11: 21382a 1583277i bk12: 21188a 1557914i bk13: 21100a 1513913i bk14: 20606a 1415985i bk15: 20134a 1203684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.34161
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1905257 n_nop=1369434 n_act=55264 n_pre=55248 n_req=248571 n_rd=334438 n_write=90873 bw_util=0.4465
n_activity=1528167 dram_eff=0.5566
bk0: 20184a 1633072i bk1: 20330a 1631354i bk2: 20190a 1626325i bk3: 20298a 1627884i bk4: 21534a 1636543i bk5: 21394a 1625089i bk6: 21234a 1623260i bk7: 21372a 1619830i bk8: 21426a 1615926i bk9: 21096a 1606272i bk10: 21164a 1604556i bk11: 21282a 1579975i bk12: 21116a 1554749i bk13: 21060a 1511723i bk14: 20636a 1413902i bk15: 20122a 1205523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.39089
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1905257 n_nop=1370214 n_act=54893 n_pre=54877 n_req=248641 n_rd=334378 n_write=90895 bw_util=0.4464
n_activity=1529096 dram_eff=0.5562
bk0: 20214a 1632092i bk1: 20342a 1629690i bk2: 20204a 1626144i bk3: 20266a 1629615i bk4: 21556a 1635848i bk5: 21356a 1627030i bk6: 21172a 1623349i bk7: 21326a 1622389i bk8: 21338a 1616866i bk9: 21076a 1607249i bk10: 21112a 1604355i bk11: 21318a 1582641i bk12: 21136a 1555929i bk13: 21126a 1509943i bk14: 20676a 1416715i bk15: 20160a 1204095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.39335
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1905257 n_nop=1370713 n_act=54666 n_pre=54650 n_req=248502 n_rd=334354 n_write=90874 bw_util=0.4464
n_activity=1531690 dram_eff=0.5552
bk0: 20224a 1632990i bk1: 20302a 1632388i bk2: 20200a 1627133i bk3: 20168a 1629088i bk4: 21528a 1637178i bk5: 21290a 1626928i bk6: 21146a 1626131i bk7: 21320a 1622968i bk8: 21374a 1618193i bk9: 21096a 1606711i bk10: 21182a 1604296i bk11: 21382a 1581897i bk12: 21118a 1558549i bk13: 21152a 1510597i bk14: 20688a 1415634i bk15: 20184a 1204563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.36519
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1905257 n_nop=1371281 n_act=54435 n_pre=54419 n_req=248380 n_rd=334330 n_write=90792 bw_util=0.4463
n_activity=1529266 dram_eff=0.556
bk0: 20162a 1634964i bk1: 20268a 1632416i bk2: 20138a 1629442i bk3: 20270a 1632837i bk4: 21536a 1637204i bk5: 21280a 1628104i bk6: 21192a 1627832i bk7: 21326a 1626227i bk8: 21406a 1619037i bk9: 21096a 1608068i bk10: 21180a 1607241i bk11: 21396a 1585290i bk12: 21150a 1558021i bk13: 21146a 1513639i bk14: 20650a 1418409i bk15: 20134a 1207161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.36367
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364331, Miss = 167241 (0.459), PendingHit = 76643 (0.21)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364292, Miss = 167219 (0.459), PendingHit = 76462 (0.21)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364172, Miss = 167189 (0.459), PendingHit = 76633 (0.21)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364612, Miss = 167177 (0.459), PendingHit = 76463 (0.21)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 364431, Miss = 167165 (0.459), PendingHit = 76302 (0.209)
L2 Cache Total Miss Rate = 0.459

icnt_total_pkts_mem_to_simt=7348586
icnt_total_pkts_simt_to_mem=2341662

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 167.035
% Accepted packets = 0 at node 0 (avg = 0.0577269)
lat(15) = 167.035;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.265459 0.265487 0.265487 0.2656 0.265684 0 0 0 0 ];
% latency change    = 0.927425
% throughput change = 1.41468
Traffic 1 Stat
%=================================
% Average latency = 2.47477
% Accepted packets = 0 at node 14 (avg = 0.0478885)
lat(16) = 2.47477;
thru(16,:) = [ 0.0775198 0.054179 0.0775198 0.054179 0.0775198 0.0775198 0.1049 0.054179 0.0775198 0.1049 0.0795396 0.1049 0.0795396 0.0775198 0 0 0 0 0 0 0 0 0 ];
% latency change    = 66.4953
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 116.861 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0436874 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 757 1290 365 370 357 400 137 221 205 264 117 149 214 266 410 1670 1867 758 903 797 782 832 843 784 807 895 796 801 751 733 737 777 662 692 703 707 673 701 710 644 695 689 686 703 678 637 679 580 693 641 651 632 588 587 595 568 556 572 548 549 550 524 519 512 474 471 482 444 466 457 447 473 410 382 350 363 365 375 313 360 337 345 320 330 295 305 302 286 232 271 266 231 225 256 212 216 209 214 204 199 188 211 189 202 152 176 168 195 156 170 152 160 150 155 136 140 113 141 108 139 110 118 100 105 99 114 98 102 86 89 104 89 100 106 84 88 86 95 81 78 74 73 59 73 70 73 67 62 81 76 86 70 75 45 51 58 67 60 67 74 67 68 75 69 69 54 61 66 54 68 67 63 65 48 58 66 67 65 63 72 50 56 66 58 56 73 55 64 68 70 68 46 58 66 53 52 47 62 64 54 62 53 53 53 46 42 55 37 61 58 57 49 47 57 54 52 51 47 39 35 52 47 49 49 47 56 51 43 47 49 49 45 42 41 41 46 55 57 36 38 51 40 42 43 29 29 47 47 45 52 49 43 63 40 43 52 47 47 54 56 54 54 43 48 39 50 49 51 38 44 34 58 48 59 46 55 51 50 52 33 47 42 39 40 32 43 40 46 43 42 44 53 39 53 50 42 53 43 49 35 48 42 46 40 42 43 56 39 48 55 42 46 37 35 42 38 43 40 61 45 38 38 31 35 56 53 42 44 45 62 53 43 44 50 51 43 57 46 55 58 45 46 54 35 41 35 43 56 44 46 39 42 43 50 39 42 51 39 40 32 39 39 41 41 32 32 39 35 36 46 31 36 55 40 42 41 40 44 35 48 34 29 40 37 37 43 45 41 41 45 39 50 47 39 40 33 37 41 34 48 42 33 65 36 40 38 47 42 34 39 38 37 43 51 33 42 44 45 48 34 36 36 53 41 51 39 48 45 38 36 60 48 56 45 44 33 34 45 45 53 40 43 30 34 44 47 44 48 42 45 44 42 47 44 42 43 54 61 51 42 50 35 49 39 49 44 41 45 37 45 44 34 46 41 39 41 52 45 46 45 31 44 46 39 34 48 29 37 45 39 41 33 54 47 43 54 37 29 38 45 45 45 46 36 43 37 33 43 38 40 37 38 51 36 38 51 44 33 31 39 36 40 37 27 37 45 35 28 27 27 36 24 35 29 29 40 28 36 35 35 34 23 40 31 29 37 39 36 23 42 33 23 25 24 39 26 28 26 31 22 30 30 38 23 37 25 24 42 26 31 36 37 31 29 24 31 38 35 30 40 31 31 32 30 29 31 33 23 32 35 40 21 27 29 22 32 27 30 23 19 33 36 20 26 39 40 29 22 23 25 28 26 24 21 19 21 25 13 26 29 24 28 26 21 21 30 29 21 28 28 24 26 23 25 21 24 23 18 24 20 24 21 25 23 17 23 17 29 23 18 20 28 27 18 23 32 23 27 20 14 22 19 22 23 29 18 19 19 27 17 17 14 17 26 22 25 19 26 21 29 24 26 21 17 11 14 20 25 18 15 15 23 18 18 14 16 19 18 20 18 22 22 14 10 18 15 17 11 16 12 10 12 22 13 17 13 16 25 5 17 15 12 19 11 11 14 15 17 12 12 22 7 13 18 10 12 12 21 7 13 18 11 16 18 12 11 10 10 16 18 13 12 9 12 15 8 10 11 9 10 13 11 12 14 12 12 6 11 12 9 15 10 7 14 12 10 14 6 13 13 11 11 14 8 16 13 7 16 16 9 6 10 7 16 13 11 12 10 17 8 11 11 14 8 17 18 16 9 11 11 4 7 6 12 7 10 11 3 8 6 9 11 6 6 12 10 9 5 9 10 6 3 5 8 10 11 4 5 10 10 6 5 4 7 5 12 11 8 16 9 2 8 11 5 12 9 11 10 7 9 3 10 8 8 18 9 2 4 4 2 7 4 6 7 9 8 8 4 10 8 7 8 4 12 4 18 5 7 6 10 12 4 7 7 2 6 3 8 9 5 6 6 7 3 7 10 5 4 1 4 6 4 6 9 5 3 4 4 3 2 7 3 7 7 4 4 7 3 4 2 6 3 6 3 5 3 5 7 5 3 1 0 6 3 4 4 5 9 4 4 1 2 4 6 4 5 2 1 3 4 5 0 1 2 2 2 3 3 2 3 3 3 2 2 1 1 0 1 0 4 1 1 0 1 3 2 1 5 2 0 1 4 2 3 6 3 4 6 537 ];
Traffic[0]class1Average hops = 1 (1821838 samples)
traffic_manager/hop_stats_freq = [ 0 1821838 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 7.28373 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.0729906 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 52940 4991 1612 1932 15818 2567 818 1296 606 455 197 123 97 94 64 61 41 38 23 17 18 12 6 5 2 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1821838 samples)
traffic_manager/hop_stats_freq = [ 0 1821838 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 39 sec (1119 sec)
gpgpu_simulation_rate = 331289 (inst/sec)
gpgpu_simulation_rate = 1362 (cycle/sec)

