INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/cnn_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/comparator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/control_logic2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_logic2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/convolver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/input_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/mac_manual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_manual
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/max_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/pooler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/qadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/qmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qmult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/variable_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module variable_shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/maxsa/Downloads/Verilog/neural_network/neural_network.srcs/sources_1/imports/fpga-ml-accelerator-master/cnn_block_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_block_tb
