// Seed: 105332156
module module_0 (
    output wor id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    output wand id_8,
    input wand id_9,
    output uwire id_10,
    input wand id_11,
    input supply1 id_12,
    input uwire id_13,
    output uwire id_14,
    input tri0 id_15
);
  assign id_10 = id_13;
  wand id_17 = id_6;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
    , id_14,
    input logic id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input wire id_11
    , id_15,
    input tri1 id_12
);
  initial begin
    id_14 <= #1 id_6;
  end
  module_0(
      id_2,
      id_11,
      id_4,
      id_4,
      id_2,
      id_4,
      id_7,
      id_4,
      id_10,
      id_12,
      id_10,
      id_7,
      id_7,
      id_12,
      id_2,
      id_1
  );
endmodule
