// Seed: 675927687
module module_0;
  assign id_1[-1] = -1 + 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_6 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    input wand id_2,
    input wire id_3,
    id_16,
    input tri1 id_4,
    output supply1 id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    input wire id_13,
    input tri id_14
);
  id_17(
      id_6, 1
  );
  real id_18;
  module_0 modCall_1 ();
endmodule
