/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 128 64 296 80)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "ACT" (rect 5 0 25 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect -48 136 120 152)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "NO-OP[7..0]" (rect 5 0 67 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 632 112 808 128)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "SALIDA [7..0]" (rect 90 0 158 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 384 88 568 184)
	(text "TRIEDO" (rect 5 0 51 19)(font "Intel Clear" (font_size 8)))
	(text "instX" (rect 8 75 31 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "ACT" (rect 0 0 24 19)(font "Intel Clear" (font_size 8)))
		(text "ACT" (rect 21 27 45 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "ENTDS [7..0]" (rect 0 0 76 19)(font "Intel Clear" (font_size 8)))
		(text "ENTDS [7..0]" (rect 21 43 97 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 184 32)
		(output)
		(text "SAL[7..0]" (rect 0 0 54 19)(font "Intel Clear" (font_size 8)))
		(text "SAL[7..0]" (rect 109 27 163 46)(font "Intel Clear" (font_size 8)))
		(line (pt 184 32)(pt 168 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 80))
	)
)
(connector
	(pt 384 120)
	(pt 296 120)
)
(connector
	(pt 296 120)
	(pt 296 72)
)
(connector
	(pt 568 120)
	(pt 632 120)
	(bus)
)
(connector
	(pt 120 144)
	(pt 384 144)
	(bus)
)
(connector
	(pt 384 144)
	(pt 384 136)
	(bus)
)
