#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x134f059d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x134f04410 .scope module, "clause_memory_tb" "clause_memory_tb" 3 5;
 .timescale 0 0;
v0x600003338fc0_0 .var "clk", 0 0;
v0x600003339050_0 .var "read_addr", 3 0;
v0x6000033390e0_0 .net "read_data", 32 0, v0x600003338cf0_0;  1 drivers
v0x600003339170_0 .var "rst_n", 0 0;
v0x600003339200_0 .var "write_addr", 3 0;
v0x600003339290_0 .var "write_data", 32 0;
v0x600003339320_0 .var "write_en", 0 0;
S_0x134f04580 .scope module, "dut" "clause_memory" 3 11, 4 15 0, S_0x134f04410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 4 "write_addr";
    .port_info 4 /INPUT 33 "write_data";
    .port_info 5 /INPUT 4 "read_addr";
    .port_info 6 /OUTPUT 33 "read_data";
P_0x134f09050 .param/l "CLAUSE_WIDTH" 0 4 20, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
P_0x134f09090 .param/l "NUM_CLAUSES" 0 4 16, +C4<00000000000000000000000000010000>;
P_0x134f090d0 .param/l "TERMS_PER_CLAUSE" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x134f09110 .param/l "VALUE_WIDTH" 0 4 19, +C4<00000000000000000000000000000010>;
P_0x134f09150 .param/l "VAR_ID_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
v0x600003338b40_0 .net "clk", 0 0, v0x600003338fc0_0;  1 drivers
v0x600003338bd0 .array "memory", 0 15, 32 0;
v0x600003338c60_0 .net "read_addr", 3 0, v0x600003339050_0;  1 drivers
v0x600003338cf0_0 .var "read_data", 32 0;
v0x600003338d80_0 .net "rst_n", 0 0, v0x600003339170_0;  1 drivers
v0x600003338e10_0 .net "write_addr", 3 0, v0x600003339200_0;  1 drivers
v0x600003338ea0_0 .net "write_data", 32 0, v0x600003339290_0;  1 drivers
v0x600003338f30_0 .net "write_en", 0 0, v0x600003339320_0;  1 drivers
E_0x600001430a80 .event posedge, v0x600003338b40_0;
S_0x134f09190 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 55, 4 55 0, S_0x134f04580;
 .timescale 0 0;
v0x600003338360_0 .var/2s "i", 31 0;
    .scope S_0x134f04580;
T_0 ;
    %pushi/vec4 16803860, 0, 33;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003338bd0, 4, 0;
    %pushi/vec4 20996125, 0, 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003338bd0, 4, 0;
    %pushi/vec4 50372636, 0, 33;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003338bd0, 4, 0;
    %pushi/vec4 21014556, 0, 33;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003338bd0, 4, 0;
    %fork t_1, S_0x134f09190;
    %jmp t_0;
    .scope S_0x134f09190;
t_1 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x600003338360_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600003338360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 16785412, 0, 33;
    %ix/getv/s 4, v0x600003338360_0;
    %store/vec4a v0x600003338bd0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600003338360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600003338360_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x134f04580;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x134f04580;
T_1 ;
    %wait E_0x600001430a80;
    %load/vec4 v0x600003338d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x600003338cf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003338e10_0;
    %load/vec4 v0x600003338c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_call/w 4 65 "$display", "DEBUG: write_en=%b, write_addr=%0d, read_addr=%0d, match=%b", v0x600003338f30_0, v0x600003338e10_0, v0x600003338c60_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v0x600003338f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call/w 4 70 "$display", "DEBUG: Writing 0x%09x to memory[%0d]", v0x600003338ea0_0, v0x600003338e10_0 {0 0 0};
    %load/vec4 v0x600003338ea0_0;
    %load/vec4 v0x600003338e10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003338bd0, 0, 4;
T_1.2 ;
    %load/vec4 v0x600003338f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x600003338e10_0;
    %load/vec4 v0x600003338c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %vpi_call/w 4 76 "$display", "DEBUG: Write-through activated" {0 0 0};
    %load/vec4 v0x600003338ea0_0;
    %assign/vec4 v0x600003338cf0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600003338c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600003338bd0, 4;
    %vpi_call/w 4 79 "$display", "DEBUG: Normal read from memory[%0d] = 0x%09x", v0x600003338c60_0, S<0,vec4,u33> {1 0 0};
    %load/vec4 v0x600003338c60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600003338bd0, 4;
    %assign/vec4 v0x600003338cf0_0, 0;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x134f04410;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003338fc0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x600003338fc0_0;
    %inv;
    %store/vec4 v0x600003338fc0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x134f04410;
T_3 ;
    %vpi_call/w 3 28 "$display", "=== One-Cycle Write-Read Test ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003339170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003339320_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003339200_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x600003339290_0, 0, 33;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003339050_0, 0, 4;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600001430a80;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$display", "\0121. Test One-Cycle Write-Through" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003339050_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003339200_0, 0, 4;
    %pushi/vec4 2443359172, 0, 32;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x600003339290_0, 0, 33;
    %vpi_call/w 3 42 "$display", "Cycle N: Write and Read address 5 simultaneously" {0 0 0};
    %vpi_call/w 3 43 "$display", "  write_data = %33b", v0x600003339290_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003339320_0, 0, 1;
    %wait E_0x600001430a80;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003339320_0, 0, 1;
    %vpi_call/w 3 50 "$display", "Cycle N+1: Result should show written data immediately" {0 0 0};
    %vpi_call/w 3 51 "$display", "  read_data  = %33b", v0x6000033390e0_0 {0 0 0};
    %load/vec4 v0x6000033390e0_0;
    %load/vec4 v0x600003339290_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %vpi_call/w 3 54 "$display", "  \342\234\223 SUCCESS: One-cycle write-through works!" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call/w 3 56 "$display", "  \342\234\227 FAIL: One-cycle write-through failed" {0 0 0};
T_3.3 ;
    %vpi_call/w 3 59 "$display", "\0122. Test Read from Different Address (No Write-Through)" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600003339050_0, 0, 4;
    %wait E_0x600001430a80;
    %delay 1, 0;
    %vpi_call/w 3 66 "$display", "Reading address 4 (should be original value):" {0 0 0};
    %vpi_call/w 3 67 "$display", "  read_data  = %33b", v0x6000033390e0_0 {0 0 0};
    %load/vec4 v0x6000033390e0_0;
    %cmpi/e 16785412, 0, 33;
    %jmp/0xz  T_3.4, 4;
    %vpi_call/w 3 70 "$display", "  \342\234\223 SUCCESS: Different address unaffected" {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call/w 3 72 "$display", "  \342\234\227 FAIL: Different address was affected" {0 0 0};
T_3.5 ;
    %vpi_call/w 3 75 "$display", "\0123. Test Read Back Written Address" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003339050_0, 0, 4;
    %wait E_0x600001430a80;
    %delay 1, 0;
    %vpi_call/w 3 82 "$display", "Reading back address 5 (should still have written value):" {0 0 0};
    %vpi_call/w 3 83 "$display", "  read_data  = %33b", v0x6000033390e0_0 {0 0 0};
    %load/vec4 v0x6000033390e0_0;
    %pushi/vec4 2443359172, 0, 32;
    %concati/vec4 1, 0, 1;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %vpi_call/w 3 86 "$display", "  \342\234\223 SUCCESS: Written value persists in memory" {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call/w 3 88 "$display", "  \342\234\227 FAIL: Written value was lost" {0 0 0};
T_3.7 ;
    %vpi_call/w 3 91 "$display", "\0124. Test Write to Different Address" {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003339050_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600003339200_0, 0, 4;
    %pushi/vec4 4286595040, 0, 32;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x600003339290_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003339320_0, 0, 1;
    %wait E_0x600001430a80;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003339320_0, 0, 1;
    %vpi_call/w 3 103 "$display", "Write to addr 6, read from addr 5 (no write-through):" {0 0 0};
    %vpi_call/w 3 104 "$display", "  read_data  = %33b", v0x6000033390e0_0 {0 0 0};
    %load/vec4 v0x6000033390e0_0;
    %pushi/vec4 2443359172, 0, 32;
    %concati/vec4 1, 0, 1;
    %cmp/e;
    %jmp/0xz  T_3.8, 4;
    %vpi_call/w 3 107 "$display", "  \342\234\223 SUCCESS: No write-through when addresses differ" {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %vpi_call/w 3 109 "$display", "  \342\234\227 FAIL: Unexpected write-through occurred" {0 0 0};
T_3.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600003339050_0, 0, 4;
    %wait E_0x600001430a80;
    %delay 1, 0;
    %vpi_call/w 3 117 "$display", "Reading back address 6 (should have new value):" {0 0 0};
    %vpi_call/w 3 118 "$display", "  read_data  = %33b", v0x6000033390e0_0 {0 0 0};
    %load/vec4 v0x6000033390e0_0;
    %pushi/vec4 4286595040, 0, 32;
    %concati/vec4 0, 0, 1;
    %cmp/e;
    %jmp/0xz  T_3.10, 4;
    %vpi_call/w 3 121 "$display", "  \342\234\223 SUCCESS: Address 6 write successful" {0 0 0};
    %jmp T_3.11;
T_3.10 ;
    %vpi_call/w 3 123 "$display", "  \342\234\227 FAIL: Address 6 write failed" {0 0 0};
T_3.11 ;
    %vpi_call/w 3 126 "$display", "\012=== ONE-CYCLE DESIGN VERIFIED ===" {0 0 0};
    %vpi_call/w 3 127 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "clause_memory_tb.sv";
    "clause_memory.sv";
