# No external FPGA ports are used in this project.
