
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.657715 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.657715 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.588135 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.588135 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.693604 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.693604 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009612    0.058438    1.556600 2315.250244 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.058438    0.000000 2315.250244 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035301    0.131748    0.147793 2315.397949 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.131787    0.000455 2315.398438 ^ io_west_out[6] (out)
                                           2315.398438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.398438   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.351562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.657715 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.657715 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.588135 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.588135 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.693604 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.693604 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005225    0.040340    1.486569 2315.180176 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.040340    0.000000 2315.180176 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129951    0.141426 2315.321533 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.129953    0.000455 2315.322021 ^ io_south_out[6] (out)
                                           2315.322021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.322021   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.428223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.692871 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.692871 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.271973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.271973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.484619 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.484619 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007279    0.049168    1.670060 2315.154785 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.049168    0.000000 2315.154785 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035364    0.132028    0.145519 2315.300293 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.132030    0.000455 2315.300781 ^ io_west_out[4] (out)
                                           2315.300781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.300781   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.449219   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.900635 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.900635 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.554443 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.554443 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.398682 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.398682 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022309    0.113532    1.660510 2315.059326 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.113532    0.000000 2315.059326 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035115    0.131101    0.160071 2315.219238 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.131101    0.000455 2315.219727 ^ io_west_out[12] (out)
                                           2315.219727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.219727   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.530273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.900635 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.900635 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.554443 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.554443 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.398682 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.398682 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004614    0.038419    1.614581 2315.013428 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.038419    0.000000 2315.013428 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.129922    0.140744 2315.154053 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.129924    0.000455 2315.154541 ^ io_south_out[12] (out)
                                           2315.154541   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.154541   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.595703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.466064 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.466064 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.549805 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.549805 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.242188 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.242188 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005224    0.041852    1.767603 2315.009766 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.041852    0.000000 2315.009766 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129904    0.141881 2315.151611 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.129907    0.000455 2315.152100 ^ io_south_out[13] (out)
                                           2315.152100   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.152100   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.598145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.692871 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.692871 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.271973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.271973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.484619 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.484619 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004853    0.035438    1.495209 2314.979980 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035438    0.000000 2314.979980 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034729    0.129859    0.139835 2315.119629 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.129862    0.000455 2315.120117 ^ io_south_out[4] (out)
                                           2315.120117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.120117   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.629883   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.799805 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.799805 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.535645 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.535645 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.345703 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.345703 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008990    0.055032    1.624130 2314.969971 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.055032    0.000000 2314.969971 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035095    0.131032    0.146429 2315.116211 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.131073    0.000455 2315.116699 ^ io_west_out[7] (out)
                                           2315.116699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.116699   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.633301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.466064 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.466064 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.549805 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.549805 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.242188 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.242188 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.024735    0.124025    1.702347 2314.944336 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.124025    0.000000 2314.944336 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035011    0.130731    0.161890 2315.106445 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.130731    0.000455 2315.106689 ^ io_west_out[13] (out)
                                           2315.106689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.106689   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.643066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.799805 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.799805 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.535645 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.535645 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.345703 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.345703 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005085    0.036778    1.490662 2314.836426 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.036778    0.000000 2314.836426 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129959    0.140290 2314.976807 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.129961    0.000455 2314.977295 ^ io_south_out[7] (out)
                                           2314.977295   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.977295   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.772949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.295410 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.295410 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.876221 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.876221 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.951172 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.951172 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007912    0.060460    1.711442 2314.662598 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.060460    0.000000 2314.662598 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.130831    0.147566 2314.810303 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.130871    0.000455 2314.810791 ^ io_west_out[5] (out)
                                           2314.810791   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.810791   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.939453   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.295410 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.295410 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.876221 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.876221 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.951172 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.951172 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004514    0.042923    1.491344 2314.442627 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.042923    0.000000 2314.442627 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.129869    0.142109 2314.584717 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.129871    0.000455 2314.585205 ^ io_south_out[5] (out)
                                           2314.585205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.585205   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.165039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.799805 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.799805 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.535645 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.535645 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006144    0.041710    2.250090 2313.785645 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.041710    0.000000 2313.785645 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035168    0.131385    0.142791 2313.928467 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.131387    0.000455 2313.928955 ^ io_east_out[7] (out)
                                           2313.928955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.928955   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.820801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.657715 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.657715 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.588135 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.588135 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009170    0.053451    2.183470 2313.771729 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.053451    0.000000 2313.771729 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.131575    0.146656 2313.918213 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.131614    0.000455 2313.918701 ^ io_east_out[6] (out)
                                           2313.918701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.918701   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.831543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.692871 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.692871 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.271973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.271973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.008866    0.052389    2.445404 2313.717285 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.052389    0.000000 2313.717285 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035196    0.131388    0.146201 2313.863525 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.131427    0.000455 2313.864014 ^ io_east_out[4] (out)
                                           2313.864014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.864014   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.886230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.657715 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.657715 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030543    0.156205    1.930403 2311.588135 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.156205    0.000000 2311.588135 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005109    0.039907    2.013394 2313.601562 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.039907    0.000000 2313.601562 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.130110    0.141426 2313.742920 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.130113    0.000455 2313.743408 ^ io_south_out[22] (out)
                                           2313.743408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.743408   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.006348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.900635 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.900635 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.554443 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.554443 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005577    0.038587    1.996796 2313.551270 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.038587    0.000000 2313.551270 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035168    0.131394    0.141881 2313.693115 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.131395    0.000455 2313.693604 ^ io_east_out[12] (out)
                                           2313.693604   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.693604   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.056641   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.466064 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.466064 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.549805 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.549805 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004702    0.035478    1.915396 2313.465088 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.035478    0.000000 2313.465088 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035311    0.131918    0.141426 2313.606445 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.131919    0.000455 2313.606934 ^ io_east_out[13] (out)
                                           2313.606934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.606934   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.143066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.900635 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.900635 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026543    0.137880    1.653916 2311.554443 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.137880    0.000000 2311.554443 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.004759    0.038940    1.733724 2313.288330 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.038940    0.000000 2313.288330 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129953    0.140972 2313.429199 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.129956    0.000455 2313.429688 ^ io_south_out[28] (out)
                                           2313.429688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.429688   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.320312   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.466064 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.466064 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009943    0.063443    2.083652 2311.549805 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063443    0.000000 2311.549805 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005103    0.041418    1.724857 2313.274658 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.041418    0.000000 2313.274658 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.130064    0.141881 2313.416504 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.130067    0.000455 2313.416992 ^ io_south_out[29] (out)
                                           2313.416992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.416992   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.333008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.692871 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.692871 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033743    0.170554    1.579110 2311.271973 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.170554    0.000000 2311.271973 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.004901    0.035629    1.997478 2313.269287 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035629    0.000000 2313.269287 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034793    0.130088    0.140062 2313.409424 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.130091    0.000455 2313.409912 ^ io_south_out[20] (out)
                                           2313.409912   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.409912   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.340332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.799805 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.799805 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026743    0.137957    1.735771 2311.535645 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.137957    0.000000 2311.535645 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.004903    0.036050    1.632770 2313.168457 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.036050    0.000000 2313.168457 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.129928    0.140062 2313.308594 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.129930    0.000455 2313.308838 ^ io_south_out[23] (out)
                                           2313.308838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.308838   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.440918   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.295410 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.295410 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.876221 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.876221 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007114    0.044927    2.115712 2312.991943 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.044927    0.000000 2312.991943 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035220    0.131568    0.143928 2313.135986 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.131569    0.000455 2313.136475 ^ io_east_out[5] (out)
                                           2313.136475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.136475   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.613770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.438232 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.438232 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.010010 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.010010 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007006    0.044216    1.974286 2312.984131 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.044216    0.000000 2312.984131 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034712    0.129734    0.142336 2313.126465 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.129737    0.000455 2313.126953 ^ io_north_out[1] (out)
                                           2313.126953   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.126953   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.623047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.295410 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.295410 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021043    0.114926    1.580929 2310.876221 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.114926    0.000000 2310.876221 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004651    0.043363    1.827630 2312.703857 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.043363    0.000000 2312.703857 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129900    0.142336 2312.846191 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.129903    0.000455 2312.846680 ^ io_south_out[21] (out)
                                           2312.846680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.846680   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.903320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.438232 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.438232 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.010010 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.010010 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006532    0.045166    1.544549 2312.554443 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.045166    0.000000 2312.554443 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130779    0.143473 2312.697998 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.130782    0.000455 2312.698486 ^ io_west_out[17] (out)
                                           2312.698486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.698486   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.051270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.799805 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.799805 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.008883    0.052297    2.458819 2312.258789 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.052297    0.000000 2312.258789 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034943    0.130540    0.145519 2312.404297 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.130543    0.000455 2312.404785 ^ io_north_out[23] (out)
                                           2312.404785   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.404785   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.345215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.657715 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.657715 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009036    0.052891    2.494062 2312.151855 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.052891    0.000000 2312.151855 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.130184    0.145292 2312.297119 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.130187    0.000455 2312.297607 ^ io_north_out[22] (out)
                                           2312.297607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.297607   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.452637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.799805 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.799805 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006249    0.042135    2.279421 2312.079346 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.042135    0.000000 2312.079346 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035141    0.131262    0.143018 2312.222412 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.131263    0.000227 2312.222656 ^ io_east_out[23] (out)
                                           2312.222656   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.222656   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.527344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.900635 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.900635 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011602    0.064243    2.041134 2311.941650 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064243    0.000000 2311.941650 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.129915    0.147793 2312.089600 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.129955    0.000455 2312.090088 ^ io_north_out[28] (out)
                                           2312.090088   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.090088   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.659668   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.692871 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.692871 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009936    0.056839    2.052047 2311.744873 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.056839    0.000000 2311.744873 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.129944    0.146201 2311.891113 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.129984    0.000455 2311.891602 ^ io_north_out[20] (out)
                                           2311.891602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.891602   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.858398   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.900635 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.900635 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005620    0.038773    1.842182 2311.742676 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.038773    0.000000 2311.742676 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035114    0.131174    0.141881 2311.884766 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.131175    0.000227 2311.885010 ^ io_east_out[28] (out)
                                           2311.885010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.885010   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.865234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.466064 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.466064 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004486    0.034618    2.259867 2311.726074 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034618    0.000000 2311.726074 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.131379    0.140744 2311.866699 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.131381    0.000455 2311.867188 ^ io_east_out[29] (out)
                                           2311.867188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.867188   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.882812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.657715 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.657715 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009219    0.053660    2.013849 2311.671631 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.053660    0.000000 2311.671631 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035281    0.131674    0.146883 2311.818604 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.131711    0.000227 2311.818848 ^ io_east_out[22] (out)
                                           2311.818848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.818848   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.931152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.692871 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.692871 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009093    0.053374    1.930175 2311.623047 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.053374    0.000000 2311.623047 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035186    0.131347    0.146429 2311.769287 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.131386    0.000455 2311.769775 ^ io_east_out[20] (out)
                                           2311.769775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.769775   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.979980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.438232 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.438232 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007066    0.044469    1.996341 2311.434570 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.044469    0.000000 2311.434570 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034837    0.130181    0.142791 2311.577148 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.130184    0.000455 2311.577637 ^ io_north_out[17] (out)
                                           2311.577637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.577637   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.172363   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.466064 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.466064 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.013836    0.073683    1.965645 2311.431641 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.073683    0.000000 2311.431641 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.130132    0.150067 2311.581787 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.130173    0.000455 2311.582275 ^ io_north_out[29] (out)
                                           2311.582275   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.582275   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.167969   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.295410 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.295410 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005202    0.036479    2.039315 2311.334717 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.036479    0.000000 2311.334717 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.130041    0.140290 2311.474854 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.130044    0.000455 2311.475342 ^ io_north_out[21] (out)
                                           2311.475342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.475342   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.274902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008243    0.052105    1.857643 2309.438232 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052105    0.000000 2309.438232 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004548    0.035440    1.789431 2311.227539 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.035440    0.000000 2311.227539 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035249    0.131671    0.141199 2311.368652 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.131672    0.000227 2311.368896 ^ io_east_out[17] (out)
                                           2311.368896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.368896   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.381348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.295410 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.295410 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007037    0.044604    1.810349 2311.105713 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.044604    0.000000 2311.105713 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035082    0.131072    0.143473 2311.249268 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.131073    0.000455 2311.249512 ^ io_east_out[21] (out)
                                           2311.249512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.249512   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.500488   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009042    0.052917    2.136403 2310.128906 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.052917    0.000000 2310.128906 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034940    0.130528    0.145519 2310.274414 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.130532    0.000455 2310.274902 ^ io_north_out[6] (out)
                                           2310.274902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.274902   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.475098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011412    0.063420    2.076604 2310.078613 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.063420    0.000000 2310.078613 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.129924    0.147566 2310.226318 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.129964    0.000455 2310.226562 ^ io_north_out[12] (out)
                                           2310.226562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.226562   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.523438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008817    0.052009    2.287152 2309.963623 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.052009    0.000000 2309.963623 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.129959    0.145064 2310.108643 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.129962    0.000455 2310.109131 ^ io_north_out[7] (out)
                                           2310.109131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.109131   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.640625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009860    0.056506    2.065690 2309.805420 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.056506    0.000000 2309.805420 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.129672    0.145974 2309.951416 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.129712    0.000455 2309.951660 ^ io_north_out[4] (out)
                                           2309.951660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.951660   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.798340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022543    0.118034   14.794751 2306.249756 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.118034    0.000000 2306.249756 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.001953 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.001953 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022303    0.113498    1.660510 2309.662598 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.113498    0.000000 2309.662598 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.131077    0.159844 2309.822266 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.131077    0.000455 2309.822754 ^ io_west_out[28] (out)
                                           2309.822754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.822754   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.927246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015343    0.084314   14.947318 2306.402344 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.084314    0.000000 2306.402344 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2307.992432 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2307.992432 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009124    0.056408    1.554781 2309.547363 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.056408    0.000000 2309.547363 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130718    0.146656 2309.693848 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.130758    0.000455 2309.694336 ^ io_west_out[22] (out)
                                           2309.694336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.694336   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.055664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005012    0.035701    2.007937 2309.521240 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.035701    0.000000 2309.521240 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.130051    0.140062 2309.661377 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.130054    0.000455 2309.661865 ^ io_north_out[5] (out)
                                           2309.661865   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.661865   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.088379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011843    0.068115   14.558510 2306.013428 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.068115    0.000000 2306.013428 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.739746 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.739746 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007319    0.049329    1.670287 2309.409912 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.049329    0.000000 2309.409912 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130769    0.144837 2309.554688 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.130771    0.000455 2309.555176 ^ io_west_out[20] (out)
                                           2309.555176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.555176   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.194824   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012543    0.071309   14.693342 2306.148193 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.071309    0.000000 2306.148193 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.676514 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.676514 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009024    0.055171    1.624130 2309.300537 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.055171    0.000000 2309.300537 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035155    0.131285    0.146656 2309.447266 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.131288    0.000455 2309.447754 ^ io_west_out[23] (out)
                                           2309.447754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.447754   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.302246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006643    0.044800   14.554872 2306.009766 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044800    0.000000 2306.009766 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.513428 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.513428 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008255    0.061686    1.712806 2309.226318 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.061686    0.000000 2309.226318 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035240    0.131533    0.148475 2309.374756 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.131571    0.000455 2309.375244 ^ io_west_out[21] (out)
                                           2309.375244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.375244   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.374512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004442    0.035035    1.646185 2309.226562 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.035035    0.000000 2309.226562 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035240    0.131664    0.140972 2309.367676 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.131666    0.000455 2309.368164 ^ io_east_out[1] (out)
                                           2309.368164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.368164   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.381836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024723    0.123963    1.702119 2309.181641 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.123963    0.000000 2309.181641 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.130790    0.161890 2309.343506 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.130790    0.000455 2309.343994 ^ io_west_out[29] (out)
                                           2309.343994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.343994   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.406250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024143    0.125356   14.139460 2305.594482 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.125356    0.000000 2305.594482 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.479492 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.479492 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013816    0.073591    1.667104 2309.146729 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.073591    0.000000 2309.146729 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.129906    0.150067 2309.296631 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.129946    0.000455 2309.297119 ^ io_north_out[13] (out)
                                           2309.297119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.297119   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.453125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.580566 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.580566 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005082    0.037893    1.346052 2308.926514 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.037893    0.000000 2308.926514 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.130199    0.140744 2309.067383 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.130202    0.000455 2309.067627 ^ io_south_out[17] (out)
                                           2309.067627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.067627   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.682129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007943    0.034030   14.216766 2305.671631 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034030    0.000000 2305.671631 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006277    0.030569    1.938133 2307.609863 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.030569    0.000000 2307.609863 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034789    0.063492    0.118234 2307.728027 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.063495    0.000455 2307.728516 v io_north_out[19] (out)
                                           2307.728516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.728516   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.021973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007943    0.050738   14.473472 2305.928467 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.050738    0.000000 2305.928467 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007694    0.048984    1.605258 2307.533691 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.048984    0.000000 2307.533691 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035126    0.131181    0.145064 2307.678711 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.131183    0.000455 2307.679199 ^ io_east_out[19] (out)
                                           2307.679199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.679199   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.070801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007008    0.047074    1.546141 2307.359131 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.047074    0.000000 2307.359131 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035310    0.131871    0.144837 2307.503906 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.131873    0.000455 2307.504395 ^ io_west_out[1] (out)
                                           2307.504395   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.504395   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.245605   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.812988 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.812988 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005004    0.037591    1.466788 2307.279785 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.037591    0.000000 2307.279785 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.129696    0.140290 2307.419922 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.129698    0.000455 2307.420410 ^ io_south_out[1] (out)
                                           2307.420410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.420410   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.329590   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006944    0.044684   14.712668 2306.167480 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.044684    0.000000 2306.167480 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035304    0.131865    0.144155 2306.311768 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.131867    0.000455 2306.312256 ^ io_east_out[8] (out)
                                           2306.312256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.312256   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.437988   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006369    0.042350   14.657644 2306.112549 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.042350    0.000000 2306.112549 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035255    0.131696    0.143245 2306.255859 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.131698    0.000455 2306.256348 ^ io_east_out[11] (out)
                                           2306.256348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.256348   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.493652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007768    0.049291   14.582156 2306.037109 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.049291    0.000000 2306.037109 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035304    0.131816    0.145519 2306.182617 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.131818    0.000455 2306.183105 ^ io_east_out[3] (out)
                                           2306.183105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.183105   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.566895   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006962    0.044684   14.551006 2306.005859 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.044684    0.000000 2306.005859 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.131405    0.143700 2306.149658 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.131407    0.000455 2306.150146 ^ io_east_out[9] (out)
                                           2306.150146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.150146   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.599609   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004769    0.039709   14.338639 2305.793457 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.039709    0.000000 2305.793457 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.130195    0.141426 2305.935059 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.130197    0.000455 2305.935547 ^ io_south_out[24] (out)
                                           2305.935547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.935547   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.814453   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005994    0.040952   14.195167 2305.650146 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.040952    0.000000 2305.650146 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.129933    0.141654 2305.791748 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.129936    0.000455 2305.792236 ^ io_south_out[27] (out)
                                           2305.792236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.792236   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.958008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004844    0.035890   14.138323 2305.593262 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.035890    0.000000 2305.593262 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.129700    0.139835 2305.733154 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.129703    0.000455 2305.733643 ^ io_south_out[25] (out)
                                           2305.733643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.733643   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.016113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005016    0.036905   14.131956 2305.586914 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.036905    0.000000 2305.586914 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.129926    0.140290 2305.727051 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.129928    0.000455 2305.727539 ^ io_south_out[19] (out)
                                           2305.727539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.727539   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.022949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008160    0.050906   13.877298 2305.332275 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.050906    0.000000 2305.332275 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.131263    0.145747 2305.478027 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.131302    0.000455 2305.478516 ^ io_east_out[2] (out)
                                           2305.478516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.478516   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.271973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005343    0.038689   13.790214 2305.245117 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.038689    0.000000 2305.245117 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035250    0.131690    0.142109 2305.387207 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.131691    0.000455 2305.387695 ^ io_east_out[10] (out)
                                           2305.387695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.387695   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.362305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006628    0.043391   13.774753 2305.229736 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.043391    0.000000 2305.229736 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035243    0.131651    0.143473 2305.373047 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.131653    0.000455 2305.373535 ^ io_east_out[0] (out)
                                           2305.373535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.373535   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.376465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013207    0.071546   11.790917 2301.341064 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.071546    0.000000 2301.341064 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034841    0.130124    0.149612 2301.490723 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.130164    0.000455 2301.491211 ^ io_north_out[24] (out)
                                           2301.491211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.491211   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.259277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006928    0.044613   11.744761 2301.294922 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.044613    0.000000 2301.294922 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035161    0.131352    0.143700 2301.438721 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.131353    0.000455 2301.439209 ^ io_east_out[24] (out)
                                           2301.439209   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.439209   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.311035   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006420    0.042560   11.689963 2301.240234 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042560    0.000000 2301.240234 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035237    0.131608    0.143473 2301.383545 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.131609    0.000227 2301.383789 ^ io_east_out[27] (out)
                                           2301.383789   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.383789   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.366699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015290    0.080304   11.665861 2301.216064 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.080304    0.000000 2301.216064 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.129909    0.151431 2301.367432 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.129949    0.000455 2301.367920 ^ io_north_out[27] (out)
                                           2301.367920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.367920   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.381836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010697    0.060251   11.602197 2301.152344 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.060251    0.000000 2301.152344 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.129670    0.146656 2301.299072 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.129709    0.000455 2301.299561 ^ io_north_out[25] (out)
                                           2301.299561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.299561   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.450684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007393    0.046523   11.584916 2301.135010 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.046523    0.000000 2301.135010 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035193    0.131429    0.144382 2301.279541 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.131430    0.000455 2301.280029 ^ io_east_out[25] (out)
                                           2301.280029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.280029   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.470215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008255    0.051301   10.909844 2300.459961 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.051301    0.000000 2300.459961 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035120    0.131102    0.145747 2300.605713 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.131139    0.000227 2300.605957 ^ io_east_out[18] (out)
                                           2300.605957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.605957   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.144043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005207    0.038153   10.822078 2300.372314 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.038153    0.000000 2300.372314 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035138    0.131289    0.141654 2300.513916 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.131291    0.000455 2300.514404 ^ io_east_out[26] (out)
                                           2300.514404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.514404   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.235840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006575    0.043169   10.806844 2300.356934 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.043169    0.000000 2300.356934 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035070    0.130968    0.143245 2300.500244 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.131005    0.000227 2300.500488 ^ io_east_out[16] (out)
                                           2300.500488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.500488   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.249512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005398    0.028933    7.882591 2299.337402 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.028933    0.000000 2299.337402 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.063328    0.117552 2299.455078 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.063331    0.000455 2299.455566 v io_south_out[18] (out)
                                           2299.455566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.455566   data arrival time
---------------------------------------------------------------------------------------------
                                           5700.294434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041643    0.207932    1.904709 2291.454834 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.207932    0.000000 2291.454834 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004244    0.026954    4.574304 2296.029297 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.026954    0.000000 2296.029297 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.063427    0.116643 2296.145752 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.063430    0.000455 2296.146240 v io_south_out[26] (out)
                                           2296.146240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.146240   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.604004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005532    0.029175    5.656375 2295.206543 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029175    0.000000 2295.206543 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.063369    0.117552 2295.324219 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.063373    0.000455 2295.324707 v io_north_out[18] (out)
                                           2295.324707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.324707   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.425293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.011977    0.042469    5.065886 2294.616211 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042469    0.000000 2294.616211 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034789    0.063494    0.123009 2294.739014 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.063497    0.000455 2294.739502 v io_north_out[26] (out)
                                           2294.739502   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.739502   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.010254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.745850 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.745850 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026243    0.135726    1.327408 2271.073242 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.135726    0.000000 2271.073242 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008343    0.034909    8.770485 2279.843506 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034909    0.000000 2279.843506 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044243    0.107699    1.364015 2281.207520 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107699    0.000000 2281.207520 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027443    0.141227    8.342567 2289.550293 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.141227    0.000000 2289.550293 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007653    0.046988    4.468575 2294.018799 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.046988    0.000000 2294.018799 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034782    0.129979    0.143473 2294.162354 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.129982    0.000455 2294.162598 ^ io_north_out[16] (out)
                                           2294.162598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.162598   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.587402   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006462    0.041876    1.812396 2269.629883 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.041876    0.000000 2269.629883 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.129985    0.141881 2269.771729 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.129988    0.000455 2269.772217 ^ io_north_out[3] (out)
                                           2269.772217   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.772217   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.977539   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.351562 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.351562 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.817383 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.817383 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008139    0.055298    1.719400 2269.536865 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.055298    0.000000 2269.536865 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.130831    0.146429 2269.683105 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.130871    0.000455 2269.683594 ^ io_west_out[19] (out)
                                           2269.683594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.683594   data arrival time
---------------------------------------------------------------------------------------------
                                           5730.066406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013106    0.071095   15.617389 2253.336426 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.071095    0.000000 2253.336426 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034712    0.129663    0.149157 2253.485596 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.129703    0.000455 2253.486084 ^ io_north_out[8] (out)
                                           2253.486084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.486084   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.264160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015260    0.080172   15.492560 2253.211670 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.080172    0.000000 2253.211670 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034711    0.129654    0.151431 2253.363037 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.129694    0.000455 2253.363525 ^ io_north_out[11] (out)
                                           2253.363525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.363525   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.386719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010719    0.060353   15.429123 2253.148193 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.060353    0.000000 2253.148193 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.130147    0.147111 2253.295166 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.130187    0.000455 2253.295654 ^ io_north_out[9] (out)
                                           2253.295654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.295654   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.454102   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009732    0.060575   15.279057 2252.998047 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.060575    0.000000 2252.998047 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.130831    0.147566 2253.145752 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.130871    0.000455 2253.145996 ^ io_west_out[24] (out)
                                           2253.145996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.145996   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.604004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.026849    0.136043   15.168780 2252.887695 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.136043    0.000000 2252.887695 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130769    0.163254 2253.051025 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.130769    0.000455 2253.051514 ^ io_west_out[27] (out)
                                           2253.051514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.051514   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.698730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010063    0.060938   15.171282 2252.890381 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.060938    0.000000 2252.890381 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035002    0.130700    0.147566 2253.037842 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.130740    0.000455 2253.038330 ^ io_west_out[25] (out)
                                           2253.038330   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.038330   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.711426   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005562    0.029228    9.483301 2247.202393 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029228    0.000000 2247.202393 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034844    0.063578    0.117780 2247.320068 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.063582    0.000455 2247.320557 v io_north_out[2] (out)
                                           2247.320557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.320557   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.429688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007639    0.055869    8.953748 2246.672852 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.055869    0.000000 2246.672852 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035162    0.131308    0.146883 2246.819580 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.131311    0.000455 2246.820068 ^ io_west_out[18] (out)
                                           2246.820068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.820068   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.929688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012162    0.066716    8.892357 2246.611328 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.066716    0.000000 2246.611328 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.129914    0.148475 2246.759766 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.129954    0.000455 2246.760254 ^ io_north_out[10] (out)
                                           2246.760254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.760254   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.989746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007841    0.047794    8.473989 2246.193115 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.047794    0.000000 2246.193115 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034780    0.129970    0.143700 2246.336670 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.129972    0.000455 2246.337158 ^ io_north_out[0] (out)
                                           2246.337158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.337158   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.412598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007636    0.034230    5.557695 2243.276611 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034230    0.000000 2243.276611 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035373    0.064300    0.120508 2243.397217 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.064302    0.000455 2243.397705 v io_west_out[26] (out)
                                           2243.397705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.397705   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.352051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.286377 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.286377 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028443    0.145407    2.028628 2223.315186 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.145407    0.000000 2223.315186 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.159912 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.159912 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.049561 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.049561 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037243    0.187051    1.651870 2228.701416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.187051    0.000000 2228.701416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008943    0.055237    7.574500 2236.275879 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055237    0.000000 2236.275879 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.718994 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.718994 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005738    0.042497    1.489070 2239.208008 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042497    0.000000 2239.208008 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.131613    0.143245 2239.351318 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.131615    0.000227 2239.351562 ^ io_west_out[16] (out)
                                           2239.351562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.351562   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.398438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027327    0.138248    1.526587 2220.923584 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.138248    0.000000 2220.923584 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035429    0.132249    0.164391 2221.087891 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.132249    0.000455 2221.088379 ^ io_west_out[11] (out)
                                           2221.088379   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.088379   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.661621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.143799 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.143799 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018843    0.100732    1.803301 2199.947021 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.100732    0.000000 2199.947021 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.798828 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.798828 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.580566 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.580566 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016443    0.089870    1.384478 2204.965088 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.089870    0.000000 2204.965088 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.396973 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.396973 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005958    0.040806    1.410399 2220.807373 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.040806    0.000000 2220.807373 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.129687    0.141426 2220.948730 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.129690    0.000455 2220.949219 ^ io_south_out[11] (out)
                                           2220.949219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2220.949219   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.800781   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010178    0.061415    1.526587 2197.888428 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.061415    0.000000 2197.888428 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035376    0.132016    0.148702 2198.037109 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.132055    0.000455 2198.037598 ^ io_west_out[9] (out)
                                           2198.037598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.037598   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.712402   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.867432 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.867432 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020343    0.108340    2.208935 2176.076416 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.108340    0.000000 2176.076416 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.919189 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.919189 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.870117 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.870117 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049743    0.246541    1.917215 2181.787354 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.246541    0.000000 2181.787354 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.361816 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.361816 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.004932    0.036242    1.352646 2197.714355 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.036242    0.000000 2197.714355 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.130204    0.140290 2197.854736 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.130206    0.000455 2197.855225 ^ io_south_out[9] (out)
                                           2197.855225   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.855225   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.895020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009708    0.060481    1.646185 2173.562744 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.060481    0.000000 2173.562744 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034987    0.130646    0.147566 2173.710449 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.130685    0.000455 2173.710938 ^ io_west_out[8] (out)
                                           2173.710938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.710938   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.039551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.533936 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.533936 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.916504 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.916504 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004704    0.039479    1.564786 2173.481445 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.039479    0.000000 2173.481445 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.129691    0.140972 2173.622314 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.129693    0.000455 2173.622803 ^ io_south_out[8] (out)
                                           2173.622803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.622803   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.127441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008138    0.055297   15.234264 2161.104736 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.055297    0.000000 2161.104736 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130719    0.146429 2161.251221 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.130759    0.000455 2161.251709 ^ io_west_out[3] (out)
                                           2161.251709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.251709   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.498535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005107    0.037265   14.991201 2160.861816 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.037265    0.000000 2160.861816 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034793    0.130083    0.140517 2161.002197 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.130086    0.000455 2161.002686 ^ io_south_out[3] (out)
                                           2161.002686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.002686   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.747559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007608    0.055754    8.953521 2154.823975 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.055754    0.000000 2154.823975 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035095    0.131032    0.146656 2154.970703 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.131072    0.000455 2154.971191 ^ io_west_out[2] (out)
                                           2154.971191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.971191   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.778809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005473    0.029067    8.741836 2154.612305 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029067    0.000000 2154.612305 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.063547    0.117552 2154.729980 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.063550    0.000455 2154.730225 v io_south_out[2] (out)
                                           2154.730225   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.730225   data arrival time
---------------------------------------------------------------------------------------------
                                           5845.019531   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007232    0.033402    5.556786 2151.427246 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033402    0.000000 2151.427246 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035035    0.063841    0.119599 2151.546875 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.063844    0.000455 2151.547363 v io_west_out[10] (out)
                                           2151.547363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.547363   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.203125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004410    0.027297    5.433776 2151.304199 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027297    0.000000 2151.304199 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.063441    0.116870 2151.421143 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.063444    0.000455 2151.421631 v io_south_out[10] (out)
                                           2151.421631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.421631   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.328613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005390    0.041169    1.487706 2147.358154 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.041169    0.000000 2147.358154 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.130904    0.142336 2147.500488 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.130906    0.000455 2147.500977 ^ io_west_out[0] (out)
                                           2147.500977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.500977   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.249512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.870605 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.870605 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006087    0.040320    1.317403 2147.187988 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040320    0.000000 2147.187988 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129949    0.141426 2147.329346 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.129952    0.000455 2147.329834 ^ io_south_out[0] (out)
                                           2147.329834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.329834   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.420410   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003807    0.017533    0.009777 2000.009888 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017533    0.000000 2000.009888 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007175    0.068682    0.074579 2000.084351 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.068682    0.000000 2000.084351 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030170    0.151301   15.393198 2015.477661 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151301    0.000000 2015.477661 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008970    0.055357    7.818017 2023.295654 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055357    0.000000 2023.295654 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032070    0.159766    1.349463 2024.645142 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159766    0.000000 2024.645142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008270    0.052225   14.957095 2039.602173 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.052225    0.000000 2039.602173 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.391846 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.391846 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030143    0.154035    1.431317 2042.823120 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.154035    0.000000 2042.823120 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.454834 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.454834 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007970    0.050859    1.817853 2059.272705 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.050859    0.000000 2059.272705 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026270    0.133100    1.227591 2060.500244 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133100    0.000000 2060.500244 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008370    0.034968    8.770485 2069.270752 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.034968    0.000000 2069.270752 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044270    0.107760    1.364015 2070.634766 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107760    0.000000 2070.634766 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020370    0.104136   15.040769 2085.675537 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104136    0.000000 2085.675537 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049770    0.243112    1.869239 2087.544922 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243112    0.000227 2087.545166 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018870    0.096803   14.789521 2102.334473 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096803    0.000000 2102.334473 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016470    0.086146    1.648004 2103.982666 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086146    0.000000 2103.982666 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027470    0.136398    8.137477 2112.120117 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136398    0.000000 2112.120117 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041670    0.204587    1.904709 2114.024658 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204587    0.000000 2114.024658 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028470    0.140618   14.677426 2128.702148 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140618    0.000000 2128.702148 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037270    0.183832    1.766921 2130.469238 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183832    0.000000 2130.469238 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.198242 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.198242 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005016    0.035880    1.487251 2145.685303 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.035880    0.000000 2145.685303 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.129928    0.140062 2145.825439 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.129931    0.000455 2145.825928 ^ io_south_out[16] (out)
                                           2145.825928   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2145.825928   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.924316   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010904    0.041574    0.027285 2000.027344 ^ config_en (in)
                                                         config_en (net)
                      0.041575    0.000000 2000.027344 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109805    0.100272    0.117552 2000.144897 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.100308    0.001592 2000.146484 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.155153    0.133362    0.123009 2000.269531 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.173999    0.056843 2000.326294 ^ cell0/config_en (fpgacell)
                                           2000.326294   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004547 10000.161133 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138243 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.104166    0.006366 10000.305664 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.055664   clock uncertainty
                                  0.000000 10000.055664   clock reconvergence pessimism
                                 -2.448860 9997.606445   library setup time
                                           9997.606445   data required time
---------------------------------------------------------------------------------------------
                                           9997.606445   data required time
                                           -2000.326294   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.279785   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010904    0.041574    0.027285 2000.027344 ^ config_en (in)
                                                         config_en (net)
                      0.041575    0.000000 2000.027344 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109805    0.100272    0.117552 2000.144897 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.100308    0.001592 2000.146484 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.155153    0.133362    0.123009 2000.269531 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.165539    0.049340 2000.318848 ^ cell1/config_en (fpgacell)
                                           2000.318848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004547 10000.161133 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138243 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.107280    0.015461 10000.314453 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.064453   clock uncertainty
                                  0.000000 10000.064453   clock reconvergence pessimism
                                 -2.448860 9997.615234   library setup time
                                           9997.615234   data required time
---------------------------------------------------------------------------------------------
                                           9997.615234   data required time
                                           -2000.318848   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.296387   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019385    0.069488    0.047932    0.047932 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000    0.047932 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108803    0.156735 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000114    0.156849 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.138651    0.295500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098580    0.004929    0.300429 ^ cell3/clk (fpgacell)
     2    0.025299    0.130546    1.916287    2.216717 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.130546    0.002796    2.219513 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035118    0.131095    0.163055    2.382568 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.131095    0.000227    2.382796 ^ config_data_out (out)
                                              2.382796   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.382796   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.367188   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010904    0.041574    0.027285 2000.027344 ^ config_en (in)
                                                         config_en (net)
                      0.041575    0.000000 2000.027344 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109805    0.100272    0.117552 2000.144897 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.102034    0.010459 2000.155396 ^ cell2/config_en (fpgacell)
                                           2000.155396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000000 10000.156250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.139153 10000.295898 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098757    0.005457 10000.300781 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.050781   clock uncertainty
                                  0.000000 10000.050781   clock reconvergence pessimism
                                 -2.448860 9997.601562   library setup time
                                           9997.601562   data required time
---------------------------------------------------------------------------------------------
                                           9997.601562   data required time
                                           -2000.155396   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.446289   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010904    0.041574    0.027285 2000.027344 ^ config_en (in)
                                                         config_en (net)
                      0.041575    0.000000 2000.027344 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.109805    0.100272    0.117552 2000.144897 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.100364    0.002501 2000.147339 ^ cell3/config_en (fpgacell)
                                           2000.147339   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000000 10000.156250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.139153 10000.295898 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098580    0.004547 10000.299805 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.049805   clock uncertainty
                                  0.000000 10000.049805   clock reconvergence pessimism
                                 -2.448860 9997.600586   library setup time
                                           9997.600586   data required time
---------------------------------------------------------------------------------------------
                                           9997.600586   data required time
                                           -2000.147339   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.453613   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011195    0.042562    0.027967 2000.028076 ^ nrst (in)
                                                         nrst (net)
                      0.042563    0.000000 2000.028076 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114374    0.104083    0.119371 2000.147339 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.104102    0.001137 2000.148560 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.160125    0.136668    0.123237 2000.271729 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.181691    0.060936 2000.332642 ^ cell0/nrst (fpgacell)
                                           2000.332642   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004547 10000.161133 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138243 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.104166    0.006366 10000.305664 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.055664   clock uncertainty
                                  0.000000 10000.055664   clock reconvergence pessimism
                                 -1.055470 9999.000000   library setup time
                                           9999.000000   data required time
---------------------------------------------------------------------------------------------
                                           9999.000000   data required time
                                           -2000.332642   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.666992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011195    0.042562    0.027967 2000.028076 ^ nrst (in)
                                                         nrst (net)
                      0.042563    0.000000 2000.028076 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114374    0.104083    0.119371 2000.147339 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.104102    0.001137 2000.148560 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.160125    0.136668    0.123237 2000.271729 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.171622    0.052069 2000.323853 ^ cell1/nrst (fpgacell)
                                           2000.323853   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004547 10000.161133 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138243 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.107280    0.015461 10000.314453 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.064453   clock uncertainty
                                  0.000000 10000.064453   clock reconvergence pessimism
                                 -1.055470 9999.008789   library setup time
                                           9999.008789   data required time
---------------------------------------------------------------------------------------------
                                           9999.008789   data required time
                                           -2000.323853   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.685059   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011195    0.042562    0.027967 2000.028076 ^ nrst (in)
                                                         nrst (net)
                      0.042563    0.000000 2000.028076 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114374    0.104083    0.119371 2000.147339 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.106347    0.012051 2000.159424 ^ cell2/nrst (fpgacell)
                                           2000.159424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000000 10000.156250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.139153 10000.295898 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098757    0.005457 10000.300781 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.050781   clock uncertainty
                                  0.000000 10000.050781   clock reconvergence pessimism
                                 -1.055470 9998.995117   library setup time
                                           9998.995117   data required time
---------------------------------------------------------------------------------------------
                                           9998.995117   data required time
                                           -2000.159424   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.834961   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011195    0.042562    0.027967 2000.028076 ^ nrst (in)
                                                         nrst (net)
                      0.042563    0.000000 2000.028076 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.114374    0.104083    0.119371 2000.147339 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.104179    0.002728 2000.150146 ^ cell3/nrst (fpgacell)
                                           2000.150146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000000 10000.156250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.139153 10000.295898 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098580    0.004547 10000.299805 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.049805   clock uncertainty
                                  0.000000 10000.049805   clock reconvergence pessimism
                                 -1.055470 9998.994141   library setup time
                                           9998.994141   data required time
---------------------------------------------------------------------------------------------
                                           9998.994141   data required time
                                           -2000.150146   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.844238   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.003780    0.006163    0.003183 2000.003174 v config_data_in (in)
                                                         config_data_in (net)
                      0.006163    0.000000 2000.003174 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037104    0.059921    0.115961 2000.119141 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.059955    0.001364 2000.120605 v cell0/config_data_in (fpgacell)
                                           2000.120605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004547 10000.161133 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138243 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.104166    0.006366 10000.305664 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.055664   clock uncertainty
                                  0.000000 10000.055664   clock reconvergence pessimism
                                  0.225470 10000.281250   library setup time
                                           10000.281250   data required time
---------------------------------------------------------------------------------------------
                                           10000.281250   data required time
                                           -2000.120605   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.160156   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019385    0.069488    0.047932    0.047932 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000    0.047932 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108803    0.156735 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004428    0.161162 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138008    0.299170 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.107280    0.015231    0.314401 ^ cell1/clk (fpgacell)
     1    0.094579    0.456162    2.135751    2.450152 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.457270    0.020252    2.470403 ^ cell2/config_data_in (fpgacell)
                                              2.470403   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000000 10000.156250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.139153 10000.295898 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098757    0.005457 10000.300781 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.050781   clock uncertainty
                                  0.000000 10000.050781   clock reconvergence pessimism
                                  0.387480 10000.438477   library setup time
                                           10000.438477   data required time
---------------------------------------------------------------------------------------------
                                           10000.438477   data required time
                                             -2.470403   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.967773   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019385    0.069488    0.047932    0.047932 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000    0.047932 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108803    0.156735 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004428    0.161162 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138008    0.299170 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.104166    0.006058    0.305228 ^ cell0/clk (fpgacell)
     1    0.084614    0.408970    2.105532    2.410760 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.409408    0.012054    2.422814 ^ cell1/config_data_in (fpgacell)
                                              2.422814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.048360    0.004547 10000.161133 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.118340    0.103647    0.138243 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.107280    0.015461 10000.314453 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.064453   clock uncertainty
                                  0.000000 10000.064453   clock reconvergence pessimism
                                  0.387480 10000.452148   library setup time
                                           10000.452148   data required time
---------------------------------------------------------------------------------------------
                                           10000.452148   data required time
                                             -2.422814   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.029297   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019385    0.069488    0.047932    0.047932 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000    0.047932 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108803    0.156735 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000114    0.156849 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.138651    0.295500 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098757    0.005936    0.301436 ^ cell2/clk (fpgacell)
     1    0.082089    0.397038    2.097519    2.398955 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.397457    0.011633    2.410588 ^ cell3/config_data_in (fpgacell)
                                              2.410588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.019385    0.069488    0.048203 10000.047852 ^ clk (in)
                                                         clk (net)
                      0.069521    0.000000 10000.047852 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.043572    0.047700    0.108230 10000.156250 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.047700    0.000000 10000.156250 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.112241    0.098204    0.139153 10000.295898 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098580    0.004547 10000.299805 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.049805   clock uncertainty
                                  0.000000 10000.049805   clock reconvergence pessimism
                                  0.387480 10000.437500   library setup time
                                           10000.437500   data required time
---------------------------------------------------------------------------------------------
                                           10000.437500   data required time
                                             -2.410588   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.027344   slack (MET)



