<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;16.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AMDGPURegisterBankInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GenericMachineInstrs_8h_source.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LegalizerHelper_8h_source.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBank_8h_source.html">llvm/CodeGen/RegisterBank.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterBank.inc&quot;</code><br />
<code>#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPURegisterBankInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPURegisterBankInfo_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp" id="alib_2Target_2AMDGPU_2AMDGPURegisterBankInfo_8cpp">
<area shape="rect" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="2539,5,2788,46"/>
<area shape="rect" href="AMDGPURegisterBankInfo_8h.html" title="This file declares the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="293,190,485,216"/>
<area shape="poly" title=" " alt="" coords="2538,31,2048,39,1397,53,811,72,614,84,552,90,519,97,486,113,456,135,410,180,406,177,453,131,483,109,517,91,551,85,614,78,811,67,1397,48,2048,34,2538,26"/>
<area shape="rect" title=" " alt="" coords="5,279,210,305"/>
<area shape="poly" title=" " alt="" coords="2538,30,2055,34,1404,44,1082,53,798,64,577,79,500,87,448,97,400,112,352,132,263,181,188,231,135,271,131,267,185,226,260,176,350,127,398,107,447,91,499,82,577,73,797,59,1082,47,1404,39,2055,29,2538,25"/>
<area shape="rect" href="AMDGPU_8h.html" title=" " alt="" coords="1915,368,2007,393"/>
<area shape="poly" title=" " alt="" coords="2582,49,2502,72,2407,102,2307,140,2210,185,2175,206,2149,225,2093,273,1988,360,1985,355,2090,269,2146,221,2172,202,2208,180,2305,135,2405,97,2500,66,2581,44"/>
<area shape="rect" href="AMDGPUGlobalISelUtils_8h.html" title=" " alt="" coords="336,456,514,482"/>
<area shape="poly" title=" " alt="" coords="2538,32,2200,39,1759,52,1325,71,1145,83,1008,97,926,101,844,95,692,81,630,83,604,90,582,101,564,116,551,138,542,166,539,202,539,293,537,317,530,341,508,384,480,420,452,448,448,444,476,417,504,381,525,339,532,316,534,293,534,202,537,165,546,136,560,113,579,96,602,85,629,78,692,75,844,90,926,95,1007,91,1144,77,1324,65,1759,46,2200,34,2538,26"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="3238,190,3377,216"/>
<area shape="poly" title=" " alt="" coords="2789,29,2906,36,3030,48,3142,66,3187,78,3221,92,3246,109,3267,132,3297,176,3293,179,3263,135,3242,113,3218,96,3185,83,3141,71,3030,53,2905,41,2789,34"/>
<area shape="rect" href="GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="2899,279,3017,305"/>
<area shape="poly" title=" " alt="" coords="2789,28,2877,42,2924,53,2970,69,3015,89,3057,114,3095,144,3127,181,3135,198,3134,214,3125,228,3111,241,3073,262,3028,277,3026,272,3070,257,3108,237,3121,225,3129,212,3130,199,3123,184,3091,148,3054,118,3013,94,2968,74,2922,59,2876,47,2788,34"/>
<area shape="rect" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo." alt="" coords="3492,456,3608,482"/>
<area shape="poly" title=" " alt="" coords="2789,32,3048,55,3172,72,3260,91,3281,100,3296,110,3329,132,3356,144,3379,152,3401,162,3424,181,3450,212,3473,247,3509,320,3533,388,3547,441,3542,442,3528,390,3504,322,3468,249,3446,215,3420,185,3398,166,3377,157,3354,149,3326,137,3293,114,3279,105,3259,97,3171,77,3048,60,2788,37"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="2580,102,2747,127"/>
<area shape="poly" title=" " alt="" coords="2666,47,2666,87,2661,87,2661,47"/>
<area shape="rect" href="GenericMachineInstrs_8h.html" title="Declares convenience wrapper classes for interpreting MachineInstr instances as specific generic oper..." alt="" coords="1263,271,1432,312"/>
<area shape="poly" title=" " alt="" coords="2539,37,2291,57,1987,87,1836,107,1697,130,1580,156,1493,185,1460,202,1430,222,1379,263,1376,259,1427,218,1458,197,1490,180,1578,151,1696,125,1835,102,1986,82,2290,51,2538,32"/>
<area shape="rect" href="LegalizerHelper_8h.html" title=" " alt="" coords="989,360,1157,401"/>
<area shape="poly" title=" " alt="" coords="2538,34,2075,55,1836,73,1738,84,1663,97,1593,114,1540,132,1422,185,1335,227,1250,273,1116,354,1113,349,1247,269,1332,223,1420,180,1538,127,1591,109,1662,91,1737,79,1835,68,2075,50,2538,28"/>
<area shape="rect" href="MIPatternMatch_8h.html" title="Contains matchers for matching SSA Machine Instructions." alt="" coords="3339,94,3508,135"/>
<area shape="poly" title=" " alt="" coords="2789,34,3036,57,3321,91,3325,92,3324,97,3320,97,3035,62,2788,39"/>
<area shape="rect" href="MachineIRBuilder_8h.html" title="This file declares the MachineIRBuilder class." alt="" coords="801,183,969,223"/>
<area shape="poly" title=" " alt="" coords="2539,29,2220,30,1810,38,1602,46,1409,58,1244,75,1119,97,1067,113,1016,133,930,177,928,172,1014,129,1065,108,1118,91,1243,70,1408,53,1602,41,1810,33,2220,25,2539,24"/>
<area shape="rect" href="RegisterBank_8h.html" title=" " alt="" coords="3532,102,3731,127"/>
<area shape="poly" title=" " alt="" coords="2789,31,3120,52,3320,70,3520,91,3552,96,3551,101,3519,97,3319,75,3119,58,2788,36"/>
<area shape="rect" title=" " alt="" coords="3755,102,3945,127"/>
<area shape="poly" title=" " alt="" coords="2789,28,3212,46,3477,65,3742,91,3774,96,3773,101,3742,97,3476,70,3212,52,2788,33"/>
<area shape="rect" title=" " alt="" coords="3970,102,4197,127"/>
<area shape="poly" title=" " alt="" coords="2789,27,3299,45,3627,64,3957,91,3997,96,3996,101,3957,97,3626,69,3299,50,2789,32"/>
<area shape="rect" href="SmallSet_8h.html" title="This file defines the SmallSet class." alt="" coords="538,456,682,482"/>
<area shape="poly" title=" " alt="" coords="414,214,453,237,492,269,528,313,559,361,602,441,597,444,555,363,524,316,488,273,450,242,412,219"/>
<area shape="rect" href="MachineBasicBlock_8h.html" title=" " alt="" coords="655,271,845,312"/>
<area shape="poly" title=" " alt="" coords="440,214,654,265,653,270,439,219"/>
<area shape="rect" href="Register_8h.html" title=" " alt="" coords="279,545,446,571"/>
<area shape="poly" title=" " alt="" coords="352,219,313,240,296,255,282,273,269,307,266,343,271,379,281,416,313,482,346,531,342,534,309,485,276,418,265,380,261,343,264,305,277,270,292,251,310,235,350,214"/>
<area shape="rect" href="RegisterBankInfo_8h.html" title=" " alt="" coords="291,271,479,312"/>
<area shape="poly" title=" " alt="" coords="391,216,389,257,384,257,386,216"/>
<area shape="poly" title=" " alt="" coords="350,219,162,277,160,271,348,214"/>
<area shape="rect" title=" " alt="" coords="1512,545,1564,571"/>
<area shape="poly" title=" " alt="" coords="663,480,701,487,871,505,1103,524,1497,551,1497,556,1103,529,870,510,700,492,662,485"/>
<area shape="rect" href="MachineInstr_8h.html" title=" " alt="" coords="654,368,847,393"/>
<area shape="poly" title=" " alt="" coords="753,313,753,353,748,353,748,313"/>
<area shape="poly" title=" " alt="" coords="732,396,644,450,641,446,729,391"/>
<area shape="poly" title=" " alt="" coords="747,394,740,415,735,440,736,466,746,487,775,493,845,501,1066,520,1497,551,1497,556,1065,525,845,506,774,498,743,491,731,467,730,440,735,413,742,393"/>
<area shape="rect" href="MachineMemOperand_8h.html" title=" " alt="" coords="1351,456,1597,482"/>
<area shape="poly" title=" " alt="" coords="848,389,1340,446,1376,451,1376,456,1339,451,847,395"/>
<area shape="rect" href="TargetOpcodes_8h.html" title=" " alt="" coords="757,456,965,482"/>
<area shape="poly" title=" " alt="" coords="767,392,836,445,833,449,764,396"/>
<area shape="rect" href="PseudoSourceValue_8h.html" title=" " alt="" coords="1588,537,1782,578"/>
<area shape="poly" title=" " alt="" coords="1505,480,1625,529,1623,534,1503,485"/>
<area shape="poly" title=" " alt="" coords="377,314,350,373,336,411,326,449,323,469,326,489,335,511,347,531,342,534,330,513,321,490,318,469,321,448,331,409,345,371,372,311"/>
<area shape="rect" href="PassManager_8h.html" title="This header defines various interfaces for pass management in LLVM." alt="" coords="1773,456,1930,482"/>
<area shape="poly" title=" " alt="" coords="1947,396,1880,449,1877,444,1944,392"/>
<area shape="rect" href="Pass_8h.html" title=" " alt="" coords="1993,545,2083,571"/>
<area shape="poly" title=" " alt="" coords="1966,393,1976,436,1995,488,2022,531,2017,534,1990,490,1971,437,1960,394"/>
<area shape="rect" href="CodeGen_8h.html" title=" " alt="" coords="2236,456,2400,482"/>
<area shape="poly" title=" " alt="" coords="2007,390,2254,450,2253,455,2006,395"/>
<area shape="poly" title=" " alt="" coords="1785,485,1686,507,1578,540,1575,541,1573,536,1576,535,1685,502,1784,480"/>
<area shape="rect" title=" " alt="" coords="2456,545,2522,571"/>
<area shape="poly" title=" " alt="" coords="2343,480,2453,535,2451,540,2341,485"/>
<area shape="poly" title=" " alt="" coords="483,480,526,487,1497,551,1497,556,526,492,483,485"/>
<area shape="poly" title=" " alt="" coords="418,484,381,535,377,532,414,481"/>
<area shape="rect" href="ArrayRef_8h.html" title=" " alt="" coords="1092,545,1235,571"/>
<area shape="poly" title=" " alt="" coords="486,480,527,487,829,524,1077,547,1077,552,829,529,526,492,485,485"/>
<area shape="rect" href="AMDGPUBaseInfo_8h.html" title=" " alt="" coords="3040,456,3215,482"/>
<area shape="poly" title=" " alt="" coords="3305,217,3265,297,3234,351,3199,402,3155,448,3151,445,3195,399,3230,348,3260,295,3300,215"/>
<area shape="poly" title=" " alt="" coords="3040,477,2738,492,2483,495,2155,496,1986,500,1828,507,1688,520,1577,540,1573,541,1571,536,1576,535,1688,515,1827,502,1986,495,2155,491,2483,490,2738,487,3040,472"/>
<area shape="rect" href="SIDefines_8h.html" title=" " alt="" coords="3233,545,3323,571"/>
<area shape="poly" title=" " alt="" coords="3150,480,3246,535,3243,539,3147,485"/>
<area shape="rect" href="AMDGPUCallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="1547,368,1713,393"/>
<area shape="poly" title=" " alt="" coords="2919,308,2887,315,2711,336,2561,346,2429,347,2306,344,2183,341,2051,340,1901,346,1725,363,1698,367,1697,362,1725,357,1901,341,2051,335,2183,335,2306,339,2429,342,2561,341,2710,331,2886,309,2918,303"/>
<area shape="rect" href="AMDGPUSubtarget_8h.html" title="Base class for AMDGPU specific classes of TargetSubtarget." alt="" coords="2819,368,2967,393"/>
<area shape="poly" title=" " alt="" coords="2951,307,2913,357,2908,354,2947,303"/>
<area shape="rect" href="SIFrameLowering_8h.html" title=" " alt="" coords="3259,368,3393,393"/>
<area shape="poly" title=" " alt="" coords="3011,303,3261,361,3260,366,3010,308"/>
<area shape="rect" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="2081,368,2201,393"/>
<area shape="poly" title=" " alt="" coords="2918,308,2887,315,2785,329,2698,336,2550,339,2401,341,2315,348,2213,363,2196,366,2195,361,2212,357,2314,343,2401,336,2549,333,2698,331,2784,324,2886,309,2917,302"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="3092,368,3185,393"/>
<area shape="poly" title=" " alt="" coords="2985,303,3101,358,3099,363,2982,308"/>
<area shape="rect" title=" " alt="" coords="2954,545,3157,571"/>
<area shape="poly" title=" " alt="" coords="2965,304,3031,488,3048,530,3043,532,3026,490,2960,306"/>
<area shape="rect" href="SelectionDAGTargetInfo_8h.html" title=" " alt="" coords="2225,360,2452,401"/>
<area shape="poly" title=" " alt="" coords="2917,308,2887,315,2665,349,2467,371,2466,366,2664,344,2886,309,2916,303"/>
<area shape="rect" href="CallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="989,449,1157,489"/>
<area shape="poly" title=" " alt="" coords="1547,395,1378,419,1172,451,1171,446,1377,413,1546,390"/>
<area shape="poly" title=" " alt="" coords="1095,488,1142,533,1139,536,1092,492"/>
<area shape="poly" title=" " alt="" coords="3359,391,3506,448,3504,453,3357,396"/>
<area shape="poly" title=" " alt="" coords="3513,485,3331,542,3329,537,3511,480"/>
<area shape="rect" title=" " alt="" coords="3353,545,3550,571"/>
<area shape="poly" title=" " alt="" coords="3538,484,3478,537,3474,533,3535,480"/>
<area shape="rect" href="AMDGPUArgumentUsageInfo_8h.html" title=" " alt="" coords="2005,456,2213,482"/>
<area shape="poly" title=" " alt="" coords="2139,395,2121,443,2116,442,2134,393"/>
<area shape="poly" title=" " alt="" coords="2013,485,1942,492,1510,520,1085,539,461,557,460,552,1085,534,1509,515,1942,487,2013,480"/>
<area shape="poly" title=" " alt="" coords="2101,484,2059,535,2055,532,2097,481"/>
<area shape="poly" title=" " alt="" coords="3139,394,3133,442,3128,441,3134,393"/>
<area shape="poly" title=" " alt="" coords="3186,387,3319,412,3480,446,3493,449,3492,454,3479,451,3318,417,3185,392"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8h.html" title="Provides AMDGPU specific target descriptions." alt="" coords="3238,449,3468,489"/>
<area shape="poly" title=" " alt="" coords="3169,391,3292,440,3290,445,3167,396"/>
<area shape="rect" href="SetVector_8h.html" title="This file implements a set that has insertion order iteration characteristics." alt="" coords="2577,456,2726,482"/>
<area shape="poly" title=" " alt="" coords="3092,393,2735,456,2734,450,3091,387"/>
<area shape="poly" title=" " alt="" coords="3377,488,3429,533,3426,537,3373,492"/>
<area shape="poly" title=" " alt="" coords="3286,493,3112,543,3110,538,3284,487"/>
<area shape="poly" title=" " alt="" coords="2577,479,2413,492,1956,518,1500,540,1250,554,1250,549,1499,535,1956,512,2413,487,2577,474"/>
<area shape="poly" title=" " alt="" coords="2370,399,2393,419,2414,442,2424,467,2422,479,2415,491,2395,503,2363,512,2268,525,2144,531,2005,532,1736,532,1636,534,1577,540,1573,541,1571,536,1576,535,1636,529,1736,527,2005,527,2144,525,2268,519,2362,507,2393,498,2411,487,2417,478,2419,467,2409,445,2390,423,2366,403"/>
<area shape="poly" title=" " alt="" coords="2224,402,2213,403,1890,437,1613,460,1612,455,1890,432,2213,398,2224,397"/>
<area shape="poly" title=" " alt="" coords="2336,402,2327,442,2322,441,2331,401"/>
<area shape="poly" title=" " alt="" coords="2580,123,2334,143,2179,162,2017,186,1860,218,1720,257,1660,280,1609,305,1567,332,1538,362,1532,371,1531,379,1538,399,1552,417,1570,425,1589,432,1611,447,1643,485,1669,523,1665,526,1639,488,1607,451,1587,437,1568,430,1549,421,1533,402,1525,380,1527,369,1533,358,1564,328,1606,300,1658,275,1718,252,1859,212,2016,181,2178,156,2334,138,2580,118"/>
<area shape="poly" title=" " alt="" coords="2648,130,2618,155,2583,193,2554,239,2545,264,2542,290,2542,382,2538,424,2528,465,2504,532,2499,530,2523,464,2533,423,2537,382,2537,290,2540,263,2549,236,2578,189,2614,152,2645,126"/>
<area shape="poly" title=" " alt="" coords="2580,124,2452,144,2382,161,2315,185,2233,218,2169,249,2142,267,2118,291,2094,322,2071,361,2066,382,2070,404,2080,425,2092,444,2087,446,2075,428,2065,406,2061,382,2066,359,2090,319,2114,287,2139,263,2167,244,2231,214,2313,180,2381,156,2451,138,2579,119"/>
<area shape="poly" title=" " alt="" coords="2747,113,2850,117,2962,127,3015,136,3062,147,3101,162,3127,181,3141,200,3150,222,3158,269,3155,316,3148,353,3143,352,3150,315,3152,270,3145,224,3136,203,3123,185,3098,167,3061,152,3014,141,2962,133,2849,122,2747,118"/>
<area shape="poly" title=" " alt="" coords="2747,115,2918,121,3119,132,3296,152,3357,165,3377,172,3391,181,3413,206,3427,232,3435,257,3437,283,3428,338,3407,402,3398,421,3385,439,3381,436,3393,419,3402,400,3423,337,3432,283,3430,258,3422,234,3408,210,3387,185,3375,177,3355,170,3295,157,3119,138,2917,126,2747,120"/>
<area shape="poly" title=" " alt="" coords="2653,129,2634,153,2618,184,2610,219,2607,255,2613,328,2628,393,2644,442,2639,443,2622,394,2607,329,2602,255,2605,218,2613,182,2629,150,2649,126"/>
<area shape="rect" href="AMDGPUMachineFunction_8h.html" title=" " alt="" coords="2923,190,3113,216"/>
<area shape="poly" title=" " alt="" coords="2714,125,2955,184,2954,189,2713,130"/>
<area shape="rect" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codegen targets." alt="" coords="2326,190,2502,216"/>
<area shape="poly" title=" " alt="" coords="2629,130,2464,187,2462,182,2627,125"/>
<area shape="rect" href="MIRYamlMapping_8h.html" title=" " alt="" coords="2627,190,2849,216"/>
<area shape="poly" title=" " alt="" coords="2676,126,2720,177,2716,181,2672,129"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="2690,279,2874,305"/>
<area shape="poly" title=" " alt="" coords="2748,119,2779,127,2811,139,2840,157,2863,181,2869,194,2870,207,2859,231,2839,254,2816,272,2813,268,2836,250,2855,229,2865,206,2864,195,2859,184,2836,161,2809,144,2778,132,2746,124"/>
<area shape="poly" title=" " alt="" coords="3023,216,3043,295,3060,348,3082,399,3110,443,3106,446,3077,402,3055,349,3038,296,3018,217"/>
<area shape="poly" title=" " alt="" coords="2326,209,2131,219,2013,229,1893,243,1777,263,1674,289,1629,304,1591,322,1560,341,1538,362,1532,371,1531,379,1538,399,1554,416,1573,422,1594,429,1611,447,1617,469,1611,490,1594,517,1571,538,1568,534,1590,514,1606,488,1612,469,1607,450,1591,434,1571,427,1551,420,1533,402,1525,380,1527,369,1533,358,1557,336,1589,317,1627,299,1672,284,1776,258,1892,238,2013,223,2131,213,2326,204"/>
<area shape="poly" title=" " alt="" coords="2421,215,2443,276,2466,359,2482,453,2490,529,2484,530,2476,453,2461,361,2438,278,2416,217"/>
<area shape="poly" title=" " alt="" coords="2503,211,2681,234,2887,269,2902,272,2901,277,2886,274,2680,239,2503,216"/>
<area shape="poly" title=" " alt="" coords="2724,218,2700,241,2681,272,2677,291,2681,311,2690,339,2704,363,2736,405,2748,425,2755,445,2753,467,2740,491,2727,503,2707,513,2653,531,2537,553,2536,548,2652,526,2705,509,2724,498,2736,488,2748,465,2750,446,2744,427,2731,408,2700,366,2685,341,2676,313,2672,291,2676,270,2696,238,2721,214"/>
<area shape="poly" title=" " alt="" coords="2747,215,2772,264,2767,267,2742,218"/>
<area shape="poly" title=" " alt="" coords="2789,304,2800,339,2808,388,2809,415,2806,442,2798,468,2784,491,2767,505,2743,517,2677,535,2603,548,2537,555,2536,550,2602,542,2676,530,2741,512,2765,500,2780,488,2793,466,2801,441,2804,415,2803,389,2795,340,2784,306"/>
<area shape="poly" title=" " alt="" coords="1264,308,849,367,849,362,1263,302"/>
<area shape="poly" title=" " alt="" coords="1364,311,1459,442,1455,445,1359,314"/>
<area shape="poly" title=" " alt="" coords="1323,315,1256,359,1214,383,1170,403,1070,430,944,456,943,450,1069,425,1168,398,1211,378,1253,355,1320,310"/>
<area shape="rect" href="Instructions_8h.html" title=" " alt="" coords="1181,456,1327,482"/>
<area shape="poly" title=" " alt="" coords="1340,314,1270,444,1265,442,1335,311"/>
<area shape="rect" href="Casting_8h.html" title=" " alt="" coords="1737,368,1891,393"/>
<area shape="poly" title=" " alt="" coords="1433,305,1725,357,1745,361,1744,367,1724,363,1432,310"/>
<area shape="poly" title=" " alt="" coords="1303,480,1340,487,1530,502,1856,521,2441,551,2441,557,1855,526,1529,507,1339,492,1302,485"/>
<area shape="poly" title=" " alt="" coords="1243,484,1188,536,1185,533,1240,480"/>
<area shape="poly" title=" " alt="" coords="1802,395,1782,415,1764,440,1755,465,1756,477,1762,487,1791,496,1855,506,2051,525,2441,551,2441,556,2050,530,1854,511,1790,502,1759,491,1751,479,1750,465,1759,437,1778,412,1798,392"/>
<area shape="poly" title=" " alt="" coords="1026,404,905,453,903,448,1024,399"/>
<area shape="poly" title=" " alt="" coords="1076,401,1076,434,1070,434,1070,401"/>
<area shape="poly" title=" " alt="" coords="856,226,794,266,791,261,853,222"/>
<area shape="poly" title=" " alt="" coords="886,224,866,442,861,441,880,223"/>
</map>
</div>
</div>
<p><a href="AMDGPURegisterBankInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3184bd75cc7f72f64f0ed5364ba90b08" id="r_a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3184bd75cc7f72f64f0ed5364ba90b08">GET_TARGET_REGBANK_IMPL</a></td></tr>
<tr class="separator:a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8c6b6408d508158782ddfaf264a20641" id="r_a8c6b6408d508158782ddfaf264a20641"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c6b6408d508158782ddfaf264a20641">isVectorRegisterBank</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank)</td></tr>
<tr class="separator:a8c6b6408d508158782ddfaf264a20641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0fc37a646fdbbe1e832d3c7720e915" id="r_abb0fc37a646fdbbe1e832d3c7720e915"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb0fc37a646fdbbe1e832d3c7720e915">isScalarLoadLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:abb0fc37a646fdbbe1e832d3c7720e915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd86d813757b6a6e4b94c03a856002a4" id="r_abd86d813757b6a6e4b94c03a856002a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd86d813757b6a6e4b94c03a856002a4">setRegsToType</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewTy</a>)</td></tr>
<tr class="memdesc:abd86d813757b6a6e4b94c03a856002a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace the current type each register in <code>Regs</code> has with <code>NewTy</code>.  <br /></td></tr>
<tr class="separator:abd86d813757b6a6e4b94c03a856002a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3232adbead0d5386a1e7636a9d772f" id="r_afa3232adbead0d5386a1e7636a9d772f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afa3232adbead0d5386a1e7636a9d772f">getHalfSizedType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="separator:afa3232adbead0d5386a1e7636a9d772f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c2bc39e4119d3c2098986cfd7be179" id="r_ab4c2bc39e4119d3c2098986cfd7be179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab4c2bc39e4119d3c2098986cfd7be179">splitUnequalType</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FirstSize</a>)</td></tr>
<tr class="memdesc:ab4c2bc39e4119d3c2098986cfd7be179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split <code>Ty</code> into 2 pieces.  <br /></td></tr>
<tr class="separator:ab4c2bc39e4119d3c2098986cfd7be179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1deb020986939504194841306a9da79" id="r_af1deb020986939504194841306a9da79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1deb020986939504194841306a9da79">widen96To128</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="separator:af1deb020986939504194841306a9da79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74ba83dde21c4eb9ced98ce5c77879f" id="r_af74ba83dde21c4eb9ced98ce5c77879f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af74ba83dde21c4eb9ced98ce5c77879f">getSrcRegIgnoringCopies</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:af74ba83dde21c4eb9ced98ce5c77879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15d07b5d3309a7ec1f40da8418be6c4" id="r_ab15d07b5d3309a7ec1f40da8418be6c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab15d07b5d3309a7ec1f40da8418be6c4">setBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CombinedOffset</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">VOffsetReg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SOffsetReg</a>, int64_t &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstOffsetVal</a>, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:ab15d07b5d3309a7ec1f40da8418be6c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ebc5d429e92dbe3e0c6009ec8e55b4" id="r_a79ebc5d429e92dbe3e0c6009ec8e55b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79ebc5d429e92dbe3e0c6009ec8e55b4">getExtendOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a79ebc5d429e92dbe3e0c6009ec8e55b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5227e311d2ae980540efa4033943595e" id="r_a5227e311d2ae980540efa4033943595e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5227e311d2ae980540efa4033943595e">unpackV2S16ToS32</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtOpcode</a>)</td></tr>
<tr class="separator:a5227e311d2ae980540efa4033943595e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1b1f36c5069336e43ad70639b7f176" id="r_a0f1b1f36c5069336e43ad70639b7f176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f1b1f36c5069336e43ad70639b7f176">substituteSimpleCopyRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> AMDGPURegisterBankInfo::OperandsMapper &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="separator:a0f1b1f36c5069336e43ad70639b7f176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e652265b0217f8fdba9f95129c0d47" id="r_a51e652265b0217f8fdba9f95129c0d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51e652265b0217f8fdba9f95129c0d47">getBaseWithConstantOffset</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a51e652265b0217f8fdba9f95129c0d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae677889401c02a8def9a0508e858c7" id="r_aeae677889401c02a8def9a0508e858c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeae677889401c02a8def9a0508e858c7">reinsertVectorIndexAdd</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IdxUseInstr</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ConstOffset</a>)</td></tr>
<tr class="memdesc:aeae677889401c02a8def9a0508e858c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function for pushing dynamic vector indexes with a constant offset into waterfall loops.  <br /></td></tr>
<tr class="separator:aeae677889401c02a8def9a0508e858c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6448cfc677ca653b92b0c0bf5f3b29cd" id="r_a6448cfc677ca653b92b0c0bf5f3b29cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6448cfc677ca653b92b0c0bf5f3b29cd">extendLow32IntoHigh32</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Hi32Reg</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lo32Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ExtOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsBooleanSrc</a>=false)</td></tr>
<tr class="memdesc:a6448cfc677ca653b92b0c0bf5f3b29cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement extending a 32-bit value to a 64-bit value.  <br /></td></tr>
<tr class="separator:a6448cfc677ca653b92b0c0bf5f3b29cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f39da29f54df5f90a0752608d8f8c1" id="r_a51f39da29f54df5f90a0752608d8f8c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51f39da29f54df5f90a0752608d8f8c1">constrainRegToBank</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank)</td></tr>
<tr class="separator:a51f39da29f54df5f90a0752608d8f8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf2c2b46650c2af4ba811f1b08156e7" id="r_a9cf2c2b46650c2af4ba811f1b08156e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cf2c2b46650c2af4ba811f1b08156e7">regBankUnion</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RB0</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RB1</a>)</td></tr>
<tr class="separator:a9cf2c2b46650c2af4ba811f1b08156e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1130bcafa3946d26a8db4ed3e3ff454c" id="r_a1130bcafa3946d26a8db4ed3e3ff454c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1130bcafa3946d26a8db4ed3e3ff454c">regBankBoolUnion</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RB0</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RB1</a>)</td></tr>
<tr class="separator:a1130bcafa3946d26a8db4ed3e3ff454c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. </p>
<dl class="section user"><dt></dt><dd></dd></dl>
<p><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> has unique register bank constraints that require special high level strategies to deal with. There are two main true physical register banks VGPR (vector), and SGPR (scalar). Additionally the VCC register bank is a sort of pseudo-register bank needed to represent SGPRs used in a vector boolean context. There is also the AGPR bank, which is a special purpose physical register bank present on some subtargets.</p>
<p>Copying from VGPR to SGPR is generally illegal, unless the value is known to be uniform. It is generally not valid to legalize operands by inserting copies as on other targets. Operations which require uniform, SGPR operands generally require scalarization by repeatedly executing the instruction, activating each set of lanes using a unique set of input values. This is referred to as a waterfall loop.</p>
<dl class="section user"><dt>Booleans</dt><dd></dd></dl>
<p>Booleans (s1 values) requires special consideration. A vector compare result is naturally a bitmask with one bit per lane, in a 32 or 64-bit register. These are represented with the VCC bank. During selection, we need to be able to unambiguously go back from a register class to a register bank. To distinguish whether an SGPR should use the SGPR or VCC register bank, we need to know the use context type. An SGPR s1 value always means a VCC bank value, otherwise it will be the SGPR bank. A scalar compare sets SCC, which is a 1-bit unaddressable register. This will need to be copied to a 32-bit virtual register. Taken together, this means we need to adjust the type of boolean operations to be regbank legal. All SALU booleans need to be widened to 32-bits, and all VALU booleans need to be s1 values.</p>
<p>A noteworthy exception to the s1-means-vcc rule is for legalization artifact casts. G_TRUNC s1 results, and G_SEXT/G_ZEXT/G_ANYEXT sources are never vcc bank. A non-boolean source (such as a truncate from a 1-bit load from memory) will require a copy to the VCC bank which will require clearing the high bits and inserting a compare.</p>
<dl class="section user"><dt>Constant bus restriction</dt><dd></dd></dl>
<p>VALU instructions have a limitation known as the constant bus restriction. Most VALU instructions can use SGPR operands, but may read at most 1 SGPR or constant literal value (this to 2 in gfx10 for most instructions). This is one unique SGPR, so the same SGPR may be used for multiple operands. From a register bank perspective, any combination of operands should be legal as an SGPR, but this is contextually dependent on the SGPR operands all being the same register. There is therefore optimal to choose the SGPR with the most uses to minimize the number of copies.</p>
<p>We avoid trying to solve this problem in RegBankSelect. Any VALU G_* operation should have its source operands all mapped to VGPRs (except for VCC), inserting copies from any SGPR operands. This the most trivial legal mapping. Anything beyond the simplest 1:1 instruction selection would be too complicated to solve here. Every optimization pattern or instruction selected to multiple outputs would have to enforce this rule, and there would be additional complexity in tracking this rule for every G_* operation. By forcing all inputs to VGPRs, it also simplifies the task of picking the optimal operand combination from a post-isel optimization pass. </p>

<p class="definition">Definition in file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3184bd75cc7f72f64f0ed5364ba90b08" name="a3184bd75cc7f72f64f0ed5364ba90b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184bd75cc7f72f64f0ed5364ba90b08">&#9670;&#160;</a></span>GET_TARGET_REGBANK_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_TARGET_REGBANK_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00086">86</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a51f39da29f54df5f90a0752608d8f8c1" name="a51f39da29f54df5f90a0752608d8f8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51f39da29f54df5f90a0752608d8f8c1">&#9670;&#160;</a></span>constrainRegToBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> constrainRegToBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bank</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02013">2013</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>.</p>

</div>
</div>
<a id="a6448cfc677ca653b92b0c0bf5f3b29cd" name="a6448cfc677ca653b92b0c0bf5f3b29cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6448cfc677ca653b92b0c0bf5f3b29cd">&#9670;&#160;</a></span>extendLow32IntoHigh32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> extendLow32IntoHigh32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Hi32Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Lo32Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegBank</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsBooleanSrc</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implement extending a 32-bit value to a 64-bit value. </p>
<p><code>Lo32Reg</code> is the original 32-bit source value (to be inserted in the low part of the combined 64-bit result), and <code>Hi32Reg</code> is the high half of the combined 64-bit value. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01905">1905</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a51e652265b0217f8fdba9f95129c0d47" name="a51e652265b0217f8fdba9f95129c0d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e652265b0217f8fdba9f95129c0d47">&#9670;&#160;</a></span>getBaseWithConstantOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; getBaseWithConstantOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01791">1791</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00451">llvm::MIPatternMatch::m_GAdd()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00093">llvm::MIPatternMatch::m_ICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l13285">getBaseWithConstantOffset()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l13297">isConsecutiveLSLoc()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01805">llvm::AMDGPURegisterBankInfo::splitBufferOffsets()</a>.</p>

</div>
</div>
<a id="a79ebc5d429e92dbe3e0c6009ec8e55b4" name="a79ebc5d429e92dbe3e0c6009ec8e55b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ebc5d429e92dbe3e0c6009ec8e55b4">&#9670;&#160;</a></span>getExtendOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getExtendOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01712">1712</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="afa3232adbead0d5386a1e7636a9d772f" name="afa3232adbead0d5386a1e7636a9d772f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa3232adbead0d5386a1e7636a9d772f">&#9670;&#160;</a></span>getHalfSizedType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> getHalfSizedType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00671">671</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::scalarOrVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af74ba83dde21c4eb9ced98ce5c77879f" name="af74ba83dde21c4eb9ced98ce5c77879f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74ba83dde21c4eb9ced98ce5c77879f">&#9670;&#160;</a></span>getSrcRegIgnoringCopies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> getSrcRegIgnoringCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01236">1236</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00461">llvm::getDefIgnoringCopies()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>.</p>

</div>
</div>
<a id="abb0fc37a646fdbbe1e832d3c7720e915" name="abb0fc37a646fdbbe1e832d3c7720e915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0fc37a646fdbbe1e832d3c7720e915">&#9670;&#160;</a></span>isScalarLoadLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isScalarLoadLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00432">432</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="AMDGPU_8h_source.html#l00374">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00378">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00228">llvm::MachineMemOperand::getAddrSpace()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01125">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00296">llvm::MachineMemOperand::isAtomic()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00292">llvm::MachineMemOperand::isInvariant()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00031">llvm::AMDGPUInstrInfo::isUniformMMO()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00289">llvm::MachineMemOperand::isVolatile()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l00041">llvm::MONoClobber</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00453">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03442">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>.</p>

</div>
</div>
<a id="a8c6b6408d508158782ddfaf264a20641" name="a8c6b6408d508158782ddfaf264a20641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6b6408d508158782ddfaf264a20641">&#9670;&#160;</a></span>isVectorRegisterBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isVectorRegisterBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bank</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">213</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">llvm::AMDGPURegisterBankInfo::copyCost()</a>.</p>

</div>
</div>
<a id="a1130bcafa3946d26a8db4ed3e3ff454c" name="a1130bcafa3946d26a8db4ed3e3ff454c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1130bcafa3946d26a8db4ed3e3ff454c">&#9670;&#160;</a></span>regBankBoolUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> regBankBoolUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RB0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RB1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03272">3272</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03257">regBankUnion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>.</p>

</div>
</div>
<a id="a9cf2c2b46650c2af4ba811f1b08156e7" name="a9cf2c2b46650c2af4ba811f1b08156e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf2c2b46650c2af4ba811f1b08156e7">&#9670;&#160;</a></span>regBankUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> regBankUnion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RB0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RB1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03257">3257</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03533">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03288">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03272">regBankBoolUnion()</a>.</p>

</div>
</div>
<a id="aeae677889401c02a8def9a0508e858c7" name="aeae677889401c02a8def9a0508e858c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae677889401c02a8def9a0508e858c7">&#9670;&#160;</a></span>reinsertVectorIndexAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> reinsertVectorIndexAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IdxUseInstr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ConstOffset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function for pushing dynamic vector indexes with a constant offset into waterfall loops. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01884">1884</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="ilist__node_8h_source.html#l00082">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="ab15d07b5d3309a7ec1f40da8418be6c4" name="ab15d07b5d3309a7ec1f40da8418be6c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15d07b5d3309a7ec1f40da8418be6c4">&#9670;&#160;</a></span>setBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> setBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>CombinedOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>VOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>InstOffsetVal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a></td>          <td class="paramname"><span class="paramname"><em>Alignment</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01248">1248</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00020">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00300">llvm::getIConstantVRegSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">llvm::getOpcodeDef()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00468">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02566">llvm::AMDGPU::splitMUBUFOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">llvm::AMDGPURegisterBankInfo::Subtarget</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">llvm::AMDGPURegisterBankInfo::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01334">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>.</p>

</div>
</div>
<a id="abd86d813757b6a6e4b94c03a856002a4" name="abd86d813757b6a6e4b94c03a856002a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd86d813757b6a6e4b94c03a856002a4">&#9670;&#160;</a></span>setRegsToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> setRegsToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>NewTy</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Replace the current type each register in <code>Regs</code> has with <code>NewTy</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00663">663</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="ab4c2bc39e4119d3c2098986cfd7be179" name="ab4c2bc39e4119d3c2098986cfd7be179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c2bc39e4119d3c2098986cfd7be179">&#9670;&#160;</a></span>splitUnequalType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a> &gt; splitUnequalType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FirstSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Split <code>Ty</code> into 2 pieces. </p>
<p>The first will have <code>FirstSize</code> bits, and the rest will be in the remainder. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01025">1025</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00257">llvm::LLT::getElementType()</a>, <a class="el" href="TypeSize_8h_source.html#l00291">llvm::ElementCount::getFixed()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::scalarOrVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>.</p>

</div>
</div>
<a id="a0f1b1f36c5069336e43ad70639b7f176" name="a0f1b1f36c5069336e43ad70639b7f176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1b1f36c5069336e43ad70639b7f176">&#9670;&#160;</a></span>substituteSimpleCopyRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> substituteSimpleCopyRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> AMDGPURegisterBankInfo::OperandsMapper &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01752">1752</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a5227e311d2ae980540efa4033943595e" name="a5227e311d2ae980540efa4033943595e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5227e311d2ae980540efa4033943595e">&#9670;&#160;</a></span>unpackV2S16ToS32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; unpackV2S16ToS32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ExtOpcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01730">1730</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02116">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>.</p>

</div>
</div>
<a id="af1deb020986939504194841306a9da79" name="af1deb020986939504194841306a9da79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1deb020986939504194841306a9da79">&#9670;&#160;</a></span>widen96To128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> widen96To128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01041">1041</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00076">llvm::LLT::fixed_vector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00257">llvm::LLT::getElementType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01050">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:51:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
