Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 14 12:24:18 2021
| Host         : DESKTOP-8KJ0KRR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   104 |
|    Minimum number of control sets                        |   104 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   187 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   104 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    51 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             158 |           58 |
| No           | No                    | Yes                    |              92 |           34 |
| No           | Yes                   | No                     |              75 |           31 |
| Yes          | No                    | No                     |             470 |          111 |
| Yes          | No                    | Yes                    |              57 |           18 |
| Yes          | Yes                   | No                     |             561 |          136 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                               |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~clk_0_IBUF_BUFG                                                                                         |                                                                                                                                                              | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                     |                1 |              2 |
| ~system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/CLK_BUFG                           |                                                                                                                                                              |                                                                                                                                                     |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[3]                                                                                      | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  clk_0_IBUF_BUFG                                                                                         | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/lcd_mode[3]_i_1_n_0                                                                  | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/resetn_0                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[3]                                                                                      | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              4 |
| ~resetn_0_IBUF                                                                                           |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1_n_0                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  clk_0_IBUF_BUFG                                                                                         | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/textlcd_u0/count_mode                                                                           | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/resetn_0                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                    | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                   | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                   | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                   | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                    | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg1[31]                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg1[31]                                                                                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                    | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                   | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                    | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/p_1_in[7]                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/p_1_in[15]                                                                                             | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/p_1_in[23]                                                                                             | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/p_1_in[31]                                                                                             | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[23]                                                                                     | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[31]                                                                                     | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg00_in[15]                                                                                     | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                        |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                1 |              8 |
| ~system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/CLK_BUFG                           | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/E[0]                                                                             | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                3 |              9 |
|  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0                                     |                5 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |
|  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/cnt_sec1_reg[3]_LDC_i_1_n_0                            |                4 |             11 |
|  system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/resetn_0                                               |                3 |             11 |
| ~system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/CLK_BUFG                           |                                                                                                                                                              | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                     |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                     |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                5 |             12 |
|  system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/CLK_BUFG                           |                                                                                                                                                              |                                                                                                                                                     |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                     |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                     |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                     |                7 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                     |                3 |             16 |
| ~system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/g2m_u0/CLK_BUFG                           | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/vertical_u0/E[0]                                                                               | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/axi_awready0                                                                                                 | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                     |                9 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                     |                7 |             21 |
|  clk_0_IBUF_BUFG                                                                                         | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/textdata_g[25]_i_1_n_0                                                         | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/resetn_0                                               |                7 |             21 |
|  clk_0_IBUF_BUFG                                                                                         |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/resetn_0                                               |                9 |             23 |
|  clk_0_IBUF_BUFG                                                                                         |                                                                                                                                                              | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/top_u0/digital_clock_u0/clk_divider_u0/clk_onesec_i_2_n_0                                     |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               11 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | system_i/tftlcd_0/inst/tftlcd_v1_0_S00_AXI_inst/TFTLCDctrl_U0/horizontal_u0/s00_axi_aresetn_0                                                       |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                        | system_i/textlcd_2_0/inst/textlcd_2_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                           |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | system_i/pushbutton_0/inst/pushbutton_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                         |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                     |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                     |               10 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                     |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |               11 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                     |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |                9 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |                9 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                     |               11 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                              |                                                                                                                                                     |               50 |            143 |
+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


