// Seed: 1443762403
module module_0 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wire id_7,
    input supply0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wand id_11,
    output supply1 id_12
);
  logic [-1 : 1] id_14;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output logic id_4
);
  always disable id_6;
  always @(posedge id_2 or posedge 1) begin : LABEL_0
    for (id_6 = -1; -1 == (-1); id_0 = 1 == -1) begin : LABEL_1
      id_4 <= id_3;
    end
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1
  );
endmodule
