{
  "module_name": "xlnx-zynqmp.h",
  "hash_id": "722ce7ac7c95d496b5509d88f684b4a6410ee92cf7d2828fba52e90f3517de07",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/firmware/xlnx-zynqmp.h",
  "human_readable_source": " \n \n\n#ifndef __FIRMWARE_ZYNQMP_H__\n#define __FIRMWARE_ZYNQMP_H__\n#include <linux/types.h>\n\n#include <linux/err.h>\n\n#define ZYNQMP_PM_VERSION_MAJOR\t1\n#define ZYNQMP_PM_VERSION_MINOR\t0\n\n#define ZYNQMP_PM_VERSION\t((ZYNQMP_PM_VERSION_MAJOR << 16) | \\\n\t\t\t\t\tZYNQMP_PM_VERSION_MINOR)\n\n#define ZYNQMP_TZ_VERSION_MAJOR\t1\n#define ZYNQMP_TZ_VERSION_MINOR\t0\n\n#define ZYNQMP_TZ_VERSION\t((ZYNQMP_TZ_VERSION_MAJOR << 16) | \\\n\t\t\t\t\tZYNQMP_TZ_VERSION_MINOR)\n\n \n#define PM_SIP_SVC\t\t\t0xC2000000\n\n \n#define PM_API_VERSION_2\t2\n\n#define PM_PINCTRL_PARAM_SET_VERSION\t2\n\n#define ZYNQMP_FAMILY_CODE 0x23\n#define VERSAL_FAMILY_CODE 0x26\n\n \n#define ALL_SUB_FAMILY_CODE\t\t0x00\n#define VERSAL_SUB_FAMILY_CODE\t\t0x01\n#define VERSALNET_SUB_FAMILY_CODE\t0x03\n\n#define FAMILY_CODE_MASK\tGENMASK(27, 21)\n#define SUB_FAMILY_CODE_MASK\tGENMASK(20, 19)\n\n \n#define TF_A_PM_REGISTER_SGI\t\t0xa04\n#define PM_GET_TRUSTZONE_VERSION\t0xa03\n#define PM_SET_SUSPEND_MODE\t\t0xa02\n#define GET_CALLBACK_DATA\t\t0xa01\n\n \n#define PAYLOAD_ARG_CNT\t4U\n\n \n#define CB_ARG_CNT     4\n\n \n#define CB_PAYLOAD_SIZE (CB_ARG_CNT + 1)\n\n#define ZYNQMP_PM_MAX_QOS\t\t100U\n\n#define GSS_NUM_REGS\t(4)\n\n \n#define\tZYNQMP_PM_CAPABILITY_ACCESS\t0x1U\n#define\tZYNQMP_PM_CAPABILITY_CONTEXT\t0x2U\n#define\tZYNQMP_PM_CAPABILITY_WAKEUP\t0x4U\n#define\tZYNQMP_PM_CAPABILITY_UNUSABLE\t0x8U\n\n \n#define PM_LOAD_PDI\t0x701\n#define PDI_SRC_DDR\t0xF\n\n \n#define XILINX_ZYNQMP_PM_FPGA_FULL\t0x0U\n#define XILINX_ZYNQMP_PM_FPGA_PARTIAL\tBIT(0)\n\n \n#define XILINX_ZYNQMP_PM_FPGA_CONFIG_STAT_OFFSET\t7U\n#define XILINX_ZYNQMP_PM_FPGA_READ_CONFIG_REG\t\t0U\n\n \n#define EVENT_ERROR_PMC_ERR1\t(0x28100000U)\n#define EVENT_ERROR_PMC_ERR2\t(0x28104000U)\n#define EVENT_ERROR_PSM_ERR1\t(0x28108000U)\n#define EVENT_ERROR_PSM_ERR2\t(0x2810C000U)\n\n \n#define SD_ITAPDLY\t0xFF180314\n#define SD_OTAPDLYSEL\t0xFF180318\n\nenum pm_api_cb_id {\n\tPM_INIT_SUSPEND_CB = 30,\n\tPM_ACKNOWLEDGE_CB = 31,\n\tPM_NOTIFY_CB = 32,\n};\n\nenum pm_api_id {\n\tPM_GET_API_VERSION = 1,\n\tPM_REGISTER_NOTIFIER = 5,\n\tPM_FORCE_POWERDOWN = 8,\n\tPM_REQUEST_WAKEUP = 10,\n\tPM_SYSTEM_SHUTDOWN = 12,\n\tPM_REQUEST_NODE = 13,\n\tPM_RELEASE_NODE = 14,\n\tPM_SET_REQUIREMENT = 15,\n\tPM_RESET_ASSERT = 17,\n\tPM_RESET_GET_STATUS = 18,\n\tPM_MMIO_WRITE = 19,\n\tPM_MMIO_READ = 20,\n\tPM_PM_INIT_FINALIZE = 21,\n\tPM_FPGA_LOAD = 22,\n\tPM_FPGA_GET_STATUS = 23,\n\tPM_GET_CHIPID = 24,\n\tPM_SECURE_SHA = 26,\n\tPM_PINCTRL_REQUEST = 28,\n\tPM_PINCTRL_RELEASE = 29,\n\tPM_PINCTRL_GET_FUNCTION = 30,\n\tPM_PINCTRL_SET_FUNCTION = 31,\n\tPM_PINCTRL_CONFIG_PARAM_GET = 32,\n\tPM_PINCTRL_CONFIG_PARAM_SET = 33,\n\tPM_IOCTL = 34,\n\tPM_QUERY_DATA = 35,\n\tPM_CLOCK_ENABLE = 36,\n\tPM_CLOCK_DISABLE = 37,\n\tPM_CLOCK_GETSTATE = 38,\n\tPM_CLOCK_SETDIVIDER = 39,\n\tPM_CLOCK_GETDIVIDER = 40,\n\tPM_CLOCK_SETRATE = 41,\n\tPM_CLOCK_GETRATE = 42,\n\tPM_CLOCK_SETPARENT = 43,\n\tPM_CLOCK_GETPARENT = 44,\n\tPM_FPGA_READ = 46,\n\tPM_SECURE_AES = 47,\n\tPM_FEATURE_CHECK = 63,\n};\n\n \nenum pm_ret_status {\n\tXST_PM_SUCCESS = 0,\n\tXST_PM_NO_FEATURE = 19,\n\tXST_PM_INTERNAL = 2000,\n\tXST_PM_CONFLICT = 2001,\n\tXST_PM_NO_ACCESS = 2002,\n\tXST_PM_INVALID_NODE = 2003,\n\tXST_PM_DOUBLE_REQ = 2004,\n\tXST_PM_ABORT_SUSPEND = 2005,\n\tXST_PM_MULT_USER = 2008,\n};\n\nenum pm_ioctl_id {\n\tIOCTL_GET_RPU_OPER_MODE = 0,\n\tIOCTL_SET_RPU_OPER_MODE = 1,\n\tIOCTL_RPU_BOOT_ADDR_CONFIG = 2,\n\tIOCTL_TCM_COMB_CONFIG = 3,\n\tIOCTL_SET_TAPDELAY_BYPASS = 4,\n\tIOCTL_SD_DLL_RESET = 6,\n\tIOCTL_SET_SD_TAPDELAY = 7,\n\tIOCTL_SET_PLL_FRAC_MODE = 8,\n\tIOCTL_GET_PLL_FRAC_MODE = 9,\n\tIOCTL_SET_PLL_FRAC_DATA = 10,\n\tIOCTL_GET_PLL_FRAC_DATA = 11,\n\tIOCTL_WRITE_GGS = 12,\n\tIOCTL_READ_GGS = 13,\n\tIOCTL_WRITE_PGGS = 14,\n\tIOCTL_READ_PGGS = 15,\n\t \n\tIOCTL_SET_BOOT_HEALTH_STATUS = 17,\n\tIOCTL_OSPI_MUX_SELECT = 21,\n\t \n\tIOCTL_REGISTER_SGI = 25,\n\t \n\tIOCTL_SET_FEATURE_CONFIG = 26,\n\tIOCTL_GET_FEATURE_CONFIG = 27,\n\t \n\tIOCTL_SET_SD_CONFIG = 30,\n\tIOCTL_SET_GEM_CONFIG = 31,\n};\n\nenum pm_query_id {\n\tPM_QID_INVALID = 0,\n\tPM_QID_CLOCK_GET_NAME = 1,\n\tPM_QID_CLOCK_GET_TOPOLOGY = 2,\n\tPM_QID_CLOCK_GET_FIXEDFACTOR_PARAMS = 3,\n\tPM_QID_CLOCK_GET_PARENTS = 4,\n\tPM_QID_CLOCK_GET_ATTRIBUTES = 5,\n\tPM_QID_PINCTRL_GET_NUM_PINS = 6,\n\tPM_QID_PINCTRL_GET_NUM_FUNCTIONS = 7,\n\tPM_QID_PINCTRL_GET_NUM_FUNCTION_GROUPS = 8,\n\tPM_QID_PINCTRL_GET_FUNCTION_NAME = 9,\n\tPM_QID_PINCTRL_GET_FUNCTION_GROUPS = 10,\n\tPM_QID_PINCTRL_GET_PIN_GROUPS = 11,\n\tPM_QID_CLOCK_GET_NUM_CLOCKS = 12,\n\tPM_QID_CLOCK_GET_MAX_DIVISOR = 13,\n};\n\nenum rpu_oper_mode {\n\tPM_RPU_MODE_LOCKSTEP = 0,\n\tPM_RPU_MODE_SPLIT = 1,\n};\n\nenum rpu_boot_mem {\n\tPM_RPU_BOOTMEM_LOVEC = 0,\n\tPM_RPU_BOOTMEM_HIVEC = 1,\n};\n\nenum rpu_tcm_comb {\n\tPM_RPU_TCM_SPLIT = 0,\n\tPM_RPU_TCM_COMB = 1,\n};\n\nenum zynqmp_pm_reset_action {\n\tPM_RESET_ACTION_RELEASE = 0,\n\tPM_RESET_ACTION_ASSERT = 1,\n\tPM_RESET_ACTION_PULSE = 2,\n};\n\nenum zynqmp_pm_reset {\n\tZYNQMP_PM_RESET_START = 1000,\n\tZYNQMP_PM_RESET_PCIE_CFG = ZYNQMP_PM_RESET_START,\n\tZYNQMP_PM_RESET_PCIE_BRIDGE = 1001,\n\tZYNQMP_PM_RESET_PCIE_CTRL = 1002,\n\tZYNQMP_PM_RESET_DP = 1003,\n\tZYNQMP_PM_RESET_SWDT_CRF = 1004,\n\tZYNQMP_PM_RESET_AFI_FM5 = 1005,\n\tZYNQMP_PM_RESET_AFI_FM4 = 1006,\n\tZYNQMP_PM_RESET_AFI_FM3 = 1007,\n\tZYNQMP_PM_RESET_AFI_FM2 = 1008,\n\tZYNQMP_PM_RESET_AFI_FM1 = 1009,\n\tZYNQMP_PM_RESET_AFI_FM0 = 1010,\n\tZYNQMP_PM_RESET_GDMA = 1011,\n\tZYNQMP_PM_RESET_GPU_PP1 = 1012,\n\tZYNQMP_PM_RESET_GPU_PP0 = 1013,\n\tZYNQMP_PM_RESET_GPU = 1014,\n\tZYNQMP_PM_RESET_GT = 1015,\n\tZYNQMP_PM_RESET_SATA = 1016,\n\tZYNQMP_PM_RESET_ACPU3_PWRON = 1017,\n\tZYNQMP_PM_RESET_ACPU2_PWRON = 1018,\n\tZYNQMP_PM_RESET_ACPU1_PWRON = 1019,\n\tZYNQMP_PM_RESET_ACPU0_PWRON = 1020,\n\tZYNQMP_PM_RESET_APU_L2 = 1021,\n\tZYNQMP_PM_RESET_ACPU3 = 1022,\n\tZYNQMP_PM_RESET_ACPU2 = 1023,\n\tZYNQMP_PM_RESET_ACPU1 = 1024,\n\tZYNQMP_PM_RESET_ACPU0 = 1025,\n\tZYNQMP_PM_RESET_DDR = 1026,\n\tZYNQMP_PM_RESET_APM_FPD = 1027,\n\tZYNQMP_PM_RESET_SOFT = 1028,\n\tZYNQMP_PM_RESET_GEM0 = 1029,\n\tZYNQMP_PM_RESET_GEM1 = 1030,\n\tZYNQMP_PM_RESET_GEM2 = 1031,\n\tZYNQMP_PM_RESET_GEM3 = 1032,\n\tZYNQMP_PM_RESET_QSPI = 1033,\n\tZYNQMP_PM_RESET_UART0 = 1034,\n\tZYNQMP_PM_RESET_UART1 = 1035,\n\tZYNQMP_PM_RESET_SPI0 = 1036,\n\tZYNQMP_PM_RESET_SPI1 = 1037,\n\tZYNQMP_PM_RESET_SDIO0 = 1038,\n\tZYNQMP_PM_RESET_SDIO1 = 1039,\n\tZYNQMP_PM_RESET_CAN0 = 1040,\n\tZYNQMP_PM_RESET_CAN1 = 1041,\n\tZYNQMP_PM_RESET_I2C0 = 1042,\n\tZYNQMP_PM_RESET_I2C1 = 1043,\n\tZYNQMP_PM_RESET_TTC0 = 1044,\n\tZYNQMP_PM_RESET_TTC1 = 1045,\n\tZYNQMP_PM_RESET_TTC2 = 1046,\n\tZYNQMP_PM_RESET_TTC3 = 1047,\n\tZYNQMP_PM_RESET_SWDT_CRL = 1048,\n\tZYNQMP_PM_RESET_NAND = 1049,\n\tZYNQMP_PM_RESET_ADMA = 1050,\n\tZYNQMP_PM_RESET_GPIO = 1051,\n\tZYNQMP_PM_RESET_IOU_CC = 1052,\n\tZYNQMP_PM_RESET_TIMESTAMP = 1053,\n\tZYNQMP_PM_RESET_RPU_R50 = 1054,\n\tZYNQMP_PM_RESET_RPU_R51 = 1055,\n\tZYNQMP_PM_RESET_RPU_AMBA = 1056,\n\tZYNQMP_PM_RESET_OCM = 1057,\n\tZYNQMP_PM_RESET_RPU_PGE = 1058,\n\tZYNQMP_PM_RESET_USB0_CORERESET = 1059,\n\tZYNQMP_PM_RESET_USB1_CORERESET = 1060,\n\tZYNQMP_PM_RESET_USB0_HIBERRESET = 1061,\n\tZYNQMP_PM_RESET_USB1_HIBERRESET = 1062,\n\tZYNQMP_PM_RESET_USB0_APB = 1063,\n\tZYNQMP_PM_RESET_USB1_APB = 1064,\n\tZYNQMP_PM_RESET_IPI = 1065,\n\tZYNQMP_PM_RESET_APM_LPD = 1066,\n\tZYNQMP_PM_RESET_RTC = 1067,\n\tZYNQMP_PM_RESET_SYSMON = 1068,\n\tZYNQMP_PM_RESET_AFI_FM6 = 1069,\n\tZYNQMP_PM_RESET_LPD_SWDT = 1070,\n\tZYNQMP_PM_RESET_FPD = 1071,\n\tZYNQMP_PM_RESET_RPU_DBG1 = 1072,\n\tZYNQMP_PM_RESET_RPU_DBG0 = 1073,\n\tZYNQMP_PM_RESET_DBG_LPD = 1074,\n\tZYNQMP_PM_RESET_DBG_FPD = 1075,\n\tZYNQMP_PM_RESET_APLL = 1076,\n\tZYNQMP_PM_RESET_DPLL = 1077,\n\tZYNQMP_PM_RESET_VPLL = 1078,\n\tZYNQMP_PM_RESET_IOPLL = 1079,\n\tZYNQMP_PM_RESET_RPLL = 1080,\n\tZYNQMP_PM_RESET_GPO3_PL_0 = 1081,\n\tZYNQMP_PM_RESET_GPO3_PL_1 = 1082,\n\tZYNQMP_PM_RESET_GPO3_PL_2 = 1083,\n\tZYNQMP_PM_RESET_GPO3_PL_3 = 1084,\n\tZYNQMP_PM_RESET_GPO3_PL_4 = 1085,\n\tZYNQMP_PM_RESET_GPO3_PL_5 = 1086,\n\tZYNQMP_PM_RESET_GPO3_PL_6 = 1087,\n\tZYNQMP_PM_RESET_GPO3_PL_7 = 1088,\n\tZYNQMP_PM_RESET_GPO3_PL_8 = 1089,\n\tZYNQMP_PM_RESET_GPO3_PL_9 = 1090,\n\tZYNQMP_PM_RESET_GPO3_PL_10 = 1091,\n\tZYNQMP_PM_RESET_GPO3_PL_11 = 1092,\n\tZYNQMP_PM_RESET_GPO3_PL_12 = 1093,\n\tZYNQMP_PM_RESET_GPO3_PL_13 = 1094,\n\tZYNQMP_PM_RESET_GPO3_PL_14 = 1095,\n\tZYNQMP_PM_RESET_GPO3_PL_15 = 1096,\n\tZYNQMP_PM_RESET_GPO3_PL_16 = 1097,\n\tZYNQMP_PM_RESET_GPO3_PL_17 = 1098,\n\tZYNQMP_PM_RESET_GPO3_PL_18 = 1099,\n\tZYNQMP_PM_RESET_GPO3_PL_19 = 1100,\n\tZYNQMP_PM_RESET_GPO3_PL_20 = 1101,\n\tZYNQMP_PM_RESET_GPO3_PL_21 = 1102,\n\tZYNQMP_PM_RESET_GPO3_PL_22 = 1103,\n\tZYNQMP_PM_RESET_GPO3_PL_23 = 1104,\n\tZYNQMP_PM_RESET_GPO3_PL_24 = 1105,\n\tZYNQMP_PM_RESET_GPO3_PL_25 = 1106,\n\tZYNQMP_PM_RESET_GPO3_PL_26 = 1107,\n\tZYNQMP_PM_RESET_GPO3_PL_27 = 1108,\n\tZYNQMP_PM_RESET_GPO3_PL_28 = 1109,\n\tZYNQMP_PM_RESET_GPO3_PL_29 = 1110,\n\tZYNQMP_PM_RESET_GPO3_PL_30 = 1111,\n\tZYNQMP_PM_RESET_GPO3_PL_31 = 1112,\n\tZYNQMP_PM_RESET_RPU_LS = 1113,\n\tZYNQMP_PM_RESET_PS_ONLY = 1114,\n\tZYNQMP_PM_RESET_PL = 1115,\n\tZYNQMP_PM_RESET_PS_PL0 = 1116,\n\tZYNQMP_PM_RESET_PS_PL1 = 1117,\n\tZYNQMP_PM_RESET_PS_PL2 = 1118,\n\tZYNQMP_PM_RESET_PS_PL3 = 1119,\n\tZYNQMP_PM_RESET_END = ZYNQMP_PM_RESET_PS_PL3\n};\n\nenum zynqmp_pm_suspend_reason {\n\tSUSPEND_POWER_REQUEST = 201,\n\tSUSPEND_ALERT = 202,\n\tSUSPEND_SYSTEM_SHUTDOWN = 203,\n};\n\nenum zynqmp_pm_request_ack {\n\tZYNQMP_PM_REQUEST_ACK_NO = 1,\n\tZYNQMP_PM_REQUEST_ACK_BLOCKING = 2,\n\tZYNQMP_PM_REQUEST_ACK_NON_BLOCKING = 3,\n};\n\nenum pm_node_id {\n\tNODE_SD_0 = 39,\n\tNODE_SD_1 = 40,\n};\n\nenum tap_delay_type {\n\tPM_TAPDELAY_INPUT = 0,\n\tPM_TAPDELAY_OUTPUT = 1,\n};\n\nenum dll_reset_type {\n\tPM_DLL_RESET_ASSERT = 0,\n\tPM_DLL_RESET_RELEASE = 1,\n\tPM_DLL_RESET_PULSE = 2,\n};\n\nenum pm_pinctrl_config_param {\n\tPM_PINCTRL_CONFIG_SLEW_RATE = 0,\n\tPM_PINCTRL_CONFIG_BIAS_STATUS = 1,\n\tPM_PINCTRL_CONFIG_PULL_CTRL = 2,\n\tPM_PINCTRL_CONFIG_SCHMITT_CMOS = 3,\n\tPM_PINCTRL_CONFIG_DRIVE_STRENGTH = 4,\n\tPM_PINCTRL_CONFIG_VOLTAGE_STATUS = 5,\n\tPM_PINCTRL_CONFIG_TRI_STATE = 6,\n\tPM_PINCTRL_CONFIG_MAX = 7,\n};\n\nenum pm_pinctrl_slew_rate {\n\tPM_PINCTRL_SLEW_RATE_FAST = 0,\n\tPM_PINCTRL_SLEW_RATE_SLOW = 1,\n};\n\nenum pm_pinctrl_bias_status {\n\tPM_PINCTRL_BIAS_DISABLE = 0,\n\tPM_PINCTRL_BIAS_ENABLE = 1,\n};\n\nenum pm_pinctrl_pull_ctrl {\n\tPM_PINCTRL_BIAS_PULL_DOWN = 0,\n\tPM_PINCTRL_BIAS_PULL_UP = 1,\n};\n\nenum pm_pinctrl_schmitt_cmos {\n\tPM_PINCTRL_INPUT_TYPE_CMOS = 0,\n\tPM_PINCTRL_INPUT_TYPE_SCHMITT = 1,\n};\n\nenum pm_pinctrl_drive_strength {\n\tPM_PINCTRL_DRIVE_STRENGTH_2MA = 0,\n\tPM_PINCTRL_DRIVE_STRENGTH_4MA = 1,\n\tPM_PINCTRL_DRIVE_STRENGTH_8MA = 2,\n\tPM_PINCTRL_DRIVE_STRENGTH_12MA = 3,\n};\n\nenum pm_pinctrl_tri_state {\n\tPM_PINCTRL_TRI_STATE_DISABLE = 0,\n\tPM_PINCTRL_TRI_STATE_ENABLE = 1,\n};\n\nenum zynqmp_pm_shutdown_type {\n\tZYNQMP_PM_SHUTDOWN_TYPE_SHUTDOWN = 0,\n\tZYNQMP_PM_SHUTDOWN_TYPE_RESET = 1,\n\tZYNQMP_PM_SHUTDOWN_TYPE_SETSCOPE_ONLY = 2,\n};\n\nenum zynqmp_pm_shutdown_subtype {\n\tZYNQMP_PM_SHUTDOWN_SUBTYPE_SUBSYSTEM = 0,\n\tZYNQMP_PM_SHUTDOWN_SUBTYPE_PS_ONLY = 1,\n\tZYNQMP_PM_SHUTDOWN_SUBTYPE_SYSTEM = 2,\n};\n\nenum tap_delay_signal_type {\n\tPM_TAPDELAY_NAND_DQS_IN = 0,\n\tPM_TAPDELAY_NAND_DQS_OUT = 1,\n\tPM_TAPDELAY_QSPI = 2,\n\tPM_TAPDELAY_MAX = 3,\n};\n\nenum tap_delay_bypass_ctrl {\n\tPM_TAPDELAY_BYPASS_DISABLE = 0,\n\tPM_TAPDELAY_BYPASS_ENABLE = 1,\n};\n\nenum ospi_mux_select_type {\n\tPM_OSPI_MUX_SEL_DMA = 0,\n\tPM_OSPI_MUX_SEL_LINEAR = 1,\n};\n\nenum pm_feature_config_id {\n\tPM_FEATURE_INVALID = 0,\n\tPM_FEATURE_OVERTEMP_STATUS = 1,\n\tPM_FEATURE_OVERTEMP_VALUE = 2,\n\tPM_FEATURE_EXTWDT_STATUS = 3,\n\tPM_FEATURE_EXTWDT_VALUE = 4,\n};\n\n \nenum pm_sd_config_type {\n\tSD_CONFIG_EMMC_SEL = 1,\n\tSD_CONFIG_BASECLK = 2,\n\tSD_CONFIG_8BIT = 3,\n\tSD_CONFIG_FIXED = 4,\n};\n\n \nenum pm_gem_config_type {\n\tGEM_CONFIG_SGMII_MODE = 1,\n\tGEM_CONFIG_FIXED = 2,\n};\n\n \nstruct zynqmp_pm_query_data {\n\tu32 qid;\n\tu32 arg1;\n\tu32 arg2;\n\tu32 arg3;\n};\n\nint zynqmp_pm_invoke_fn(u32 pm_api_id, u32 arg0, u32 arg1,\n\t\t\tu32 arg2, u32 arg3, u32 *ret_payload);\n\n#if IS_REACHABLE(CONFIG_ZYNQMP_FIRMWARE)\nint zynqmp_pm_get_api_version(u32 *version);\nint zynqmp_pm_get_chipid(u32 *idcode, u32 *version);\nint zynqmp_pm_query_data(struct zynqmp_pm_query_data qdata, u32 *out);\nint zynqmp_pm_clock_enable(u32 clock_id);\nint zynqmp_pm_clock_disable(u32 clock_id);\nint zynqmp_pm_clock_getstate(u32 clock_id, u32 *state);\nint zynqmp_pm_clock_setdivider(u32 clock_id, u32 divider);\nint zynqmp_pm_clock_getdivider(u32 clock_id, u32 *divider);\nint zynqmp_pm_clock_setrate(u32 clock_id, u64 rate);\nint zynqmp_pm_clock_getrate(u32 clock_id, u64 *rate);\nint zynqmp_pm_clock_setparent(u32 clock_id, u32 parent_id);\nint zynqmp_pm_clock_getparent(u32 clock_id, u32 *parent_id);\nint zynqmp_pm_set_pll_frac_mode(u32 clk_id, u32 mode);\nint zynqmp_pm_get_pll_frac_mode(u32 clk_id, u32 *mode);\nint zynqmp_pm_set_pll_frac_data(u32 clk_id, u32 data);\nint zynqmp_pm_get_pll_frac_data(u32 clk_id, u32 *data);\nint zynqmp_pm_set_sd_tapdelay(u32 node_id, u32 type, u32 value);\nint zynqmp_pm_sd_dll_reset(u32 node_id, u32 type);\nint zynqmp_pm_ospi_mux_select(u32 dev_id, u32 select);\nint zynqmp_pm_reset_assert(const enum zynqmp_pm_reset reset,\n\t\t\t   const enum zynqmp_pm_reset_action assert_flag);\nint zynqmp_pm_reset_get_status(const enum zynqmp_pm_reset reset, u32 *status);\nunsigned int zynqmp_pm_bootmode_read(u32 *ps_mode);\nint zynqmp_pm_bootmode_write(u32 ps_mode);\nint zynqmp_pm_init_finalize(void);\nint zynqmp_pm_set_suspend_mode(u32 mode);\nint zynqmp_pm_request_node(const u32 node, const u32 capabilities,\n\t\t\t   const u32 qos, const enum zynqmp_pm_request_ack ack);\nint zynqmp_pm_release_node(const u32 node);\nint zynqmp_pm_set_requirement(const u32 node, const u32 capabilities,\n\t\t\t      const u32 qos,\n\t\t\t      const enum zynqmp_pm_request_ack ack);\nint zynqmp_pm_aes_engine(const u64 address, u32 *out);\nint zynqmp_pm_sha_hash(const u64 address, const u32 size, const u32 flags);\nint zynqmp_pm_fpga_load(const u64 address, const u32 size, const u32 flags);\nint zynqmp_pm_fpga_get_status(u32 *value);\nint zynqmp_pm_fpga_get_config_status(u32 *value);\nint zynqmp_pm_write_ggs(u32 index, u32 value);\nint zynqmp_pm_read_ggs(u32 index, u32 *value);\nint zynqmp_pm_write_pggs(u32 index, u32 value);\nint zynqmp_pm_read_pggs(u32 index, u32 *value);\nint zynqmp_pm_set_tapdelay_bypass(u32 index, u32 value);\nint zynqmp_pm_system_shutdown(const u32 type, const u32 subtype);\nint zynqmp_pm_set_boot_health_status(u32 value);\nint zynqmp_pm_pinctrl_request(const u32 pin);\nint zynqmp_pm_pinctrl_release(const u32 pin);\nint zynqmp_pm_pinctrl_get_function(const u32 pin, u32 *id);\nint zynqmp_pm_pinctrl_set_function(const u32 pin, const u32 id);\nint zynqmp_pm_pinctrl_get_config(const u32 pin, const u32 param,\n\t\t\t\t u32 *value);\nint zynqmp_pm_pinctrl_set_config(const u32 pin, const u32 param,\n\t\t\t\t u32 value);\nint zynqmp_pm_load_pdi(const u32 src, const u64 address);\nint zynqmp_pm_register_notifier(const u32 node, const u32 event,\n\t\t\t\tconst u32 wake, const u32 enable);\nint zynqmp_pm_feature(const u32 api_id);\nint zynqmp_pm_is_function_supported(const u32 api_id, const u32 id);\nint zynqmp_pm_set_feature_config(enum pm_feature_config_id id, u32 value);\nint zynqmp_pm_get_feature_config(enum pm_feature_config_id id, u32 *payload);\nint zynqmp_pm_register_sgi(u32 sgi_num, u32 reset);\nint zynqmp_pm_force_pwrdwn(const u32 target,\n\t\t\t   const enum zynqmp_pm_request_ack ack);\nint zynqmp_pm_request_wake(const u32 node,\n\t\t\t   const bool set_addr,\n\t\t\t   const u64 address,\n\t\t\t   const enum zynqmp_pm_request_ack ack);\nint zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode);\nint zynqmp_pm_set_rpu_mode(u32 node_id, enum rpu_oper_mode rpu_mode);\nint zynqmp_pm_set_tcm_config(u32 node_id, enum rpu_tcm_comb tcm_mode);\nint zynqmp_pm_set_sd_config(u32 node, enum pm_sd_config_type config, u32 value);\nint zynqmp_pm_set_gem_config(u32 node, enum pm_gem_config_type config,\n\t\t\t     u32 value);\n#else\nstatic inline int zynqmp_pm_get_api_version(u32 *version)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_get_chipid(u32 *idcode, u32 *version)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_query_data(struct zynqmp_pm_query_data qdata,\n\t\t\t\t       u32 *out)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_enable(u32 clock_id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_disable(u32 clock_id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_getstate(u32 clock_id, u32 *state)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_setdivider(u32 clock_id, u32 divider)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_getdivider(u32 clock_id, u32 *divider)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_setrate(u32 clock_id, u64 rate)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_getrate(u32 clock_id, u64 *rate)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_setparent(u32 clock_id, u32 parent_id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_clock_getparent(u32 clock_id, u32 *parent_id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_pll_frac_mode(u32 clk_id, u32 mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_get_pll_frac_mode(u32 clk_id, u32 *mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_pll_frac_data(u32 clk_id, u32 data)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_get_pll_frac_data(u32 clk_id, u32 *data)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_sd_tapdelay(u32 node_id, u32 type, u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_sd_dll_reset(u32 node_id, u32 type)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_ospi_mux_select(u32 dev_id, u32 select)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_reset_assert(const enum zynqmp_pm_reset reset,\n\t\t\t\t\t const enum zynqmp_pm_reset_action assert_flag)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_reset_get_status(const enum zynqmp_pm_reset reset,\n\t\t\t\t\t     u32 *status)\n{\n\treturn -ENODEV;\n}\n\nstatic inline unsigned int zynqmp_pm_bootmode_read(u32 *ps_mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_bootmode_write(u32 ps_mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_init_finalize(void)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_suspend_mode(u32 mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_request_node(const u32 node, const u32 capabilities,\n\t\t\t\t\t const u32 qos,\n\t\t\t\t\t const enum zynqmp_pm_request_ack ack)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_release_node(const u32 node)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_requirement(const u32 node,\n\t\t\t\t\t    const u32 capabilities,\n\t\t\t\t\t    const u32 qos,\n\t\t\t\t\t    const enum zynqmp_pm_request_ack ack)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_aes_engine(const u64 address, u32 *out)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_sha_hash(const u64 address, const u32 size,\n\t\t\t\t     const u32 flags)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_fpga_load(const u64 address, const u32 size,\n\t\t\t\t      const u32 flags)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_fpga_get_status(u32 *value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_fpga_get_config_status(u32 *value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_write_ggs(u32 index, u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_read_ggs(u32 index, u32 *value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_write_pggs(u32 index, u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_read_pggs(u32 index, u32 *value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_tapdelay_bypass(u32 index, u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_system_shutdown(const u32 type, const u32 subtype)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_boot_health_status(u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_pinctrl_request(const u32 pin)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_pinctrl_release(const u32 pin)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_pinctrl_get_function(const u32 pin, u32 *id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_is_function_supported(const u32 api_id, const u32 id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_pinctrl_set_function(const u32 pin, const u32 id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_pinctrl_get_config(const u32 pin, const u32 param,\n\t\t\t\t\t       u32 *value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_pinctrl_set_config(const u32 pin, const u32 param,\n\t\t\t\t\t       u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_load_pdi(const u32 src, const u64 address)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_register_notifier(const u32 node, const u32 event,\n\t\t\t\t\t      const u32 wake, const u32 enable)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_feature(const u32 api_id)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_feature_config(enum pm_feature_config_id id,\n\t\t\t\t\t       u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_get_feature_config(enum pm_feature_config_id id,\n\t\t\t\t\t       u32 *payload)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_register_sgi(u32 sgi_num, u32 reset)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_force_pwrdwn(const u32 target,\n\t\t\t\t\t const enum zynqmp_pm_request_ack ack)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_request_wake(const u32 node,\n\t\t\t\t\t const bool set_addr,\n\t\t\t\t\t const u64 address,\n\t\t\t\t\t const enum zynqmp_pm_request_ack ack)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_rpu_mode(u32 node_id, enum rpu_oper_mode rpu_mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_tcm_config(u32 node_id, enum rpu_tcm_comb tcm_mode)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_sd_config(u32 node,\n\t\t\t\t\t  enum pm_sd_config_type config,\n\t\t\t\t\t  u32 value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline int zynqmp_pm_set_gem_config(u32 node,\n\t\t\t\t\t   enum pm_gem_config_type config,\n\t\t\t\t\t   u32 value)\n{\n\treturn -ENODEV;\n}\n\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}