Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Jun 24 16:11:51 2020
| Host         : linux running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file imu_controller_control_sets_placed.rpt
| Design       : imu_controller
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           58 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |             137 |           48 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-----------------------------+---------------------------------------+------------------+----------------+
|               Clock Signal               |        Enable Signal        |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------+-----------------------------+---------------------------------------+------------------+----------------+
|  r_Rx_DV_BUFG                            | toggle                      |                                       |                1 |              1 |
|  FSM_sequential_nextState_reg[2]_i_2_n_0 |                             |                                       |                1 |              3 |
|  r_Rx_DV_BUFG                            | pixel_G                     |                                       |                1 |              4 |
|  r_Rx_DV_BUFG                            | pixel_R                     |                                       |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                     | rx_uart/r_Clock_Count       |                                       |                5 |             10 |
|  pixel_clock_BUFG                        |                             | vga_controller/v_cntr_reg             |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG                     | dina_2[11]_i_1_n_0          |                                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | vga_data                    |                                       |                6 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | vga_controller/active       |                                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | result_data_in              |                                       |                6 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | dina_3[11]_i_1_n_0          |                                       |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | dina_1[11]_i_1_n_0          |                                       |                4 |             12 |
|  r_Rx_DV_BUFG                            | rx_data                     |                                       |                2 |             12 |
|  r_Rx_DV_BUFG                            |                             |                                       |                7 |             12 |
|  pixel_clock_BUFG                        | vga_controller/v_cntr_reg   | vga_controller/v_cntr_reg0            |                3 |             12 |
|  pixel_clock_BUFG                        |                             | vga_controller/vga_red_reg[3]_i_1_n_0 |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG                     | addra_delayed_1[16]_i_2_n_0 | addra_delayed_1[16]_i_1_n_0           |                3 |             17 |
|  CLK100MHZ_IBUF_BUFG                     | addra_delayed_2[16]_i_1_n_0 |                                       |                6 |             17 |
|  r_Rx_DV_BUFG                            | rx_address                  | rx_address[0]_i_1_n_0                 |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG                     | addra[16]_i_1_n_0           |                                       |                6 |             17 |
|  pixel_clock_BUFG                        |                             |                                       |                8 |             40 |
|  CLK100MHZ_IBUF_BUFG                     |                             |                                       |               42 |             76 |
+------------------------------------------+-----------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                    10 |
| 16+    |                     6 |
+--------+-----------------------+


