Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 05:52:40 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 139
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 23         |
| SYNTH-10  | Warning          | Wide multiplier                | 3          |
| TIMING-16 | Warning          | Large setup violation          | 71         |
| TIMING-18 | Warning          | Missing input or output delay  | 33         |
| TIMING-20 | Warning          | Non-clocked latch              | 8          |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin age_calc_inst/display_age/refresh_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin age_calc_inst/display_age/refresh_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin age_calc_inst/display_age/refresh_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin age_calc_inst/display_age/refresh_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin basic_calc_inst/display_calc/refresh_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin basic_calc_inst/display_calc/refresh_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin basic_calc_inst/display_calc/refresh_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin basic_calc_inst/display_calc/refresh_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin logic_calc_inst/result_display/refresh_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin logic_calc_inst/result_display/refresh_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/an_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/an_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/an_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/an_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/digit_select_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/digit_select_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin main_inst/seg_reg[6]/C is not reached by a timing clock
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at basic_calc_inst/result0 of size 13x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at basic_calc_inst/result0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at basic_calc_inst/result0__1 of size 18x13, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.468 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.656 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -12.989 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -14.565 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -16.005 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -16.667 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -17.562 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -18.085 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.424 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.449 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.471 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.540 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.546 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.555 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.566 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.577 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.626 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.680 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.684 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.685 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.687 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.694 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.707 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.721 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.776 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.953 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[0]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -20.816 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -21.104 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -23.095 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -23.495 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -25.385 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -25.451 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -27.053 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -28.735 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -29.188 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.128 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[1]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.469 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[2]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.534 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[3]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[4]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.662 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[6]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.738 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[7]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.746 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[5]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.757 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[8]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.777 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[10]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.853 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[11]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.861 ns between basic_calc_inst/digits_reg[3][2]/C (clocked by sys_clk_pin) and basic_calc_inst/decoder_out_reg[9]__0/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -30.922 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -31.805 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -33.233 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -33.928 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -35.371 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -36.522 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -37.547 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -37.934 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -39.641 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -40.075 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -41.733 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -42.951 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -43.025 ns between sci_calc_inst/input_value_reg[3]/C (clocked by sys_clk_pin) and sci_calc_inst/calc_result_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -45.040 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -48.552 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -48.771 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -53.365 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -55.511 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -57.728 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -58.115 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -6.136 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -60.984 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -62.937 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -8.084 ns between basic_calc_inst/num2_reg[0]/C (clocked by sys_clk_pin) and basic_calc_inst/result_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btnC relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnD relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btnL relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btnR relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btnU relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dp relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0] cannot be properly analyzed as its control pin age_calc_inst/display_age/bcd_unit_inst/Unit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1] cannot be properly analyzed as its control pin age_calc_inst/display_age/bcd_unit_inst/Unit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2] cannot be properly analyzed as its control pin age_calc_inst/display_age/bcd_unit_inst/Unit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch age_calc_inst/display_age/bcd_unit_inst/Unit_reg[3] cannot be properly analyzed as its control pin age_calc_inst/display_age/bcd_unit_inst/Unit_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0] cannot be properly analyzed as its control pin basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[1] cannot be properly analyzed as its control pin basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[2] cannot be properly analyzed as its control pin basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[3] cannot be properly analyzed as its control pin basic_calc_inst/display_calc/bcd_unit_inst/Unit_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 8 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


