
Wild_Thumper_Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000120  00800100  00002b4c  00002be0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002b4c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012b  00800220  00800220  00002d00  2**0
                  ALLOC
  3 .debug_aranges 000001c0  00000000  00000000  00002d00  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001263  00000000  00000000  00002ec0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003f24  00000000  00000000  00004123  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001511  00000000  00000000  00008047  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000026c2  00000000  00000000  00009558  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004b0  00000000  00000000  0000bc1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000cc9  00000000  00000000  0000c0cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000109f  00000000  00000000  0000cd95  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000de34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      18:	0c 94 c7 06 	jmp	0xd8e	; 0xd8e <__vector_6>
      1c:	0c 94 ef 07 	jmp	0xfde	; 0xfde <__vector_7>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 6d 05 	jmp	0xada	; 0xada <__vector_13>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 b2 03 	jmp	0x764	; 0x764 <__vector_16>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 d5 0d 	jmp	0x1baa	; 0x1baa <__vector_20>
      54:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	0c 94 c9 0c 	jmp	0x1992	; 0x1992 <__vector_26>
      6c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      70:	0c 94 9c 0e 	jmp	0x1d38	; 0x1d38 <__vector_28>
      74:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      78:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d0 e1       	ldi	r29, 0x10	; 16
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	12 e0       	ldi	r17, 0x02	; 2
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	ec e4       	ldi	r30, 0x4C	; 76
      90:	fb e2       	ldi	r31, 0x2B	; 43
      92:	02 c0       	rjmp	.+4      	; 0x98 <.do_copy_data_start>

00000094 <.do_copy_data_loop>:
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0

00000098 <.do_copy_data_start>:
      98:	a0 32       	cpi	r26, 0x20	; 32
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <.do_copy_data_loop>

0000009e <__do_clear_bss>:
      9e:	13 e0       	ldi	r17, 0x03	; 3
      a0:	a0 e2       	ldi	r26, 0x20	; 32
      a2:	b2 e0       	ldi	r27, 0x02	; 2
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	ab 34       	cpi	r26, 0x4B	; 75
      aa:	b1 07       	cpc	r27, r17
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 91 01 	call	0x322	; 0x322 <main>
      b2:	0c 94 a4 15 	jmp	0x2b48	; 0x2b48 <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <getCommand>:
// Checks if a new Command has been received and also reads all 
// paramters associated with this command.
// It returns true if a new command has been received.
uint8_t getCommand(void)
{
	if(I2CTWI_writeRegisters[I2C_REGW_CMD] && !I2CTWI_writeBusy) 
      ba:	80 91 0b 03 	lds	r24, 0x030B
      be:	88 23       	and	r24, r24
      c0:	21 f1       	breq	.+72     	; 0x10a <getCommand+0x50>
      c2:	80 91 26 02 	lds	r24, 0x0226
      c6:	88 23       	and	r24, r24
      c8:	01 f5       	brne	.+64     	; 0x10a <getCommand+0x50>
	{	
	
		cmd = I2CTWI_writeRegisters[I2C_REGW_CMD]; // store command register
      ca:	80 91 0b 03 	lds	r24, 0x030B
      ce:	80 93 f5 02 	sts	0x02F5, r24
		I2CTWI_writeRegisters[I2C_REGW_CMD] = 0; // clear command register (!!!)
      d2:	10 92 0b 03 	sts	0x030B, r1
		param1 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM1]; // parameters 1-6...
      d6:	80 91 0c 03 	lds	r24, 0x030C
      da:	80 93 85 02 	sts	0x0285, r24
		param2 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM2];
      de:	80 91 0d 03 	lds	r24, 0x030D
      e2:	80 93 ce 02 	sts	0x02CE, r24
		param3 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM3];
      e6:	80 91 0e 03 	lds	r24, 0x030E
      ea:	80 93 d3 02 	sts	0x02D3, r24
		param4 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM4];
      ee:	80 91 0f 03 	lds	r24, 0x030F
      f2:	80 93 a1 02 	sts	0x02A1, r24
		param5 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM5];
      f6:	80 91 10 03 	lds	r24, 0x0310
      fa:	80 93 de 02 	sts	0x02DE, r24
		param6 = I2CTWI_writeRegisters[I2C_REGW_CMD_PARAM6];
      fe:	80 91 11 03 	lds	r24, 0x0311
     102:	80 93 77 02 	sts	0x0277, r24
     106:	81 e0       	ldi	r24, 0x01	; 1
     108:	08 95       	ret
		return true;
     10a:	80 e0       	ldi	r24, 0x00	; 0
	}
	return false;
}
     10c:	08 95       	ret

0000010e <task_MasterTimeout>:
}


void task_MasterTimeout(void)
  {
	if(status.watchDogTimer)
     10e:	80 91 ee 02 	lds	r24, 0x02EE
     112:	82 ff       	sbrs	r24, 2
     114:	14 c0       	rjmp	.+40     	; 0x13e <task_MasterTimeout+0x30>
	{
		if( getStopwatch2() > 3000)  // 3 seconds timeout for the master to react on
     116:	80 91 f9 02 	lds	r24, 0x02F9
     11a:	90 91 fa 02 	lds	r25, 0x02FA
     11e:	89 5b       	subi	r24, 0xB9	; 185
     120:	9b 40       	sbci	r25, 0x0B	; 11
     122:	10 f0       	brcs	.+4      	; 0x128 <task_MasterTimeout+0x1a>
		{							 // our interrupt events - if he does not react, we 
									 // stop all operations!
			cli(); 					 // clear global interrupt bit!
     124:	f8 94       	cli
     126:	ff cf       	rjmp	.-2      	; 0x126 <task_MasterTimeout+0x18>
			while(true) 			 // Rest In Peace
			{
			}
		}
		else if(getStopwatch3() > 250)
     128:	80 91 fb 02 	lds	r24, 0x02FB
     12c:	90 91 fc 02 	lds	r25, 0x02FC
     130:	8b 3f       	cpi	r24, 0xFB	; 251
     132:	91 05       	cpc	r25, r1
     134:	20 f0       	brcs	.+8      	; 0x13e <task_MasterTimeout+0x30>
		{
			setStopwatch3(0);
     136:	10 92 fc 02 	sts	0x02FC, r1
     13a:	10 92 fb 02 	sts	0x02FB, r1
     13e:	08 95       	ret

00000140 <task_commandProcessor>:

// Check the command and run the desired function
void task_commandProcessor(void)
{	

	if(getCommand()) //When received command
     140:	0e 94 5d 00 	call	0xba	; 0xba <getCommand>
     144:	88 23       	and	r24, r24
     146:	09 f4       	brne	.+2      	; 0x14a <task_commandProcessor+0xa>
     148:	83 c0       	rjmp	.+262    	; 0x250 <task_commandProcessor+0x110>
	{
		switch(cmd)  //Check wich command is received
     14a:	80 91 f5 02 	lds	r24, 0x02F5
     14e:	8c 30       	cpi	r24, 0x0C	; 12
     150:	09 f4       	brne	.+2      	; 0x154 <task_commandProcessor+0x14>
     152:	4e c0       	rjmp	.+156    	; 0x1f0 <task_commandProcessor+0xb0>
     154:	8d 30       	cpi	r24, 0x0D	; 13
     156:	a0 f4       	brcc	.+40     	; 0x180 <task_commandProcessor+0x40>
     158:	84 30       	cpi	r24, 0x04	; 4
     15a:	c1 f1       	breq	.+112    	; 0x1cc <task_commandProcessor+0x8c>
     15c:	85 30       	cpi	r24, 0x05	; 5
     15e:	40 f4       	brcc	.+16     	; 0x170 <task_commandProcessor+0x30>
     160:	82 30       	cpi	r24, 0x02	; 2
     162:	81 f1       	breq	.+96     	; 0x1c4 <task_commandProcessor+0x84>
     164:	83 30       	cpi	r24, 0x03	; 3
     166:	80 f5       	brcc	.+96     	; 0x1c8 <task_commandProcessor+0x88>
     168:	81 30       	cpi	r24, 0x01	; 1
     16a:	09 f0       	breq	.+2      	; 0x16e <task_commandProcessor+0x2e>
     16c:	71 c0       	rjmp	.+226    	; 0x250 <task_commandProcessor+0x110>
     16e:	25 c0       	rjmp	.+74     	; 0x1ba <task_commandProcessor+0x7a>
     170:	8a 30       	cpi	r24, 0x0A	; 10
     172:	d1 f1       	breq	.+116    	; 0x1e8 <task_commandProcessor+0xa8>
     174:	8b 30       	cpi	r24, 0x0B	; 11
     176:	d0 f5       	brcc	.+116    	; 0x1ec <task_commandProcessor+0xac>
     178:	85 30       	cpi	r24, 0x05	; 5
     17a:	09 f0       	breq	.+2      	; 0x17e <task_commandProcessor+0x3e>
     17c:	69 c0       	rjmp	.+210    	; 0x250 <task_commandProcessor+0x110>
     17e:	2b c0       	rjmp	.+86     	; 0x1d6 <task_commandProcessor+0x96>
     180:	8c 31       	cpi	r24, 0x1C	; 28
     182:	09 f4       	brne	.+2      	; 0x186 <task_commandProcessor+0x46>
     184:	43 c0       	rjmp	.+134    	; 0x20c <task_commandProcessor+0xcc>
     186:	8d 31       	cpi	r24, 0x1D	; 29
     188:	40 f4       	brcc	.+16     	; 0x19a <task_commandProcessor+0x5a>
     18a:	8e 30       	cpi	r24, 0x0E	; 14
     18c:	a9 f1       	breq	.+106    	; 0x1f8 <task_commandProcessor+0xb8>
     18e:	8e 30       	cpi	r24, 0x0E	; 14
     190:	88 f1       	brcs	.+98     	; 0x1f4 <task_commandProcessor+0xb4>
     192:	8f 30       	cpi	r24, 0x0F	; 15
     194:	09 f0       	breq	.+2      	; 0x198 <task_commandProcessor+0x58>
     196:	5c c0       	rjmp	.+184    	; 0x250 <task_commandProcessor+0x110>
     198:	31 c0       	rjmp	.+98     	; 0x1fc <task_commandProcessor+0xbc>
     19a:	81 32       	cpi	r24, 0x21	; 33
     19c:	09 f4       	brne	.+2      	; 0x1a0 <task_commandProcessor+0x60>
     19e:	47 c0       	rjmp	.+142    	; 0x22e <task_commandProcessor+0xee>
     1a0:	82 32       	cpi	r24, 0x22	; 34
     1a2:	20 f4       	brcc	.+8      	; 0x1ac <task_commandProcessor+0x6c>
     1a4:	8e 31       	cpi	r24, 0x1E	; 30
     1a6:	09 f0       	breq	.+2      	; 0x1aa <task_commandProcessor+0x6a>
     1a8:	53 c0       	rjmp	.+166    	; 0x250 <task_commandProcessor+0x110>
     1aa:	3b c0       	rjmp	.+118    	; 0x222 <task_commandProcessor+0xe2>
     1ac:	82 32       	cpi	r24, 0x22	; 34
     1ae:	09 f4       	brne	.+2      	; 0x1b2 <task_commandProcessor+0x72>
     1b0:	44 c0       	rjmp	.+136    	; 0x23a <task_commandProcessor+0xfa>
     1b2:	83 32       	cpi	r24, 0x23	; 35
     1b4:	09 f0       	breq	.+2      	; 0x1b8 <task_commandProcessor+0x78>
     1b6:	4c c0       	rjmp	.+152    	; 0x250 <task_commandProcessor+0x110>
     1b8:	46 c0       	rjmp	.+140    	; 0x246 <task_commandProcessor+0x106>
		{

			case CMD_STOP_ALL: 				Drive(BRAKE, 0, NONE,0);		break;
     1ba:	80 e0       	ldi	r24, 0x00	; 0
     1bc:	60 e0       	ldi	r22, 0x00	; 0
     1be:	40 e0       	ldi	r20, 0x00	; 0
     1c0:	20 e0       	ldi	r18, 0x00	; 0
     1c2:	0f c0       	rjmp	.+30     	; 0x1e2 <task_commandProcessor+0xa2>
			case CMD_MOTORS_FORWARD_LEFT: 	Drive(FORWARD, param1, LEFT,param2);		break;
     1c4:	82 e0       	ldi	r24, 0x02	; 2
     1c6:	03 c0       	rjmp	.+6      	; 0x1ce <task_commandProcessor+0x8e>
			case CMD_MOTORS_FORWARD_RIGHT:	Drive(FORWARD, param1, RIGHT,param2);		break;
     1c8:	82 e0       	ldi	r24, 0x02	; 2
     1ca:	06 c0       	rjmp	.+12     	; 0x1d8 <task_commandProcessor+0x98>
			case CMD_MOTORS_BACKWARD_LEFT: 	Drive(BACKWARD, param1, LEFT,param2);		break;
     1cc:	81 e0       	ldi	r24, 0x01	; 1
     1ce:	60 91 85 02 	lds	r22, 0x0285
     1d2:	42 e0       	ldi	r20, 0x02	; 2
     1d4:	04 c0       	rjmp	.+8      	; 0x1de <task_commandProcessor+0x9e>
			case CMD_MOTORS_BACKWARD_RIGHT: Drive(BACKWARD, param1, RIGHT,param2);		break;
     1d6:	81 e0       	ldi	r24, 0x01	; 1
     1d8:	60 91 85 02 	lds	r22, 0x0285
     1dc:	41 e0       	ldi	r20, 0x01	; 1
     1de:	20 91 ce 02 	lds	r18, 0x02CE
     1e2:	0e 94 10 04 	call	0x820	; 0x820 <Drive>
     1e6:	08 95       	ret
			 
			case CMD_CHANGE_MOTOR_1: 	DriveWheel(1, param2, param1);break;
     1e8:	81 e0       	ldi	r24, 0x01	; 1
     1ea:	09 c0       	rjmp	.+18     	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_2: 	DriveWheel(2, param2, param1);break;
     1ec:	82 e0       	ldi	r24, 0x02	; 2
     1ee:	07 c0       	rjmp	.+14     	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_3: 	DriveWheel(3, param2, param1);break;
     1f0:	83 e0       	ldi	r24, 0x03	; 3
     1f2:	05 c0       	rjmp	.+10     	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_4: 	DriveWheel(4, param2, param1);break;
     1f4:	84 e0       	ldi	r24, 0x04	; 4
     1f6:	03 c0       	rjmp	.+6      	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_5: 	DriveWheel(5, param2, param1);break;
     1f8:	85 e0       	ldi	r24, 0x05	; 5
     1fa:	01 c0       	rjmp	.+2      	; 0x1fe <task_commandProcessor+0xbe>
			case CMD_CHANGE_MOTOR_6: 	DriveWheel(6, param2, param1);break;
     1fc:	86 e0       	ldi	r24, 0x06	; 6
     1fe:	60 91 ce 02 	lds	r22, 0x02CE
     202:	40 91 85 02 	lds	r20, 0x0285
     206:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <DriveWheel>
     20a:	08 95       	ret

			case CMD_SET_LEDS:			Shiftregister_2.byte = (Shiftregister_2.byte&0x0F) + param1; updateShiftRegisters(); break;
     20c:	80 91 cb 02 	lds	r24, 0x02CB
     210:	8f 70       	andi	r24, 0x0F	; 15
     212:	90 91 85 02 	lds	r25, 0x0285
     216:	89 0f       	add	r24, r25
     218:	80 93 cb 02 	sts	0x02CB, r24
     21c:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>
     220:	08 95       	ret
			case CMD_TEST_I2C:			Test_Value=param1+1;break;
     222:	80 91 85 02 	lds	r24, 0x0285
     226:	8f 5f       	subi	r24, 0xFF	; 255
     228:	80 93 20 02 	sts	0x0220, r24
     22c:	08 95       	ret

			case CMD_PID_P:				PID_P(param2);break;
     22e:	80 91 ce 02 	lds	r24, 0x02CE
     232:	90 e0       	ldi	r25, 0x00	; 0
     234:	0e 94 78 09 	call	0x12f0	; 0x12f0 <PID_P>
     238:	08 95       	ret
			case CMD_PID_I:				PID_I(param2);break;
     23a:	80 91 ce 02 	lds	r24, 0x02CE
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	0e 94 b5 09 	call	0x136a	; 0x136a <PID_I>
     244:	08 95       	ret
			case CMD_PID_D:				PID_D(param2);break;
     246:	80 91 ce 02 	lds	r24, 0x02CE
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <PID_D>
     250:	08 95       	ret

00000252 <task_updateRegisters>:


// This function update all read registers.
void task_updateRegisters(void)
{
	if(!I2CTWI_readBusy) 
     252:	80 91 25 02 	lds	r24, 0x0225
     256:	88 23       	and	r24, r24
     258:	09 f0       	breq	.+2      	; 0x25c <task_updateRegisters+0xa>
     25a:	62 c0       	rjmp	.+196    	; 0x320 <task_updateRegisters+0xce>
	{
		I2CTWI_readRegisters[I2C_REG_STATUS] = 			 	(uint8_t)(0);
     25c:	10 92 1c 03 	sts	0x031C, r1

		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_1] = 	 	(uint8_t) SIG1_PID;
     260:	80 91 dc 02 	lds	r24, 0x02DC
     264:	90 91 dd 02 	lds	r25, 0x02DD
     268:	80 93 1d 03 	sts	0x031D, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_2] = 	 	(uint8_t) SIG2_PID;
     26c:	80 91 d1 02 	lds	r24, 0x02D1
     270:	90 91 d2 02 	lds	r25, 0x02D2
     274:	80 93 1e 03 	sts	0x031E, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_3] = 	 	(uint8_t) SIG3_PID;
     278:	80 91 d4 02 	lds	r24, 0x02D4
     27c:	90 91 d5 02 	lds	r25, 0x02D5
     280:	80 93 1f 03 	sts	0x031F, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_4] =   	(uint8_t) SIG4_PID;
     284:	80 91 7e 02 	lds	r24, 0x027E
     288:	90 91 7f 02 	lds	r25, 0x027F
     28c:	80 93 20 03 	sts	0x0320, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_5] = 	 	(uint8_t) SIG5_PID;
     290:	80 91 8e 02 	lds	r24, 0x028E
     294:	90 91 8f 02 	lds	r25, 0x028F
     298:	80 93 21 03 	sts	0x0321, r24
		I2CTWI_readRegisters[I2C_REG_SPEED_MOTOR_6] = 	 	(uint8_t) SIG6_PID;
     29c:	80 91 86 02 	lds	r24, 0x0286
     2a0:	90 91 87 02 	lds	r25, 0x0287
     2a4:	80 93 22 03 	sts	0x0322, r24

		I2CTWI_readRegisters[I2C_REG_SPEED_ALL] = 	 		(uint8_t) Speed_Calculator();
     2a8:	0e 94 8f 08 	call	0x111e	; 0x111e <Speed_Calculator>
     2ac:	80 93 23 03 	sts	0x0323, r24

		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_1] = 	 	(uint8_t)(GetADCValue_MotorCurrent(5));
     2b0:	85 e0       	ldi	r24, 0x05	; 5
     2b2:	0e 94 a4 03 	call	0x748	; 0x748 <GetADCValue_MotorCurrent>
     2b6:	80 93 25 03 	sts	0x0325, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_2] = 	 	(uint8_t)(GetADCValue_MotorCurrent(4));
     2ba:	84 e0       	ldi	r24, 0x04	; 4
     2bc:	0e 94 a4 03 	call	0x748	; 0x748 <GetADCValue_MotorCurrent>
     2c0:	80 93 26 03 	sts	0x0326, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_3] = 	 	(uint8_t)(GetADCValue_MotorCurrent(3));
     2c4:	83 e0       	ldi	r24, 0x03	; 3
     2c6:	0e 94 a4 03 	call	0x748	; 0x748 <GetADCValue_MotorCurrent>
     2ca:	80 93 27 03 	sts	0x0327, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_4] = 	 	(uint8_t)(GetADCValue_MotorCurrent(2));
     2ce:	82 e0       	ldi	r24, 0x02	; 2
     2d0:	0e 94 a4 03 	call	0x748	; 0x748 <GetADCValue_MotorCurrent>
     2d4:	80 93 28 03 	sts	0x0328, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_5] = 	 	(uint8_t)(GetADCValue_MotorCurrent(1));
     2d8:	81 e0       	ldi	r24, 0x01	; 1
     2da:	0e 94 a4 03 	call	0x748	; 0x748 <GetADCValue_MotorCurrent>
     2de:	80 93 29 03 	sts	0x0329, r24
		I2CTWI_readRegisters[I2C_REG_CURR_MOTOR_6] = 	 	(uint8_t)(GetADCValue_MotorCurrent(0));
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	0e 94 a4 03 	call	0x748	; 0x748 <GetADCValue_MotorCurrent>
     2e8:	80 93 2a 03 	sts	0x032A, r24

		I2CTWI_readRegisters[I2C_REG_ENCODER_ERRORS] = 		(uint8_t) Check_Encoders();
     2ec:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <Check_Encoders>
     2f0:	80 93 2b 03 	sts	0x032B, r24
		I2CTWI_readRegisters[I2C_REG_MOTOR_ERRORS] 	 = 		(uint8_t) Check_Motor_Flags();
     2f4:	0e 94 d3 02 	call	0x5a6	; 0x5a6 <Check_Motor_Flags>
     2f8:	80 93 2c 03 	sts	0x032C, r24
		I2CTWI_readRegisters[I2C_REG_CURRENT_ERRORS] = 		(uint8_t) Check_Current();
     2fc:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <Check_Current>
     300:	80 93 2d 03 	sts	0x032D, r24

		I2CTWI_readRegisters[I2C_REG_LEDS] = 			 	(uint8_t)(Shiftregister_2.byte);
     304:	80 91 cb 02 	lds	r24, 0x02CB
     308:	80 93 31 03 	sts	0x0331, r24
		I2CTWI_readRegisters[I2C_TEST_I2C] = 			 	(uint8_t)(Test_Value);
     30c:	80 91 20 02 	lds	r24, 0x0220
     310:	80 93 32 03 	sts	0x0332, r24

		if(I2CTWI_dataWasRead && I2CTWI_dataReadFromReg == 0)  
     314:	80 91 23 02 	lds	r24, 0x0223
     318:	88 23       	and	r24, r24
     31a:	11 f0       	breq	.+4      	; 0x320 <task_updateRegisters+0xce>
     31c:	80 91 24 02 	lds	r24, 0x0224
     320:	08 95       	ret

00000322 <main>:
  }


//main loop
int main (void)
{
     322:	ef 92       	push	r14
     324:	ff 92       	push	r15
     326:	0f 93       	push	r16
     328:	1f 93       	push	r17
	//////////////////////////////
	//   Configuration         //
	/////////////////////////////


	portInit();									// Configuration of Inputs and Outputs
     32a:	80 ec       	ldi	r24, 0xC0	; 192
     32c:	82 b9       	out	0x02, r24	; 2
     32e:	87 e0       	ldi	r24, 0x07	; 7
     330:	85 b9       	out	0x05, r24	; 5
     332:	80 e8       	ldi	r24, 0x80	; 128
     334:	88 b9       	out	0x08, r24	; 8
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	8b b9       	out	0x0b, r24	; 11
     33a:	11 b8       	out	0x01, r1	; 1
     33c:	88 ef       	ldi	r24, 0xF8	; 248
     33e:	84 b9       	out	0x04, r24	; 4
     340:	84 e0       	ldi	r24, 0x04	; 4
     342:	87 b9       	out	0x07, r24	; 7
     344:	82 ef       	ldi	r24, 0xF2	; 242
     346:	8a b9       	out	0x0a, r24	; 10
		
	USART0_Init(9600);							// Init USART0 
     348:	60 e8       	ldi	r22, 0x80	; 128
     34a:	75 e2       	ldi	r23, 0x25	; 37
     34c:	80 e0       	ldi	r24, 0x00	; 0
     34e:	90 e0       	ldi	r25, 0x00	; 0
     350:	0e 94 4d 0d 	call	0x1a9a	; 0x1a9a <USART0_Init>

	Timer1_Init();								// Init Timer1
     354:	0e 94 59 05 	call	0xab2	; 0xab2 <Timer1_Init>

	ADC_Init();									// ADC init
     358:	0e 94 4b 03 	call	0x696	; 0x696 <ADC_Init>
	
	PWM_Init();
     35c:	0e 94 a7 03 	call	0x74e	; 0x74e <PWM_Init>

	PCI_Init();
     360:	0e 94 b9 06 	call	0xd72	; 0xd72 <PCI_Init>

	I2CTWI_initSlave(WT_I2C_SLAVE_ADR|TWI_GENERAL_CALL_ENABLE);			// Init I2C as Slave 
     364:	8b e0       	ldi	r24, 0x0B	; 11
     366:	0e 94 bb 0c 	call	0x1976	; 0x1976 <I2CTWI_initSlave>

	sei();										// Enable interrupt	
     36a:	78 94       	sei

	/////////////////////////////
	//   Start_Up functions    //
	/////////////////////////////

	Timer1_Start();								//Start Timer 1 (Enable Stopwatches and delay functions)
     36c:	0e 94 65 05 	call	0xaca	; 0xaca <Timer1_Start>

	USART0_WriteString("Gestart Wild Thumper");	//Write to Uart
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	91 e0       	ldi	r25, 0x01	; 1
     374:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <USART0_WriteString>

	StartUp_Ledblinking();						//By start-up led blinking 
     378:	0e 94 77 02 	call	0x4ee	; 0x4ee <StartUp_Ledblinking>

	startStopwatch1();
     37c:	80 91 f6 02 	lds	r24, 0x02F6
     380:	81 60       	ori	r24, 0x01	; 1
     382:	80 93 f6 02 	sts	0x02F6, r24

	/////////////////////////////
	//   Main Loop             //
	/////////////////////////////
	
	KD = 1.7 * PID_SCALING_FACTOR; //setup P param for PID
     386:	86 e3       	ldi	r24, 0x36	; 54
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	a0 e0       	ldi	r26, 0x00	; 0
     38c:	b0 e0       	ldi	r27, 0x00	; 0
     38e:	80 93 4f 02 	sts	0x024F, r24
     392:	90 93 50 02 	sts	0x0250, r25
     396:	a0 93 51 02 	sts	0x0251, r26
     39a:	b0 93 52 02 	sts	0x0252, r27

	KI = 0.09 * PID_SCALING_FACTOR; //setup I param for PID
     39e:	82 e0       	ldi	r24, 0x02	; 2
     3a0:	90 e0       	ldi	r25, 0x00	; 0
     3a2:	a0 e0       	ldi	r26, 0x00	; 0
     3a4:	b0 e0       	ldi	r27, 0x00	; 0
     3a6:	80 93 e5 02 	sts	0x02E5, r24
     3aa:	90 93 e6 02 	sts	0x02E6, r25
     3ae:	a0 93 e7 02 	sts	0x02E7, r26
     3b2:	b0 93 e8 02 	sts	0x02E8, r27

	KD = 0.5 * PID_SCALING_FACTOR; //setup D param for PID
     3b6:	80 e1       	ldi	r24, 0x10	; 16
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	a0 e0       	ldi	r26, 0x00	; 0
     3bc:	b0 e0       	ldi	r27, 0x00	; 0
     3be:	80 93 4f 02 	sts	0x024F, r24
     3c2:	90 93 50 02 	sts	0x0250, r25
     3c6:	a0 93 51 02 	sts	0x0251, r26
     3ca:	b0 93 52 02 	sts	0x0252, r27

	PID_Init(KP, KI, KD); //Init PID values
     3ce:	60 91 5d 02 	lds	r22, 0x025D
     3d2:	70 91 5e 02 	lds	r23, 0x025E
     3d6:	80 91 5f 02 	lds	r24, 0x025F
     3da:	90 91 60 02 	lds	r25, 0x0260
     3de:	20 91 e5 02 	lds	r18, 0x02E5
     3e2:	30 91 e6 02 	lds	r19, 0x02E6
     3e6:	40 91 e7 02 	lds	r20, 0x02E7
     3ea:	50 91 e8 02 	lds	r21, 0x02E8
     3ee:	e0 90 4f 02 	lds	r14, 0x024F
     3f2:	f0 90 50 02 	lds	r15, 0x0250
     3f6:	00 91 51 02 	lds	r16, 0x0251
     3fa:	10 91 52 02 	lds	r17, 0x0252
     3fe:	0e 94 bf 08 	call	0x117e	; 0x117e <PID_Init>

	while(1==1)			
	{

		mSleep(4);
     402:	84 e0       	ldi	r24, 0x04	; 4
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <mSleep>

		Speed1 = PID_Controller(1,SetPoint1, SIG1_PID);
     40a:	60 91 e9 02 	lds	r22, 0x02E9
     40e:	70 91 ea 02 	lds	r23, 0x02EA
     412:	40 91 dc 02 	lds	r20, 0x02DC
     416:	50 91 dd 02 	lds	r21, 0x02DD
     41a:	81 e0       	ldi	r24, 0x01	; 1
     41c:	0e 94 2f 0a 	call	0x145e	; 0x145e <PID_Controller>
     420:	90 93 e3 02 	sts	0x02E3, r25
     424:	80 93 e2 02 	sts	0x02E2, r24
		Speed2 = PID_Controller(2,SetPoint2, SIG2_PID);
     428:	60 91 71 02 	lds	r22, 0x0271
     42c:	70 91 72 02 	lds	r23, 0x0272
     430:	40 91 d1 02 	lds	r20, 0x02D1
     434:	50 91 d2 02 	lds	r21, 0x02D2
     438:	82 e0       	ldi	r24, 0x02	; 2
     43a:	0e 94 2f 0a 	call	0x145e	; 0x145e <PID_Controller>
     43e:	90 93 bb 02 	sts	0x02BB, r25
     442:	80 93 ba 02 	sts	0x02BA, r24
		Speed3 = PID_Controller(3,SetPoint3, SIG3_PID);
     446:	60 91 8c 02 	lds	r22, 0x028C
     44a:	70 91 8d 02 	lds	r23, 0x028D
     44e:	40 91 d4 02 	lds	r20, 0x02D4
     452:	50 91 d5 02 	lds	r21, 0x02D5
     456:	83 e0       	ldi	r24, 0x03	; 3
     458:	0e 94 2f 0a 	call	0x145e	; 0x145e <PID_Controller>
     45c:	90 93 70 02 	sts	0x0270, r25
     460:	80 93 6f 02 	sts	0x026F, r24
		Speed4 = PID_Controller(4,SetPoint4, SIG4_PID);
     464:	60 91 69 02 	lds	r22, 0x0269
     468:	70 91 6a 02 	lds	r23, 0x026A
     46c:	40 91 7e 02 	lds	r20, 0x027E
     470:	50 91 7f 02 	lds	r21, 0x027F
     474:	84 e0       	ldi	r24, 0x04	; 4
     476:	0e 94 2f 0a 	call	0x145e	; 0x145e <PID_Controller>
     47a:	90 93 b1 02 	sts	0x02B1, r25
     47e:	80 93 b0 02 	sts	0x02B0, r24
		Speed5 = PID_Controller(5,SetPoint5, SIG5_PID);
     482:	60 91 c0 02 	lds	r22, 0x02C0
     486:	70 91 c1 02 	lds	r23, 0x02C1
     48a:	40 91 8e 02 	lds	r20, 0x028E
     48e:	50 91 8f 02 	lds	r21, 0x028F
     492:	85 e0       	ldi	r24, 0x05	; 5
     494:	0e 94 2f 0a 	call	0x145e	; 0x145e <PID_Controller>
     498:	90 93 64 02 	sts	0x0264, r25
     49c:	80 93 63 02 	sts	0x0263, r24
		Speed6 = PID_Controller(6,SetPoint6, SIG6_PID);
     4a0:	60 91 53 02 	lds	r22, 0x0253
     4a4:	70 91 54 02 	lds	r23, 0x0254
     4a8:	40 91 86 02 	lds	r20, 0x0286
     4ac:	50 91 87 02 	lds	r21, 0x0287
     4b0:	86 e0       	ldi	r24, 0x06	; 6
     4b2:	0e 94 2f 0a 	call	0x145e	; 0x145e <PID_Controller>
     4b6:	90 93 74 02 	sts	0x0274, r25
     4ba:	80 93 73 02 	sts	0x0273, r24

		task_commandProcessor();				//Check of received a command by I2C
     4be:	0e 94 a0 00 	call	0x140	; 0x140 <task_commandProcessor>

		task_updateRegisters();
     4c2:	0e 94 29 01 	call	0x252	; 0x252 <task_updateRegisters>
     4c6:	9d cf       	rjmp	.-198    	; 0x402 <main+0xe0>

000004c8 <updateShiftRegisters>:
  	//Configuration SPI
	//SPE =  1 ---> Enable SPI
	//MSTR = 1 ---> Microcontroller is master, Shiftregister is slave 
	//SPR0 = 1 
	//SPR1 = 0 ---> SCK frequency = fosc / 16 = 20.000.000 / 16 = 1,25 mHz.  
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0)|(0<<SPR1);
     4c8:	81 e5       	ldi	r24, 0x51	; 81
     4ca:	8c bd       	out	0x2c, r24	; 44

	// Write byte to shift register, transmission automatically start 

	SPDR = Shiftregister_2.byte;			
     4cc:	80 91 cb 02 	lds	r24, 0x02CB
     4d0:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF)));    	
     4d2:	0d b4       	in	r0, 0x2d	; 45
     4d4:	07 fe       	sbrs	r0, 7
     4d6:	fd cf       	rjmp	.-6      	; 0x4d2 <updateShiftRegisters+0xa>

	SPDR = Shiftregister_1.byte;	
     4d8:	80 91 61 02 	lds	r24, 0x0261
     4dc:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete 	
	while(!(SPSR & (1<<SPIF)));    	
     4de:	0d b4       	in	r0, 0x2d	; 45
     4e0:	07 fe       	sbrs	r0, 7
     4e2:	fd cf       	rjmp	.-6      	; 0x4de <updateShiftRegisters+0x16>

	//Configuration SPI
	//SPE =  1 ---> Disable SPI
	//MSTR = 1 ---> Microcontroller is slave, Shiftregister is master
	//Set microcontroller to slave, else miso is defined as input!!!
	SPCR = (0<<SPE)|(0<<MSTR);
     4e4:	1c bc       	out	0x2c, r1	; 44

	PORTB  |= MISO_SPI;				// Enable STRB 	
     4e6:	2e 9a       	sbi	0x05, 6	; 5
	asm(" nop");					// Short time delay 
     4e8:	00 00       	nop
	PORTB&= ~MISO_SPI;				// Disable STRB 
     4ea:	2e 98       	cbi	0x05, 6	; 5
  }
     4ec:	08 95       	ret

000004ee <StartUp_Ledblinking>:


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
     4ee:	0f 93       	push	r16
     4f0:	1f 93       	push	r17
     4f2:	00 e0       	ldi	r16, 0x00	; 0
	for(char i = 0; i<4 ; i++)
	  {
		Shiftregister_2.LED7 = 1;
     4f4:	80 91 cb 02 	lds	r24, 0x02CB
     4f8:	80 61       	ori	r24, 0x10	; 16
     4fa:	80 93 cb 02 	sts	0x02CB, r24
     4fe:	10 e0       	ldi	r17, 0x00	; 0
     500:	0b c0       	rjmp	.+22     	; 0x518 <StartUp_Ledblinking+0x2a>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     502:	10 92 08 03 	sts	0x0308, r1
     506:	10 92 07 03 	sts	0x0307, r1
     50a:	80 91 07 03 	lds	r24, 0x0307
     50e:	90 91 08 03 	lds	r25, 0x0308
     512:	0a 97       	sbiw	r24, 0x0a	; 10
     514:	d0 f3       	brcs	.-12     	; 0x50a <StartUp_Ledblinking+0x1c>
     516:	02 c0       	rjmp	.+4      	; 0x51c <StartUp_Ledblinking+0x2e>
     518:	24 e6       	ldi	r18, 0x64	; 100
     51a:	30 e0       	ldi	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     51c:	21 50       	subi	r18, 0x01	; 1
     51e:	30 40       	sbci	r19, 0x00	; 0
     520:	8f ef       	ldi	r24, 0xFF	; 255
     522:	2f 3f       	cpi	r18, 0xFF	; 255
     524:	38 07       	cpc	r19, r24
     526:	69 f7       	brne	.-38     	; 0x502 <StartUp_Ledblinking+0x14>
	  {
		Shiftregister_2.LED7 = 1;
		for(char i = 0; i<4 ; i++)
	  	  {	
			mSleep(100);	
			updateShiftRegisters();	
     528:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>
			Shiftregister_2.byte = (Shiftregister_2.byte<<1);
     52c:	80 91 cb 02 	lds	r24, 0x02CB
     530:	88 0f       	add	r24, r24
     532:	80 93 cb 02 	sts	0x02CB, r24
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<4 ; i++)
	  {
		Shiftregister_2.LED7 = 1;
		for(char i = 0; i<4 ; i++)
     536:	1f 5f       	subi	r17, 0xFF	; 255
     538:	14 30       	cpi	r17, 0x04	; 4
     53a:	71 f7       	brne	.-36     	; 0x518 <StartUp_Ledblinking+0x2a>


//Led blinking by startup
void StartUp_Ledblinking (void)
  {
	for(char i = 0; i<4 ; i++)
     53c:	0f 5f       	subi	r16, 0xFF	; 255
     53e:	04 30       	cpi	r16, 0x04	; 4
     540:	c9 f6       	brne	.-78     	; 0x4f4 <StartUp_Ledblinking+0x6>
     542:	28 ec       	ldi	r18, 0xC8	; 200
     544:	30 e0       	ldi	r19, 0x00	; 0
     546:	0a c0       	rjmp	.+20     	; 0x55c <StartUp_Ledblinking+0x6e>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     548:	10 92 08 03 	sts	0x0308, r1
     54c:	10 92 07 03 	sts	0x0307, r1
     550:	80 91 07 03 	lds	r24, 0x0307
     554:	90 91 08 03 	lds	r25, 0x0308
     558:	0a 97       	sbiw	r24, 0x0a	; 10
     55a:	d0 f3       	brcs	.-12     	; 0x550 <StartUp_Ledblinking+0x62>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     55c:	21 50       	subi	r18, 0x01	; 1
     55e:	30 40       	sbci	r19, 0x00	; 0
     560:	8f ef       	ldi	r24, 0xFF	; 255
     562:	2f 3f       	cpi	r18, 0xFF	; 255
     564:	38 07       	cpc	r19, r24
     566:	81 f7       	brne	.-32     	; 0x548 <StartUp_Ledblinking+0x5a>
			Shiftregister_2.byte = (Shiftregister_2.byte<<1);
		  }
	  }
	Shiftregister_2.byte = 0b00000000;
	mSleep(200);	
	Shiftregister_2.byte = 0b11110000;
     568:	80 ef       	ldi	r24, 0xF0	; 240
     56a:	80 93 cb 02 	sts	0x02CB, r24
	updateShiftRegisters();	
     56e:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>
     572:	24 ef       	ldi	r18, 0xF4	; 244
     574:	31 e0       	ldi	r19, 0x01	; 1
     576:	0a c0       	rjmp	.+20     	; 0x58c <StartUp_Ledblinking+0x9e>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
     578:	10 92 08 03 	sts	0x0308, r1
     57c:	10 92 07 03 	sts	0x0307, r1
     580:	80 91 07 03 	lds	r24, 0x0307
     584:	90 91 08 03 	lds	r25, 0x0308
     588:	0a 97       	sbiw	r24, 0x0a	; 10
     58a:	d0 f3       	brcs	.-12     	; 0x580 <StartUp_Ledblinking+0x92>
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
     58c:	21 50       	subi	r18, 0x01	; 1
     58e:	30 40       	sbci	r19, 0x00	; 0
     590:	8f ef       	ldi	r24, 0xFF	; 255
     592:	2f 3f       	cpi	r18, 0xFF	; 255
     594:	38 07       	cpc	r19, r24
     596:	81 f7       	brne	.-32     	; 0x578 <StartUp_Ledblinking+0x8a>
	Shiftregister_2.byte = 0b00000000;
	mSleep(200);	
	Shiftregister_2.byte = 0b11110000;
	updateShiftRegisters();	
	mSleep(500);	
	Shiftregister_2.byte = 0b00000000;
     598:	10 92 cb 02 	sts	0x02CB, r1
	updateShiftRegisters();	
     59c:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>

  }
     5a0:	1f 91       	pop	r17
     5a2:	0f 91       	pop	r16
     5a4:	08 95       	ret

000005a6 <Check_Motor_Flags>:
//////////////////////////////////////////////////////////////////////////////////////
char Check_Motor_Flags (void)
  {
	char Error_Status = 0;

	if (!Error_Motor_1) Error_Status += 1;
     5a6:	80 b1       	in	r24, 0x00	; 0
     5a8:	80 95       	com	r24
     5aa:	88 1f       	adc	r24, r24
     5ac:	88 27       	eor	r24, r24
     5ae:	88 1f       	adc	r24, r24
	if (!Error_Motor_2) Error_Status += 2;
     5b0:	06 9b       	sbis	0x00, 6	; 0
     5b2:	8e 5f       	subi	r24, 0xFE	; 254
	if (!Error_Motor_3) Error_Status += 4;
     5b4:	1a 9b       	sbis	0x03, 2	; 3
     5b6:	8c 5f       	subi	r24, 0xFC	; 252
	if (!Error_Motor_4) Error_Status += 8;
     5b8:	19 9b       	sbis	0x03, 1	; 3
     5ba:	88 5f       	subi	r24, 0xF8	; 248
	if (!Error_Motor_5) Error_Status += 16;
     5bc:	18 9b       	sbis	0x03, 0	; 3
     5be:	80 5f       	subi	r24, 0xF0	; 240
	if (!Error_Motor_6) Error_Status += 32;
     5c0:	37 9b       	sbis	0x06, 7	; 6
     5c2:	80 5e       	subi	r24, 0xE0	; 224
	 
	return Error_Status;

  }
     5c4:	08 95       	ret

000005c6 <Check_Encoders>:
	return Current_errors;
  }

// Check the Encoders
char Check_Encoders (void)
  {
     5c6:	1f 93       	push	r17
  	char Encoder_Errors = 0;
	
	// If more than 5 times no pulses detected, then..
	if (SIG1_NoPuls > 5 ) 
     5c8:	80 91 eb 02 	lds	r24, 0x02EB
     5cc:	86 30       	cpi	r24, 0x06	; 6
     5ce:	10 f4       	brcc	.+4      	; 0x5d4 <Check_Encoders+0xe>
     5d0:	10 e0       	ldi	r17, 0x00	; 0
     5d2:	0c c0       	rjmp	.+24     	; 0x5ec <Check_Encoders+0x26>
	  {	
	  	// To Avoid a overflow of this variable 
	  	SIG1_NoPuls = 6;
     5d4:	86 e0       	ldi	r24, 0x06	; 6
     5d6:	80 93 eb 02 	sts	0x02EB, r24
	  	// Set the first bit of Encoder_Errors
	  	Encoder_Errors +=1;
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed1 = SetPoint1;
     5da:	80 91 e9 02 	lds	r24, 0x02E9
     5de:	90 91 ea 02 	lds	r25, 0x02EA
     5e2:	90 93 e3 02 	sts	0x02E3, r25
     5e6:	80 93 e2 02 	sts	0x02E2, r24
     5ea:	11 e0       	ldi	r17, 0x01	; 1
	  }
	if (SIG2_NoPuls > 5 )  
     5ec:	80 91 db 02 	lds	r24, 0x02DB
     5f0:	86 30       	cpi	r24, 0x06	; 6
     5f2:	60 f0       	brcs	.+24     	; 0x60c <Check_Encoders+0x46>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG2_NoPuls = 6;
     5f4:	86 e0       	ldi	r24, 0x06	; 6
     5f6:	80 93 db 02 	sts	0x02DB, r24
	  	// Set the second bit of Encoder_Errors
	  	Encoder_Errors +=2;
     5fa:	1e 5f       	subi	r17, 0xFE	; 254
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed2 = SetPoint2;
     5fc:	80 91 71 02 	lds	r24, 0x0271
     600:	90 91 72 02 	lds	r25, 0x0272
     604:	90 93 bb 02 	sts	0x02BB, r25
     608:	80 93 ba 02 	sts	0x02BA, r24
	  }
	if (SIG3_NoPuls > 5 ) 
     60c:	80 91 d0 02 	lds	r24, 0x02D0
     610:	86 30       	cpi	r24, 0x06	; 6
     612:	60 f0       	brcs	.+24     	; 0x62c <Check_Encoders+0x66>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG3_NoPuls = 6;
     614:	86 e0       	ldi	r24, 0x06	; 6
     616:	80 93 d0 02 	sts	0x02D0, r24
	  	// Set the third bit of Encoder_Errors
	  	Encoder_Errors +=4;
     61a:	1c 5f       	subi	r17, 0xFC	; 252
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed3 = SetPoint3;
     61c:	80 91 8c 02 	lds	r24, 0x028C
     620:	90 91 8d 02 	lds	r25, 0x028D
     624:	90 93 70 02 	sts	0x0270, r25
     628:	80 93 6f 02 	sts	0x026F, r24
	  }
	if (SIG4_NoPuls > 5 )  
     62c:	80 91 d6 02 	lds	r24, 0x02D6
     630:	86 30       	cpi	r24, 0x06	; 6
     632:	60 f0       	brcs	.+24     	; 0x64c <Check_Encoders+0x86>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG4_NoPuls = 6;
     634:	86 e0       	ldi	r24, 0x06	; 6
     636:	80 93 d6 02 	sts	0x02D6, r24
	  	// Set the fourth bit of Encoder_Errors
	  	Encoder_Errors +=8;
     63a:	18 5f       	subi	r17, 0xF8	; 248
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed4 = SetPoint4;
     63c:	80 91 69 02 	lds	r24, 0x0269
     640:	90 91 6a 02 	lds	r25, 0x026A
     644:	90 93 b1 02 	sts	0x02B1, r25
     648:	80 93 b0 02 	sts	0x02B0, r24
	  }
	if (SIG5_NoPuls > 5 ) 
     64c:	80 91 cc 02 	lds	r24, 0x02CC
     650:	86 30       	cpi	r24, 0x06	; 6
     652:	60 f0       	brcs	.+24     	; 0x66c <Check_Encoders+0xa6>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG5_NoPuls = 6;
     654:	86 e0       	ldi	r24, 0x06	; 6
     656:	80 93 cc 02 	sts	0x02CC, r24
	  	// Set the fifth bit of Encoder_Errors
	  	Encoder_Errors +=16;
     65a:	10 5f       	subi	r17, 0xF0	; 240
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed5 = SetPoint5;
     65c:	80 91 c0 02 	lds	r24, 0x02C0
     660:	90 91 c1 02 	lds	r25, 0x02C1
     664:	90 93 64 02 	sts	0x0264, r25
     668:	80 93 63 02 	sts	0x0263, r24
	  }
	if (SIG6_NoPuls > 5 )  
     66c:	80 91 80 02 	lds	r24, 0x0280
     670:	86 30       	cpi	r24, 0x06	; 6
     672:	60 f0       	brcs	.+24     	; 0x68c <Check_Encoders+0xc6>
	  {
	  	// To Avoid a overflow of this variable 
	  	SIG6_NoPuls = 6;
     674:	86 e0       	ldi	r24, 0x06	; 6
     676:	80 93 80 02 	sts	0x0280, r24
	  	// Set the sixth bit of Encoder_Errors
	  	Encoder_Errors +=32;
     67a:	10 5e       	subi	r17, 0xE0	; 224
		// Speed of the motor is SetPoint of that motor, because the PID doesn't work without pulses
		Speed6 = SetPoint6;
     67c:	80 91 53 02 	lds	r24, 0x0253
     680:	90 91 54 02 	lds	r25, 0x0254
     684:	90 93 74 02 	sts	0x0274, r25
     688:	80 93 73 02 	sts	0x0273, r24
	  {
		//Shiftregister_2.LED4 = false;
	  }

	// Update the shiftregisters
	updateShiftRegisters();
     68c:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>

	return Encoder_Errors;

  }
     690:	81 2f       	mov	r24, r17
     692:	1f 91       	pop	r17
     694:	08 95       	ret

00000696 <ADC_Init>:
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
     696:	80 e2       	ldi	r24, 0x20	; 32
     698:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(0<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
     69c:	83 ee       	ldi	r24, 0xE3	; 227
     69e:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
     6a2:	10 92 7b 00 	sts	0x007B, r1
  }
     6a6:	08 95       	ret

000006a8 <ADC_Conversion>:

// Funtion for ADC Conversion
unsigned char ADC_Conversion (unsigned char Channel) //PA0 = Channel 1 ... PA7 = Channel 8
  {
  	ADCL = 0;	// Reset ADCL
     6a8:	10 92 78 00 	sts	0x0078, r1
	ADCH = 0;	// Reset ADCH
     6ac:	10 92 79 00 	sts	0x0079, r1
	ADMUX &= (1<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
     6b0:	90 91 7c 00 	lds	r25, 0x007C
     6b4:	90 7e       	andi	r25, 0xE0	; 224
     6b6:	90 93 7c 00 	sts	0x007C, r25
	ADMUX |= Channel;	// Set Channel 
     6ba:	90 91 7c 00 	lds	r25, 0x007C
     6be:	98 2b       	or	r25, r24
     6c0:	90 93 7c 00 	sts	0x007C, r25
     6c4:	80 e0       	ldi	r24, 0x00	; 0
     6c6:	90 e0       	ldi	r25, 0x00	; 0
	
	for(int N=0; N<1000;N++)
	  {
	  asm("NOP");	// Wait, Assembler instruction : No operation 
     6c8:	00 00       	nop
  	ADCL = 0;	// Reset ADCL
	ADCH = 0;	// Reset ADCH
	ADMUX &= (1<<REFS1)|(1<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// Reset Channel  
	ADMUX |= Channel;	// Set Channel 
	
	for(int N=0; N<1000;N++)
     6ca:	01 96       	adiw	r24, 0x01	; 1
     6cc:	23 e0       	ldi	r18, 0x03	; 3
     6ce:	88 3e       	cpi	r24, 0xE8	; 232
     6d0:	92 07       	cpc	r25, r18
     6d2:	d1 f7       	brne	.-12     	; 0x6c8 <ADC_Conversion+0x20>
	  {
	  asm("NOP");	// Wait, Assembler instruction : No operation 
	  }

	ADCSRA |= (1 << ADSC); 			// start Analog to Digital Conversion 
     6d4:	80 91 7a 00 	lds	r24, 0x007A
     6d8:	80 64       	ori	r24, 0x40	; 64
     6da:	80 93 7a 00 	sts	0x007A, r24
	while(!(ADCSRA & (1<<ADIF)));	// Wait for the AD conversion to complete
     6de:	80 91 7a 00 	lds	r24, 0x007A
     6e2:	84 ff       	sbrs	r24, 4
     6e4:	fc cf       	rjmp	.-8      	; 0x6de <ADC_Conversion+0x36>
	ADCSRA |= (1 << ADIF); 			//set the bit to clear ADIF flag 
     6e6:	80 91 7a 00 	lds	r24, 0x007A
     6ea:	80 61       	ori	r24, 0x10	; 16
     6ec:	80 93 7a 00 	sts	0x007A, r24
	
	return ADCH;					//Return the measured value 
     6f0:	80 91 79 00 	lds	r24, 0x0079
  }
     6f4:	08 95       	ret

000006f6 <Check_Current>:
	return Error_Status;

  }

char Check_Current (void)
  {
     6f6:	1f 93       	push	r17
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     6f8:	85 e0       	ldi	r24, 0x05	; 5
     6fa:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>
     6fe:	10 e0       	ldi	r17, 0x00	; 0
     700:	85 36       	cpi	r24, 0x65	; 101
     702:	08 f0       	brcs	.+2      	; 0x706 <Check_Current+0x10>
     704:	11 e0       	ldi	r17, 0x01	; 1
char Check_Current (void)
  {
  	char Current_errors = 0; 

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
     706:	84 e0       	ldi	r24, 0x04	; 4
     708:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>
     70c:	85 36       	cpi	r24, 0x65	; 101
     70e:	08 f0       	brcs	.+2      	; 0x712 <Check_Current+0x1c>
     710:	1e 5f       	subi	r17, 0xFE	; 254
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     712:	83 e0       	ldi	r24, 0x03	; 3
     714:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>
  {
  	char Current_errors = 0; 

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
     718:	85 36       	cpi	r24, 0x65	; 101
     71a:	08 f0       	brcs	.+2      	; 0x71e <Check_Current+0x28>
     71c:	1c 5f       	subi	r17, 0xFC	; 252
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     71e:	82 e0       	ldi	r24, 0x02	; 2
     720:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>
  	char Current_errors = 0; 

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
	if ( GetADCValue_MotorCurrent(2) > 100 ) Current_errors +=8; 
     724:	85 36       	cpi	r24, 0x65	; 101
     726:	08 f0       	brcs	.+2      	; 0x72a <Check_Current+0x34>
     728:	18 5f       	subi	r17, 0xF8	; 248
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>

	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
	if ( GetADCValue_MotorCurrent(2) > 100 ) Current_errors +=8; 
	if ( GetADCValue_MotorCurrent(1) > 100 ) Current_errors +=16; 
     730:	85 36       	cpi	r24, 0x65	; 101
     732:	08 f0       	brcs	.+2      	; 0x736 <Check_Current+0x40>
     734:	10 5f       	subi	r17, 0xF0	; 240
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     736:	80 e0       	ldi	r24, 0x00	; 0
     738:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>
	if ( GetADCValue_MotorCurrent(5) > 100 ) Current_errors +=1; 
	if ( GetADCValue_MotorCurrent(4) > 100 ) Current_errors +=2; 
	if ( GetADCValue_MotorCurrent(3) > 100 ) Current_errors +=4; 
	if ( GetADCValue_MotorCurrent(2) > 100 ) Current_errors +=8; 
	if ( GetADCValue_MotorCurrent(1) > 100 ) Current_errors +=16; 
	if ( GetADCValue_MotorCurrent(0) > 100 ) Current_errors +=32; 
     73c:	85 36       	cpi	r24, 0x65	; 101
     73e:	08 f0       	brcs	.+2      	; 0x742 <Check_Current+0x4c>
     740:	10 5e       	subi	r17, 0xE0	; 224
	
	return Current_errors;
  }
     742:	81 2f       	mov	r24, r17
     744:	1f 91       	pop	r17
     746:	08 95       	ret

00000748 <GetADCValue_MotorCurrent>:
  }

// This function retrun 1 byte BatteryVoltage ADC Value
unsigned char GetADCValue_MotorCurrent (char motor)
  {
	return ADC_Conversion(motor);
     748:	0e 94 54 03 	call	0x6a8	; 0x6a8 <ADC_Conversion>
  }
     74c:	08 95       	ret

0000074e <PWM_Init>:

void PWM_Init (void)
  {
  	// Normal port operation, OC0A and OC0B disconnected
	// Mode: CTC  * Top: OCRA  * Update of OCRx at :Immediate  * TOV Flag Set on : MAX
	TCCR0A = (0<<COM0A1)|(0<<COM0A0)|(0<<COM0B1)|(0<<COM0B0)|(1<<WGM01)|(0<<WGM00);
     74e:	82 e0       	ldi	r24, 0x02	; 2
     750:	84 bd       	out	0x24, r24	; 36
 	// clkI/O/8 (From prescaler)
  	TCCR0B = (0<<FOC0A)|(0<<FOC0B)|(0<<CS02)|(1<<CS01)|(0<<CS00);
     752:	85 bd       	out	0x25, r24	; 37
	// We want a maximum pulswith of approximately 50Hz and a resolution of 1000
	// 1/50Hz=20ms ; Timer Tick = 20ms/resolution = 20us
	// The timer increased every ; 1/0,00002 = 50000
	OCR0A = (F_CPU/8)/50000; //50000
     754:	82 e3       	ldi	r24, 0x32	; 50
     756:	87 bd       	out	0x27, r24	; 39
	// Start Timer 0
	TIMSK0 |= (1 << OCIE0A);
     758:	ee e6       	ldi	r30, 0x6E	; 110
     75a:	f0 e0       	ldi	r31, 0x00	; 0
     75c:	80 81       	ld	r24, Z
     75e:	82 60       	ori	r24, 0x02	; 2
     760:	80 83       	st	Z, r24
  }
     762:	08 95       	ret

00000764 <__vector_16>:



ISR(TIMER0_COMPA_vect)
  {
     764:	1f 92       	push	r1
     766:	0f 92       	push	r0
     768:	0f b6       	in	r0, 0x3f	; 63
     76a:	0f 92       	push	r0
     76c:	11 24       	eor	r1, r1
     76e:	2f 93       	push	r18
     770:	3f 93       	push	r19
     772:	8f 93       	push	r24
     774:	9f 93       	push	r25
  	// Counter for 0 to Dutye cycle
  	static unsigned short Counter=0;
	
	// If the Dute cycle value raised, then restart 
	if (Counter>=DUTYCYCLE_PWM)
     776:	80 91 21 02 	lds	r24, 0x0221
     77a:	90 91 22 02 	lds	r25, 0x0222
     77e:	8f 3f       	cpi	r24, 0xFF	; 255
     780:	91 05       	cpc	r25, r1
     782:	59 f0       	breq	.+22     	; 0x79a <__vector_16+0x36>
     784:	50 f0       	brcs	.+20     	; 0x79a <__vector_16+0x36>
	  {
	  	// Set counter 0;
		Counter=0;
     786:	10 92 22 02 	sts	0x0222, r1
     78a:	10 92 21 02 	sts	0x0221, r1
		// Start all wheels
		WHEEL_PORT_12   |= (1<<WHEEL1)|(1<<WHEEL2);
     78e:	85 b1       	in	r24, 0x05	; 5
     790:	88 61       	ori	r24, 0x18	; 24
     792:	85 b9       	out	0x05, r24	; 5
		WHEEL_PORT_3456 |= (1<<WHEEL3)|(1<<WHEEL4)|(1<<WHEEL5)|(1<<WHEEL6);
     794:	8b b1       	in	r24, 0x0b	; 11
     796:	80 6f       	ori	r24, 0xF0	; 240
     798:	8b b9       	out	0x0b, r24	; 11
	  }

	// Counter = Counter + 1
	Counter++;
     79a:	20 91 21 02 	lds	r18, 0x0221
     79e:	30 91 22 02 	lds	r19, 0x0222
     7a2:	2f 5f       	subi	r18, 0xFF	; 255
     7a4:	3f 4f       	sbci	r19, 0xFF	; 255
     7a6:	30 93 22 02 	sts	0x0222, r19
     7aa:	20 93 21 02 	sts	0x0221, r18

	if(Counter>=Speed1) WHEEL1_OFF;
     7ae:	80 91 e2 02 	lds	r24, 0x02E2
     7b2:	90 91 e3 02 	lds	r25, 0x02E3
     7b6:	28 17       	cp	r18, r24
     7b8:	39 07       	cpc	r19, r25
     7ba:	08 f0       	brcs	.+2      	; 0x7be <__vector_16+0x5a>
     7bc:	2c 98       	cbi	0x05, 4	; 5
	if(Counter>=Speed2) WHEEL2_OFF;
     7be:	80 91 ba 02 	lds	r24, 0x02BA
     7c2:	90 91 bb 02 	lds	r25, 0x02BB
     7c6:	28 17       	cp	r18, r24
     7c8:	39 07       	cpc	r19, r25
     7ca:	08 f0       	brcs	.+2      	; 0x7ce <__vector_16+0x6a>
     7cc:	2b 98       	cbi	0x05, 3	; 5
	if(Counter>=Speed3) WHEEL3_OFF;
     7ce:	80 91 6f 02 	lds	r24, 0x026F
     7d2:	90 91 70 02 	lds	r25, 0x0270
     7d6:	28 17       	cp	r18, r24
     7d8:	39 07       	cpc	r19, r25
     7da:	08 f0       	brcs	.+2      	; 0x7de <__vector_16+0x7a>
     7dc:	5f 98       	cbi	0x0b, 7	; 11
	if(Counter>=Speed4) WHEEL4_OFF;
     7de:	80 91 b0 02 	lds	r24, 0x02B0
     7e2:	90 91 b1 02 	lds	r25, 0x02B1
     7e6:	28 17       	cp	r18, r24
     7e8:	39 07       	cpc	r19, r25
     7ea:	08 f0       	brcs	.+2      	; 0x7ee <__vector_16+0x8a>
     7ec:	5e 98       	cbi	0x0b, 6	; 11
	if(Counter>=Speed5) WHEEL5_OFF;
     7ee:	80 91 63 02 	lds	r24, 0x0263
     7f2:	90 91 64 02 	lds	r25, 0x0264
     7f6:	28 17       	cp	r18, r24
     7f8:	39 07       	cpc	r19, r25
     7fa:	08 f0       	brcs	.+2      	; 0x7fe <__vector_16+0x9a>
     7fc:	5d 98       	cbi	0x0b, 5	; 11
	if(Counter>=Speed6) WHEEL6_OFF;
     7fe:	80 91 73 02 	lds	r24, 0x0273
     802:	90 91 74 02 	lds	r25, 0x0274
     806:	28 17       	cp	r18, r24
     808:	39 07       	cpc	r19, r25
     80a:	08 f0       	brcs	.+2      	; 0x80e <__vector_16+0xaa>
     80c:	5c 98       	cbi	0x0b, 4	; 11
  } 
     80e:	9f 91       	pop	r25
     810:	8f 91       	pop	r24
     812:	3f 91       	pop	r19
     814:	2f 91       	pop	r18
     816:	0f 90       	pop	r0
     818:	0f be       	out	0x3f, r0	; 63
     81a:	0f 90       	pop	r0
     81c:	1f 90       	pop	r1
     81e:	18 95       	reti

00000820 <Drive>:
// This function sets the Direction, FORWARD, BACKWARD, TURN and BRAKE
// Speed is one byte 0 is min en 255 is max
// Direction is LEFT RIGHT and NONE
// The angle is the sharpness of the bend
void Drive(unsigned char Direction_FB, unsigned char Speed, unsigned char Direction_LR, unsigned char Angle)
  {
     820:	a8 2f       	mov	r26, r24
     822:	56 2f       	mov	r21, r22
     824:	b2 2f       	mov	r27, r18
  	// If forward, set all shiftregisters on forward
	if(Direction_FB==FORWARD)
     826:	82 30       	cpi	r24, 0x02	; 2
     828:	51 f4       	brne	.+20     	; 0x83e <Drive+0x1e>

		Shiftregister_1.FWD3 = true;
		Shiftregister_1.REV3 = false;

		Shiftregister_1.FWD4 = true;
		Shiftregister_1.REV4 = false;
     82a:	85 e5       	ldi	r24, 0x55	; 85
     82c:	80 93 61 02 	sts	0x0261, r24

		Shiftregister_2.FWD5 = true;
     830:	80 91 cb 02 	lds	r24, 0x02CB
		Shiftregister_2.REV5 = false;

		Shiftregister_2.FWD6 = true;
     834:	80 7f       	andi	r24, 0xF0	; 240
		Shiftregister_2.REV6 = false;
     836:	85 60       	ori	r24, 0x05	; 5
     838:	80 93 cb 02 	sts	0x02CB, r24
     83c:	0f c0       	rjmp	.+30     	; 0x85c <Drive+0x3c>
     83e:	90 91 cb 02 	lds	r25, 0x02CB
		//*/DEBUG/*/ USART0_WriteString("FORWARD");
		
	  }
	// If backward, set all shiftregisters on backward
	else if(Direction_FB==BACKWARD)
     842:	81 30       	cpi	r24, 0x01	; 1
     844:	31 f4       	brne	.+12     	; 0x852 <Drive+0x32>

		Shiftregister_1.FWD3 = false;
		Shiftregister_1.REV3 = true;

		Shiftregister_1.FWD4 = false;
		Shiftregister_1.REV4 = true;
     846:	8a ea       	ldi	r24, 0xAA	; 170
     848:	80 93 61 02 	sts	0x0261, r24

		Shiftregister_2.FWD5 = false;
		Shiftregister_2.REV5 = true;
     84c:	98 7f       	andi	r25, 0xF8	; 248

		Shiftregister_2.FWD6 = false;
		Shiftregister_2.REV6 = true;
     84e:	9a 60       	ori	r25, 0x0A	; 10
     850:	03 c0       	rjmp	.+6      	; 0x858 <Drive+0x38>

		Shiftregister_1.FWD3 = false;
		Shiftregister_1.REV3 = false;

		Shiftregister_1.FWD4 = false;
		Shiftregister_1.REV4 = false;
     852:	10 92 61 02 	sts	0x0261, r1

		Shiftregister_2.FWD5 = false;
		Shiftregister_2.REV5 = false;

		Shiftregister_2.FWD6 = false;
		Shiftregister_2.REV6 = false;
     856:	90 7f       	andi	r25, 0xF0	; 240
     858:	90 93 cb 02 	sts	0x02CB, r25
		//*/DEBUG/*/ USART0_WriteString("BRAKE");
	  }

	// If left, slower left side
	if(Direction_LR==LEFT)
     85c:	42 30       	cpi	r20, 0x02	; 2
     85e:	29 f5       	brne	.+74     	; 0x8aa <Drive+0x8a>
	  {
		SetPoint1 = Speed/* << 2)*/-(((Speed)/10)*Angle);
     860:	25 2f       	mov	r18, r21
     862:	30 e0       	ldi	r19, 0x00	; 0
     864:	85 2f       	mov	r24, r21
     866:	6a e0       	ldi	r22, 0x0A	; 10
     868:	0e 94 cc 14 	call	0x2998	; 0x2998 <__udivmodqi4>
     86c:	b8 9f       	mul	r27, r24
     86e:	c0 01       	movw	r24, r0
     870:	11 24       	eor	r1, r1
     872:	b9 01       	movw	r22, r18
     874:	68 1b       	sub	r22, r24
     876:	79 0b       	sbc	r23, r25
     878:	70 93 ea 02 	sts	0x02EA, r23
     87c:	60 93 e9 02 	sts	0x02E9, r22
		SetPoint2 = Speed/* << 2)*/-(((Speed)/10)*Angle);
     880:	70 93 72 02 	sts	0x0272, r23
     884:	60 93 71 02 	sts	0x0271, r22
		SetPoint3 = Speed/* << 2)*/-(((Speed)/10)*Angle);
     888:	70 93 8d 02 	sts	0x028D, r23
     88c:	60 93 8c 02 	sts	0x028C, r22
		SetPoint4 = Speed;// << 2;
     890:	30 93 6a 02 	sts	0x026A, r19
     894:	20 93 69 02 	sts	0x0269, r18
		SetPoint5 = Speed;// << 2;
     898:	30 93 c1 02 	sts	0x02C1, r19
     89c:	20 93 c0 02 	sts	0x02C0, r18
		SetPoint6 = Speed;// << 2;	
     8a0:	30 93 54 02 	sts	0x0254, r19
     8a4:	20 93 53 02 	sts	0x0253, r18
     8a8:	3f c0       	rjmp	.+126    	; 0x928 <Drive+0x108>
     8aa:	e5 2f       	mov	r30, r21
     8ac:	f0 e0       	ldi	r31, 0x00	; 0
		//*/DEBUG/*/ USART0_WriteString(" LEFT");
	  }
	// If right, slower right side
	else if(Direction_LR==RIGHT)
     8ae:	41 30       	cpi	r20, 0x01	; 1
     8b0:	19 f5       	brne	.+70     	; 0x8f8 <Drive+0xd8>
	  {
		SetPoint1 = Speed;// << 2;
     8b2:	f0 93 ea 02 	sts	0x02EA, r31
     8b6:	e0 93 e9 02 	sts	0x02E9, r30
		SetPoint2 = Speed;// << 2;
     8ba:	f0 93 72 02 	sts	0x0272, r31
     8be:	e0 93 71 02 	sts	0x0271, r30
		SetPoint3 = Speed;// << 2;
     8c2:	f0 93 8d 02 	sts	0x028D, r31
     8c6:	e0 93 8c 02 	sts	0x028C, r30
		SetPoint4 = Speed/* << 2)*/-(((Speed)/10)*Angle);
     8ca:	85 2f       	mov	r24, r21
     8cc:	6a e0       	ldi	r22, 0x0A	; 10
     8ce:	0e 94 cc 14 	call	0x2998	; 0x2998 <__udivmodqi4>
     8d2:	b8 9f       	mul	r27, r24
     8d4:	c0 01       	movw	r24, r0
     8d6:	11 24       	eor	r1, r1
     8d8:	9f 01       	movw	r18, r30
     8da:	28 1b       	sub	r18, r24
     8dc:	39 0b       	sbc	r19, r25
     8de:	30 93 6a 02 	sts	0x026A, r19
     8e2:	20 93 69 02 	sts	0x0269, r18
		SetPoint5 = Speed/* << 2)*/-(((Speed)/10)*Angle);
     8e6:	30 93 c1 02 	sts	0x02C1, r19
     8ea:	20 93 c0 02 	sts	0x02C0, r18
		SetPoint6 = Speed/* << 2)*/-(((Speed)/10)*Angle);
     8ee:	30 93 54 02 	sts	0x0254, r19
     8f2:	20 93 53 02 	sts	0x0253, r18
     8f6:	18 c0       	rjmp	.+48     	; 0x928 <Drive+0x108>
		
	  }
	// else is straight, all speeds the same
	else
	  {
		SetPoint1 = Speed;// << 2;
     8f8:	f0 93 ea 02 	sts	0x02EA, r31
     8fc:	e0 93 e9 02 	sts	0x02E9, r30
		SetPoint2 = Speed;// << 2;
     900:	f0 93 72 02 	sts	0x0272, r31
     904:	e0 93 71 02 	sts	0x0271, r30
		SetPoint3 = Speed;// << 2;
     908:	f0 93 8d 02 	sts	0x028D, r31
     90c:	e0 93 8c 02 	sts	0x028C, r30
		SetPoint4 = Speed;// << 2;
     910:	f0 93 6a 02 	sts	0x026A, r31
     914:	e0 93 69 02 	sts	0x0269, r30
		SetPoint5 = Speed;// << 2;
     918:	f0 93 c1 02 	sts	0x02C1, r31
     91c:	e0 93 c0 02 	sts	0x02C0, r30
		SetPoint6 = Speed;// << 2;
     920:	f0 93 54 02 	sts	0x0254, r31
     924:	e0 93 53 02 	sts	0x0253, r30
		//*/DEBUG/*/ USART0_WriteString(" STRAIGHT");
	  }
	// If turn, the wheels in the middel slower and one side forward and other side backward
	if(Direction_FB==TURN)
     928:	a3 30       	cpi	r26, 0x03	; 3
     92a:	c9 f5       	brne	.+114    	; 0x99e <Drive+0x17e>
	  {
		SetPoint1 = Speed;// << 2;
     92c:	85 2f       	mov	r24, r21
     92e:	90 e0       	ldi	r25, 0x00	; 0
     930:	90 93 ea 02 	sts	0x02EA, r25
     934:	80 93 e9 02 	sts	0x02E9, r24
		SetPoint2 = Speed/4;// << 2)/4;
     938:	56 95       	lsr	r21
     93a:	56 95       	lsr	r21
     93c:	25 2f       	mov	r18, r21
     93e:	30 e0       	ldi	r19, 0x00	; 0
     940:	30 93 72 02 	sts	0x0272, r19
     944:	20 93 71 02 	sts	0x0271, r18
		SetPoint3 = Speed;// << 2;
     948:	90 93 8d 02 	sts	0x028D, r25
     94c:	80 93 8c 02 	sts	0x028C, r24
		SetPoint4 = Speed;// << 2;
     950:	90 93 6a 02 	sts	0x026A, r25
     954:	80 93 69 02 	sts	0x0269, r24
		SetPoint5 = Speed/4;// << 2)/4;
     958:	30 93 c1 02 	sts	0x02C1, r19
     95c:	20 93 c0 02 	sts	0x02C0, r18
		SetPoint6 = Speed;// << 2;
     960:	90 93 54 02 	sts	0x0254, r25
     964:	80 93 53 02 	sts	0x0253, r24
		if(Direction_LR==LEFT)
     968:	42 30       	cpi	r20, 0x02	; 2
     96a:	51 f4       	brne	.+20     	; 0x980 <Drive+0x160>

			Shiftregister_1.FWD3 = true;
			Shiftregister_1.REV3 = false;
	
			Shiftregister_1.FWD4 = false;
			Shiftregister_1.REV4 = true;
     96c:	85 e9       	ldi	r24, 0x95	; 149
     96e:	80 93 61 02 	sts	0x0261, r24

			Shiftregister_2.FWD5 = false;
     972:	80 91 cb 02 	lds	r24, 0x02CB
			Shiftregister_2.REV5 = true;
     976:	88 7f       	andi	r24, 0xF8	; 248

			Shiftregister_2.FWD6 = false;
			Shiftregister_2.REV6 = true;
     978:	8a 60       	ori	r24, 0x0A	; 10
     97a:	80 93 cb 02 	sts	0x02CB, r24
     97e:	0f c0       	rjmp	.+30     	; 0x99e <Drive+0x17e>
     980:	90 91 cb 02 	lds	r25, 0x02CB
		  }
		else if(Direction_LR==RIGHT)
     984:	41 30       	cpi	r20, 0x01	; 1
     986:	31 f4       	brne	.+12     	; 0x994 <Drive+0x174>
	
			Shiftregister_1.FWD3 = false;
			Shiftregister_1.REV3 = true;

			Shiftregister_1.FWD4 = true;
			Shiftregister_1.REV4 = false;
     988:	8a e6       	ldi	r24, 0x6A	; 106
     98a:	80 93 61 02 	sts	0x0261, r24

			Shiftregister_2.FWD5 = true;
			Shiftregister_2.REV5 = false;

			Shiftregister_2.FWD6 = true;
     98e:	90 7f       	andi	r25, 0xF0	; 240
			Shiftregister_2.REV6 = false;
     990:	95 60       	ori	r25, 0x05	; 5
     992:	03 c0       	rjmp	.+6      	; 0x99a <Drive+0x17a>

			Shiftregister_1.FWD3 = false;
			Shiftregister_1.REV3 = false;

			Shiftregister_1.FWD4 = false;
			Shiftregister_1.REV4 = false;
     994:	10 92 61 02 	sts	0x0261, r1

			Shiftregister_2.FWD5 = false;
			Shiftregister_2.REV5 = false;

			Shiftregister_2.FWD6 = false;
			Shiftregister_2.REV6 = false;
     998:	90 7f       	andi	r25, 0xF0	; 240
     99a:	90 93 cb 02 	sts	0x02CB, r25
		  }
	
	  }

	// Update the shiftregisters
	updateShiftRegisters();
     99e:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>
  }
     9a2:	08 95       	ret

000009a4 <DriveWheel>:
// This function controls each wheel separately and is for test, FORWARD, BACKWARD, and BRAKE
// Speed is one byte 0 is min en 255 is max
// The angle is the sharpness of the bend
void DriveWheel(unsigned char Wheel, unsigned char Direction_FB, unsigned char Speed)
  {
	if(Wheel==1)
     9a4:	81 30       	cpi	r24, 0x01	; 1
     9a6:	a1 f4       	brne	.+40     	; 0x9d0 <DriveWheel+0x2c>
	  {
	  	Shiftregister_1.FWD1 = false;
     9a8:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV1 = false;
     9ac:	2c 7f       	andi	r18, 0xFC	; 252
     9ae:	20 93 61 02 	sts	0x0261, r18
		SetPoint1 = Speed;
     9b2:	84 2f       	mov	r24, r20
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	90 93 ea 02 	sts	0x02EA, r25
     9ba:	80 93 e9 02 	sts	0x02E9, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD1 = true;
     9be:	62 30       	cpi	r22, 0x02	; 2
     9c0:	11 f4       	brne	.+4      	; 0x9c6 <DriveWheel+0x22>
     9c2:	21 60       	ori	r18, 0x01	; 1
     9c4:	15 c0       	rjmp	.+42     	; 0x9f0 <DriveWheel+0x4c>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV1 = true;
     9c6:	61 30       	cpi	r22, 0x01	; 1
     9c8:	09 f0       	breq	.+2      	; 0x9cc <DriveWheel+0x28>
     9ca:	70 c0       	rjmp	.+224    	; 0xaac <DriveWheel+0x108>
     9cc:	22 60       	ori	r18, 0x02	; 2
     9ce:	10 c0       	rjmp	.+32     	; 0x9f0 <DriveWheel+0x4c>
	  }
	else if(Wheel==2)
     9d0:	82 30       	cpi	r24, 0x02	; 2
     9d2:	b1 f4       	brne	.+44     	; 0xa00 <DriveWheel+0x5c>
	  {
	  	Shiftregister_1.FWD2 = false;
     9d4:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV2 = false;
     9d8:	23 7f       	andi	r18, 0xF3	; 243
     9da:	20 93 61 02 	sts	0x0261, r18
		SetPoint2 = Speed;
     9de:	84 2f       	mov	r24, r20
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	90 93 72 02 	sts	0x0272, r25
     9e6:	80 93 71 02 	sts	0x0271, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD2 = true;
     9ea:	62 30       	cpi	r22, 0x02	; 2
     9ec:	21 f4       	brne	.+8      	; 0x9f6 <DriveWheel+0x52>
     9ee:	24 60       	ori	r18, 0x04	; 4
     9f0:	20 93 61 02 	sts	0x0261, r18
     9f4:	5b c0       	rjmp	.+182    	; 0xaac <DriveWheel+0x108>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV2 = true;
     9f6:	61 30       	cpi	r22, 0x01	; 1
     9f8:	09 f0       	breq	.+2      	; 0x9fc <DriveWheel+0x58>
     9fa:	58 c0       	rjmp	.+176    	; 0xaac <DriveWheel+0x108>
     9fc:	28 60       	ori	r18, 0x08	; 8
     9fe:	f8 cf       	rjmp	.-16     	; 0x9f0 <DriveWheel+0x4c>
	  }
	else if(Wheel==3)
     a00:	83 30       	cpi	r24, 0x03	; 3
     a02:	a1 f4       	brne	.+40     	; 0xa2c <DriveWheel+0x88>
	  {
	  	Shiftregister_1.FWD3 = false;
     a04:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV3 = false;
     a08:	2f 7c       	andi	r18, 0xCF	; 207
     a0a:	20 93 61 02 	sts	0x0261, r18
		SetPoint3 = Speed;// << 2;
     a0e:	84 2f       	mov	r24, r20
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	90 93 8d 02 	sts	0x028D, r25
     a16:	80 93 8c 02 	sts	0x028C, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD3 = true;
     a1a:	62 30       	cpi	r22, 0x02	; 2
     a1c:	11 f4       	brne	.+4      	; 0xa22 <DriveWheel+0x7e>
     a1e:	20 61       	ori	r18, 0x10	; 16
     a20:	e7 cf       	rjmp	.-50     	; 0x9f0 <DriveWheel+0x4c>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV3 = true;
     a22:	61 30       	cpi	r22, 0x01	; 1
     a24:	09 f0       	breq	.+2      	; 0xa28 <DriveWheel+0x84>
     a26:	42 c0       	rjmp	.+132    	; 0xaac <DriveWheel+0x108>
     a28:	20 62       	ori	r18, 0x20	; 32
     a2a:	e2 cf       	rjmp	.-60     	; 0x9f0 <DriveWheel+0x4c>
	  }
	else if(Wheel==4)
     a2c:	84 30       	cpi	r24, 0x04	; 4
     a2e:	99 f4       	brne	.+38     	; 0xa56 <DriveWheel+0xb2>
	  {
	  	Shiftregister_1.FWD4 = false;
     a30:	20 91 61 02 	lds	r18, 0x0261
		Shiftregister_1.REV4 = false;
     a34:	2f 73       	andi	r18, 0x3F	; 63
     a36:	20 93 61 02 	sts	0x0261, r18
		SetPoint4 = Speed;// << 2;
     a3a:	84 2f       	mov	r24, r20
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	90 93 6a 02 	sts	0x026A, r25
     a42:	80 93 69 02 	sts	0x0269, r24
		if (Direction_FB==FORWARD) Shiftregister_1.FWD4 = true;
     a46:	62 30       	cpi	r22, 0x02	; 2
     a48:	11 f4       	brne	.+4      	; 0xa4e <DriveWheel+0xaa>
     a4a:	20 64       	ori	r18, 0x40	; 64
     a4c:	d1 cf       	rjmp	.-94     	; 0x9f0 <DriveWheel+0x4c>
		if (Direction_FB==BACKWARD) Shiftregister_1.REV4 = true;
     a4e:	61 30       	cpi	r22, 0x01	; 1
     a50:	69 f5       	brne	.+90     	; 0xaac <DriveWheel+0x108>
     a52:	20 68       	ori	r18, 0x80	; 128
     a54:	cd cf       	rjmp	.-102    	; 0x9f0 <DriveWheel+0x4c>
	  }
	else if(Wheel==5)
     a56:	85 30       	cpi	r24, 0x05	; 5
     a58:	99 f4       	brne	.+38     	; 0xa80 <DriveWheel+0xdc>
	  {
	  	Shiftregister_2.FWD5 = false;
     a5a:	20 91 cb 02 	lds	r18, 0x02CB
		Shiftregister_2.REV5 = false;
     a5e:	2c 7f       	andi	r18, 0xFC	; 252
     a60:	20 93 cb 02 	sts	0x02CB, r18
		SetPoint5 = Speed;// << 2;
     a64:	84 2f       	mov	r24, r20
     a66:	90 e0       	ldi	r25, 0x00	; 0
     a68:	90 93 c1 02 	sts	0x02C1, r25
     a6c:	80 93 c0 02 	sts	0x02C0, r24
		if (Direction_FB==FORWARD) Shiftregister_2.FWD5 = true;
     a70:	62 30       	cpi	r22, 0x02	; 2
     a72:	11 f4       	brne	.+4      	; 0xa78 <DriveWheel+0xd4>
     a74:	21 60       	ori	r18, 0x01	; 1
     a76:	18 c0       	rjmp	.+48     	; 0xaa8 <DriveWheel+0x104>
		if (Direction_FB==BACKWARD) Shiftregister_2.REV5 = true;
     a78:	61 30       	cpi	r22, 0x01	; 1
     a7a:	c1 f4       	brne	.+48     	; 0xaac <DriveWheel+0x108>
     a7c:	22 60       	ori	r18, 0x02	; 2
     a7e:	14 c0       	rjmp	.+40     	; 0xaa8 <DriveWheel+0x104>
	  }
	else if(Wheel==6)
     a80:	86 30       	cpi	r24, 0x06	; 6
     a82:	a1 f4       	brne	.+40     	; 0xaac <DriveWheel+0x108>
	  {
	  	Shiftregister_2.FWD6 = false;
     a84:	20 91 cb 02 	lds	r18, 0x02CB
		Shiftregister_2.REV6 = false;
     a88:	23 7f       	andi	r18, 0xF3	; 243
     a8a:	20 93 cb 02 	sts	0x02CB, r18
		SetPoint6 = Speed;// << 2;
     a8e:	84 2f       	mov	r24, r20
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	90 93 54 02 	sts	0x0254, r25
     a96:	80 93 53 02 	sts	0x0253, r24
		if (Direction_FB==FORWARD) Shiftregister_2.FWD6 = true;
     a9a:	62 30       	cpi	r22, 0x02	; 2
     a9c:	11 f4       	brne	.+4      	; 0xaa2 <DriveWheel+0xfe>
     a9e:	24 60       	ori	r18, 0x04	; 4
     aa0:	03 c0       	rjmp	.+6      	; 0xaa8 <DriveWheel+0x104>
		if (Direction_FB==BACKWARD) Shiftregister_2.REV6 = true;
     aa2:	61 30       	cpi	r22, 0x01	; 1
     aa4:	19 f4       	brne	.+6      	; 0xaac <DriveWheel+0x108>
     aa6:	28 60       	ori	r18, 0x08	; 8
     aa8:	20 93 cb 02 	sts	0x02CB, r18
	else
	  {
		// Nothing
	  }

	updateShiftRegisters();
     aac:	0e 94 64 02 	call	0x4c8	; 0x4c8 <updateShiftRegisters>
  }
     ab0:	08 95       	ret

00000ab2 <Timer1_Init>:
//////////////////////////////////////////////////////////////////////////////////////
// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
     ab2:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
     ab6:	8a e0       	ldi	r24, 0x0A	; 10
     ab8:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);//set to 10000 tick/sec (0.1ms)
     abc:	89 ef       	ldi	r24, 0xF9	; 249
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	90 93 89 00 	sts	0x0089, r25
     ac4:	80 93 88 00 	sts	0x0088, r24
  }
     ac8:	08 95       	ret

00000aca <Timer1_Start>:

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Start timer
     aca:	82 e0       	ldi	r24, 0x02	; 2
     acc:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
     ad0:	78 94       	sei
  }
     ad2:	08 95       	ret

00000ad4 <Timer1_Stop>:

// Stop timer1
void Timer1_Stop(void)
  {
  	// Output Compare A Match Interrupt Disable
	TIMSK1 = (0<<OCIE1A);  	// Stop timer
     ad4:	10 92 6f 00 	sts	0x006F, r1
  }
     ad8:	08 95       	ret

00000ada <__vector_13>:
volatile uint8_t ms_timer;
volatile stopwatches_t stopwatches;

// Timer1 Compare match Interrupt Service Routine
ISR(TIMER1_COMPA_vect)
  {
     ada:	1f 92       	push	r1
     adc:	0f 92       	push	r0
     ade:	0f b6       	in	r0, 0x3f	; 63
     ae0:	0f 92       	push	r0
     ae2:	11 24       	eor	r1, r1
     ae4:	2f 93       	push	r18
     ae6:	8f 93       	push	r24
     ae8:	9f 93       	push	r25
  	////////////////////////
	// Motor Sig Counters //
	////////////////////////

  	// Sigcouters for pulse wide of de SIG Hall sensors
  	SIG1_Counter++; 
     aea:	80 91 83 02 	lds	r24, 0x0283
     aee:	90 91 84 02 	lds	r25, 0x0284
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	90 93 84 02 	sts	0x0284, r25
     af8:	80 93 83 02 	sts	0x0283, r24
	SIG2_Counter++; 
     afc:	80 91 a6 02 	lds	r24, 0x02A6
     b00:	90 91 a7 02 	lds	r25, 0x02A7
     b04:	01 96       	adiw	r24, 0x01	; 1
     b06:	90 93 a7 02 	sts	0x02A7, r25
     b0a:	80 93 a6 02 	sts	0x02A6, r24
	SIG3_Counter++; 
     b0e:	80 91 75 02 	lds	r24, 0x0275
     b12:	90 91 76 02 	lds	r25, 0x0276
     b16:	01 96       	adiw	r24, 0x01	; 1
     b18:	90 93 76 02 	sts	0x0276, r25
     b1c:	80 93 75 02 	sts	0x0275, r24
	SIG4_Counter++; 
     b20:	80 91 7c 02 	lds	r24, 0x027C
     b24:	90 91 7d 02 	lds	r25, 0x027D
     b28:	01 96       	adiw	r24, 0x01	; 1
     b2a:	90 93 7d 02 	sts	0x027D, r25
     b2e:	80 93 7c 02 	sts	0x027C, r24
	SIG5_Counter++; 
     b32:	80 91 e0 02 	lds	r24, 0x02E0
     b36:	90 91 e1 02 	lds	r25, 0x02E1
     b3a:	01 96       	adiw	r24, 0x01	; 1
     b3c:	90 93 e1 02 	sts	0x02E1, r25
     b40:	80 93 e0 02 	sts	0x02E0, r24
	SIG6_Counter++; 
     b44:	80 91 57 02 	lds	r24, 0x0257
     b48:	90 91 58 02 	lds	r25, 0x0258
     b4c:	01 96       	adiw	r24, 0x01	; 1
     b4e:	90 93 58 02 	sts	0x0258, r25
     b52:	80 93 57 02 	sts	0x0257, r24
	
	// if the counter, is higher then 2000, then set that counter on 0
	if(SIG1_Counter > 20000)//no value received for 20 ms
     b56:	80 91 83 02 	lds	r24, 0x0283
     b5a:	90 91 84 02 	lds	r25, 0x0284
     b5e:	81 52       	subi	r24, 0x21	; 33
     b60:	9e 44       	sbci	r25, 0x4E	; 78
     b62:	80 f0       	brcs	.+32     	; 0xb84 <__vector_13+0xaa>
	  { 
	  	SIG1_PID = 0;
     b64:	10 92 dd 02 	sts	0x02DD, r1
     b68:	10 92 dc 02 	sts	0x02DC, r1
		// No puls more above a minimum setpoint
		if (SetPoint1>MINIMUMSP)
     b6c:	80 91 e9 02 	lds	r24, 0x02E9
     b70:	90 91 ea 02 	lds	r25, 0x02EA
     b74:	85 36       	cpi	r24, 0x65	; 101
     b76:	91 05       	cpc	r25, r1
     b78:	28 f0       	brcs	.+10     	; 0xb84 <__vector_13+0xaa>
		  {
		  	// Count how many pulses are missing
			SIG1_NoPuls++; 
     b7a:	80 91 eb 02 	lds	r24, 0x02EB
     b7e:	8f 5f       	subi	r24, 0xFF	; 255
     b80:	80 93 eb 02 	sts	0x02EB, r24
		  }
	  }
	// The same for SIG2
	if(SIG2_Counter > 20000)	 
     b84:	80 91 a6 02 	lds	r24, 0x02A6
     b88:	90 91 a7 02 	lds	r25, 0x02A7
     b8c:	81 52       	subi	r24, 0x21	; 33
     b8e:	9e 44       	sbci	r25, 0x4E	; 78
     b90:	80 f0       	brcs	.+32     	; 0xbb2 <__vector_13+0xd8>
	  { 
	  	SIG2_PID = 0; 
     b92:	10 92 d2 02 	sts	0x02D2, r1
     b96:	10 92 d1 02 	sts	0x02D1, r1
		// No puls more above a minimum setpoint
		if (SetPoint2>MINIMUMSP)
     b9a:	80 91 71 02 	lds	r24, 0x0271
     b9e:	90 91 72 02 	lds	r25, 0x0272
     ba2:	85 36       	cpi	r24, 0x65	; 101
     ba4:	91 05       	cpc	r25, r1
     ba6:	28 f0       	brcs	.+10     	; 0xbb2 <__vector_13+0xd8>
		  {
		  	// Count how many pulses are missing
			SIG2_NoPuls++; 
     ba8:	80 91 db 02 	lds	r24, 0x02DB
     bac:	8f 5f       	subi	r24, 0xFF	; 255
     bae:	80 93 db 02 	sts	0x02DB, r24
		  }
	  }
	// The same for SIG3
	if(SIG3_Counter > 20000)	 
     bb2:	80 91 75 02 	lds	r24, 0x0275
     bb6:	90 91 76 02 	lds	r25, 0x0276
     bba:	81 52       	subi	r24, 0x21	; 33
     bbc:	9e 44       	sbci	r25, 0x4E	; 78
     bbe:	80 f0       	brcs	.+32     	; 0xbe0 <__vector_13+0x106>
	  { 
	  	SIG3_PID = 0; 
     bc0:	10 92 d5 02 	sts	0x02D5, r1
     bc4:	10 92 d4 02 	sts	0x02D4, r1
		// No puls more above a minimum setpoint
		if (SetPoint2>MINIMUMSP)
     bc8:	80 91 71 02 	lds	r24, 0x0271
     bcc:	90 91 72 02 	lds	r25, 0x0272
     bd0:	85 36       	cpi	r24, 0x65	; 101
     bd2:	91 05       	cpc	r25, r1
     bd4:	28 f0       	brcs	.+10     	; 0xbe0 <__vector_13+0x106>
		  {
		  	// Count how many pulses are missing
			SIG3_NoPuls++; 
     bd6:	80 91 d0 02 	lds	r24, 0x02D0
     bda:	8f 5f       	subi	r24, 0xFF	; 255
     bdc:	80 93 d0 02 	sts	0x02D0, r24
		  }
	  }
	// The same for SIG4
	if(SIG4_Counter > 20000)	 
     be0:	80 91 7c 02 	lds	r24, 0x027C
     be4:	90 91 7d 02 	lds	r25, 0x027D
     be8:	81 52       	subi	r24, 0x21	; 33
     bea:	9e 44       	sbci	r25, 0x4E	; 78
     bec:	80 f0       	brcs	.+32     	; 0xc0e <__vector_13+0x134>
	  { 
	  	SIG4_PID = 0; 
     bee:	10 92 7f 02 	sts	0x027F, r1
     bf2:	10 92 7e 02 	sts	0x027E, r1
		// No puls more above a minimum setpoint
		if (SetPoint4>MINIMUMSP)
     bf6:	80 91 69 02 	lds	r24, 0x0269
     bfa:	90 91 6a 02 	lds	r25, 0x026A
     bfe:	85 36       	cpi	r24, 0x65	; 101
     c00:	91 05       	cpc	r25, r1
     c02:	28 f0       	brcs	.+10     	; 0xc0e <__vector_13+0x134>
		  {
			SIG4_NoPuls++; 
     c04:	80 91 d6 02 	lds	r24, 0x02D6
     c08:	8f 5f       	subi	r24, 0xFF	; 255
     c0a:	80 93 d6 02 	sts	0x02D6, r24
		  }
	  }
	// The same for SIG5
	if(SIG5_Counter > 20000)	 
     c0e:	80 91 e0 02 	lds	r24, 0x02E0
     c12:	90 91 e1 02 	lds	r25, 0x02E1
     c16:	81 52       	subi	r24, 0x21	; 33
     c18:	9e 44       	sbci	r25, 0x4E	; 78
     c1a:	80 f0       	brcs	.+32     	; 0xc3c <__vector_13+0x162>
	  { 
	  	SIG5_PID = 0; 
     c1c:	10 92 8f 02 	sts	0x028F, r1
     c20:	10 92 8e 02 	sts	0x028E, r1
		// No puls more above a minimum setpoint
		if (SetPoint5>MINIMUMSP)
     c24:	80 91 c0 02 	lds	r24, 0x02C0
     c28:	90 91 c1 02 	lds	r25, 0x02C1
     c2c:	85 36       	cpi	r24, 0x65	; 101
     c2e:	91 05       	cpc	r25, r1
     c30:	28 f0       	brcs	.+10     	; 0xc3c <__vector_13+0x162>
		  {
		  	// Count how many pulses are missing
			SIG5_NoPuls++; 
     c32:	80 91 cc 02 	lds	r24, 0x02CC
     c36:	8f 5f       	subi	r24, 0xFF	; 255
     c38:	80 93 cc 02 	sts	0x02CC, r24
		  }
	  }
	// The same for SIG6
	if(SIG6_Counter > 20000)	 
     c3c:	80 91 57 02 	lds	r24, 0x0257
     c40:	90 91 58 02 	lds	r25, 0x0258
     c44:	81 52       	subi	r24, 0x21	; 33
     c46:	9e 44       	sbci	r25, 0x4E	; 78
     c48:	80 f0       	brcs	.+32     	; 0xc6a <__vector_13+0x190>
	  { 
	  	SIG6_PID = 0; 
     c4a:	10 92 87 02 	sts	0x0287, r1
     c4e:	10 92 86 02 	sts	0x0286, r1
		// No puls more above a minimum setpoint
		if (SetPoint6>MINIMUMSP)
     c52:	80 91 53 02 	lds	r24, 0x0253
     c56:	90 91 54 02 	lds	r25, 0x0254
     c5a:	85 36       	cpi	r24, 0x65	; 101
     c5c:	91 05       	cpc	r25, r1
     c5e:	28 f0       	brcs	.+10     	; 0xc6a <__vector_13+0x190>
		  {
		  	// Count how many pulses are missing
			SIG6_NoPuls++; 
     c60:	80 91 80 02 	lds	r24, 0x0280
     c64:	8f 5f       	subi	r24, 0xFF	; 255
     c66:	80 93 80 02 	sts	0x0280, r24
	  }

	/////////////////
	// Stopwatches //
	/////////////////
	delay_timer++;
     c6a:	80 91 07 03 	lds	r24, 0x0307
     c6e:	90 91 08 03 	lds	r25, 0x0308
     c72:	01 96       	adiw	r24, 0x01	; 1
     c74:	90 93 08 03 	sts	0x0308, r25
     c78:	80 93 07 03 	sts	0x0307, r24

	if(ms_timer++ >= 10) // 10 * 100s = 1ms
     c7c:	80 91 09 03 	lds	r24, 0x0309
     c80:	8f 5f       	subi	r24, 0xFF	; 255
     c82:	80 93 09 03 	sts	0x0309, r24
     c86:	81 50       	subi	r24, 0x01	; 1
     c88:	8a 30       	cpi	r24, 0x0A	; 10
     c8a:	08 f4       	brcc	.+2      	; 0xc8e <__vector_13+0x1b4>
     c8c:	6a c0       	rjmp	.+212    	; 0xd62 <__vector_13+0x288>
	  { 
		// 16bit Stopwatches:
		if(stopwatches.watches & STOPWATCH1)
     c8e:	80 91 f6 02 	lds	r24, 0x02F6
     c92:	80 ff       	sbrs	r24, 0
     c94:	09 c0       	rjmp	.+18     	; 0xca8 <__vector_13+0x1ce>
			stopwatches.watch1++;
     c96:	80 91 f7 02 	lds	r24, 0x02F7
     c9a:	90 91 f8 02 	lds	r25, 0x02F8
     c9e:	01 96       	adiw	r24, 0x01	; 1
     ca0:	90 93 f8 02 	sts	0x02F8, r25
     ca4:	80 93 f7 02 	sts	0x02F7, r24
		if(stopwatches.watches & STOPWATCH2)
     ca8:	80 91 f6 02 	lds	r24, 0x02F6
     cac:	81 ff       	sbrs	r24, 1
     cae:	09 c0       	rjmp	.+18     	; 0xcc2 <__vector_13+0x1e8>
			stopwatches.watch2++;
     cb0:	80 91 f9 02 	lds	r24, 0x02F9
     cb4:	90 91 fa 02 	lds	r25, 0x02FA
     cb8:	01 96       	adiw	r24, 0x01	; 1
     cba:	90 93 fa 02 	sts	0x02FA, r25
     cbe:	80 93 f9 02 	sts	0x02F9, r24
		if(stopwatches.watches & STOPWATCH3)
     cc2:	80 91 f6 02 	lds	r24, 0x02F6
     cc6:	82 ff       	sbrs	r24, 2
     cc8:	09 c0       	rjmp	.+18     	; 0xcdc <__vector_13+0x202>
			stopwatches.watch3++;
     cca:	80 91 fb 02 	lds	r24, 0x02FB
     cce:	90 91 fc 02 	lds	r25, 0x02FC
     cd2:	01 96       	adiw	r24, 0x01	; 1
     cd4:	90 93 fc 02 	sts	0x02FC, r25
     cd8:	80 93 fb 02 	sts	0x02FB, r24
		if(stopwatches.watches & STOPWATCH4)
     cdc:	80 91 f6 02 	lds	r24, 0x02F6
     ce0:	83 ff       	sbrs	r24, 3
     ce2:	09 c0       	rjmp	.+18     	; 0xcf6 <__vector_13+0x21c>
			stopwatches.watch4++;
     ce4:	80 91 fd 02 	lds	r24, 0x02FD
     ce8:	90 91 fe 02 	lds	r25, 0x02FE
     cec:	01 96       	adiw	r24, 0x01	; 1
     cee:	90 93 fe 02 	sts	0x02FE, r25
     cf2:	80 93 fd 02 	sts	0x02FD, r24
		if(stopwatches.watches & STOPWATCH5)
     cf6:	80 91 f6 02 	lds	r24, 0x02F6
     cfa:	84 ff       	sbrs	r24, 4
     cfc:	09 c0       	rjmp	.+18     	; 0xd10 <__vector_13+0x236>
			stopwatches.watch5++;
     cfe:	80 91 ff 02 	lds	r24, 0x02FF
     d02:	90 91 00 03 	lds	r25, 0x0300
     d06:	01 96       	adiw	r24, 0x01	; 1
     d08:	90 93 00 03 	sts	0x0300, r25
     d0c:	80 93 ff 02 	sts	0x02FF, r24
		if(stopwatches.watches & STOPWATCH6)
     d10:	80 91 f6 02 	lds	r24, 0x02F6
     d14:	85 ff       	sbrs	r24, 5
     d16:	09 c0       	rjmp	.+18     	; 0xd2a <__vector_13+0x250>
			stopwatches.watch6++;
     d18:	80 91 01 03 	lds	r24, 0x0301
     d1c:	90 91 02 03 	lds	r25, 0x0302
     d20:	01 96       	adiw	r24, 0x01	; 1
     d22:	90 93 02 03 	sts	0x0302, r25
     d26:	80 93 01 03 	sts	0x0301, r24
		if(stopwatches.watches & STOPWATCH7)
     d2a:	80 91 f6 02 	lds	r24, 0x02F6
     d2e:	86 ff       	sbrs	r24, 6
     d30:	09 c0       	rjmp	.+18     	; 0xd44 <__vector_13+0x26a>
			stopwatches.watch7++;
     d32:	80 91 03 03 	lds	r24, 0x0303
     d36:	90 91 04 03 	lds	r25, 0x0304
     d3a:	01 96       	adiw	r24, 0x01	; 1
     d3c:	90 93 04 03 	sts	0x0304, r25
     d40:	80 93 03 03 	sts	0x0303, r24
		if(stopwatches.watches & STOPWATCH8)
     d44:	80 91 f6 02 	lds	r24, 0x02F6
     d48:	87 ff       	sbrs	r24, 7
     d4a:	09 c0       	rjmp	.+18     	; 0xd5e <__vector_13+0x284>
			stopwatches.watch8++;
     d4c:	80 91 05 03 	lds	r24, 0x0305
     d50:	90 91 06 03 	lds	r25, 0x0306
     d54:	01 96       	adiw	r24, 0x01	; 1
     d56:	90 93 06 03 	sts	0x0306, r25
     d5a:	80 93 05 03 	sts	0x0305, r24

		ms_timer=0;
     d5e:	10 92 09 03 	sts	0x0309, r1
	  }
  } 
     d62:	9f 91       	pop	r25
     d64:	8f 91       	pop	r24
     d66:	2f 91       	pop	r18
     d68:	0f 90       	pop	r0
     d6a:	0f be       	out	0x3f, r0	; 63
     d6c:	0f 90       	pop	r0
     d6e:	1f 90       	pop	r1
     d70:	18 95       	reti

00000d72 <PCI_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void PCI_Init (void)
  {
	PCICR = (1<<PCIE3)|(1<<PCIE2)|(0<<PCIE1)|(0<<PCIE0);	// Pin Change Interrupt Control Register 
     d72:	9c e0       	ldi	r25, 0x0C	; 12
     d74:	90 93 68 00 	sts	0x0068, r25
	PCIFR = (0<<PCIF3)|(0<<PCIF2)|(0<<PCIF1)|(0<<PCIF0);	// Pin Change Interrupt Flag Register 
     d78:	1b ba       	out	0x1b, r1	; 27

	// Pin Change Mask Register 0
	PCMSK0 = (0<<PCINT7) |(0<<PCINT6) |(0<<PCINT5) |(0<<PCINT4) |(0<<PCINT3) |(0<<PCINT2) |(0<<PCINT1) |(0<<PCINT0);
     d7a:	10 92 6b 00 	sts	0x006B, r1
	// Pin Change Mask Register 1
	PCMSK1 = (0<<PCINT15)|(0<<PCINT14)|(0<<PCINT13)|(0<<PCINT12)|(0<<PCINT11)|(0<<PCINT10)|(0<<PCINT9) |(0<<PCINT8);
     d7e:	10 92 6c 00 	sts	0x006C, r1
	// Pin Change Mask Register 2
	PCMSK2 = (0<<PCINT23)|(1<<PCINT22)|(1<<PCINT21)|(1<<PCINT20)|(1<<PCINT19)|(0<<PCINT18)|(0<<PCINT17)|(0<<PCINT16);
     d82:	88 e7       	ldi	r24, 0x78	; 120
     d84:	80 93 6d 00 	sts	0x006D, r24
	// Pin Change Mask Register 3
	PCMSK3 = (0<<PCINT31)|(0<<PCINT30)|(0<<PCINT29)|(0<<PCINT28)|(1<<PCINT27)|(1<<PCINT26)|(0<<PCINT25)|(0<<PCINT24);
     d88:	90 93 73 00 	sts	0x0073, r25
  }
     d8c:	08 95       	ret

00000d8e <__vector_6>:


// Interrupt PCINT16..23; SIG1..SIG4
ISR(PCINT2_vect)
  {	
     d8e:	1f 92       	push	r1
     d90:	0f 92       	push	r0
     d92:	0f b6       	in	r0, 0x3f	; 63
     d94:	0f 92       	push	r0
     d96:	11 24       	eor	r1, r1
     d98:	2f 93       	push	r18
     d9a:	3f 93       	push	r19
     d9c:	5f 93       	push	r21
     d9e:	6f 93       	push	r22
     da0:	7f 93       	push	r23
     da2:	8f 93       	push	r24
     da4:	9f 93       	push	r25
     da6:	af 93       	push	r26
     da8:	bf 93       	push	r27
if (SIG1 && SIG1_LastState==false) // Rising edge
     daa:	36 9b       	sbis	0x06, 6	; 6
     dac:	08 c0       	rjmp	.+16     	; 0xdbe <__vector_6+0x30>
     dae:	80 91 df 02 	lds	r24, 0x02DF
     db2:	88 23       	and	r24, r24
     db4:	21 f4       	brne	.+8      	; 0xdbe <__vector_6+0x30>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG1_LastState = true;
     db6:	81 e0       	ldi	r24, 0x01	; 1
     db8:	80 93 df 02 	sts	0x02DF, r24
     dbc:	08 c0       	rjmp	.+16     	; 0xdce <__vector_6+0x40>
		// Set the counter for SIG on 0
		SIG1_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG1_NoPuls = 0;
	  }
	else if (!SIG1 && SIG1_LastState==true) // Falling Edge
     dbe:	36 99       	sbic	0x06, 6	; 6
     dc0:	36 c0       	rjmp	.+108    	; 0xe2e <__vector_6+0xa0>
     dc2:	80 91 df 02 	lds	r24, 0x02DF
     dc6:	88 23       	and	r24, r24
     dc8:	91 f1       	breq	.+100    	; 0xe2e <__vector_6+0xa0>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG1_LastState = false;
     dca:	10 92 df 02 	sts	0x02DF, r1
		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG1_Value = (SIG1_Counter+SIG1_Value)/2;
     dce:	20 91 83 02 	lds	r18, 0x0283
     dd2:	30 91 84 02 	lds	r19, 0x0284
     dd6:	80 91 ec 02 	lds	r24, 0x02EC
     dda:	90 91 ed 02 	lds	r25, 0x02ED
     dde:	82 0f       	add	r24, r18
     de0:	93 1f       	adc	r25, r19
     de2:	96 95       	lsr	r25
     de4:	87 95       	ror	r24
     de6:	90 93 ed 02 	sts	0x02ED, r25
     dea:	80 93 ec 02 	sts	0x02EC, r24
		// Recalculate this value to PID value
		SIG1_PID = TIME_TO_PID/SIG1_Value; 
     dee:	60 91 ec 02 	lds	r22, 0x02EC
     df2:	70 91 ed 02 	lds	r23, 0x02ED
     df6:	80 ee       	ldi	r24, 0xE0	; 224
     df8:	9d ea       	ldi	r25, 0xAD	; 173
     dfa:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
     dfe:	70 93 dd 02 	sts	0x02DD, r23
     e02:	60 93 dc 02 	sts	0x02DC, r22
		if (SIG1_PID >255)
     e06:	80 91 dc 02 	lds	r24, 0x02DC
     e0a:	90 91 dd 02 	lds	r25, 0x02DD
     e0e:	8f 3f       	cpi	r24, 0xFF	; 255
     e10:	91 05       	cpc	r25, r1
     e12:	39 f0       	breq	.+14     	; 0xe22 <__vector_6+0x94>
     e14:	30 f0       	brcs	.+12     	; 0xe22 <__vector_6+0x94>
		  {
			SIG1_PID = 255;
     e16:	8f ef       	ldi	r24, 0xFF	; 255
     e18:	90 e0       	ldi	r25, 0x00	; 0
     e1a:	90 93 dd 02 	sts	0x02DD, r25
     e1e:	80 93 dc 02 	sts	0x02DC, r24
	      }
		// Set the counter for SIG on 0
		SIG1_Counter = 0;
     e22:	10 92 84 02 	sts	0x0284, r1
     e26:	10 92 83 02 	sts	0x0283, r1
		// Set no puls on 0 (missing pulses)
		SIG1_NoPuls = 0;
     e2a:	10 92 eb 02 	sts	0x02EB, r1
	  }


	//	Signal Encoder 2
	//  Check the last state     
	if (SIG2 && SIG2_LastState==false) // Rising edge
     e2e:	35 9b       	sbis	0x06, 5	; 6
     e30:	08 c0       	rjmp	.+16     	; 0xe42 <__vector_6+0xb4>
     e32:	80 91 90 02 	lds	r24, 0x0290
     e36:	88 23       	and	r24, r24
     e38:	21 f4       	brne	.+8      	; 0xe42 <__vector_6+0xb4>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG2_LastState = true;
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	80 93 90 02 	sts	0x0290, r24
     e40:	08 c0       	rjmp	.+16     	; 0xe52 <__vector_6+0xc4>
		// Set the counter for SIG on 0
		SIG2_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG2_NoPuls = 0;
	  }
	else if (!SIG2 && SIG2_LastState==true) // Falling Edge
     e42:	35 99       	sbic	0x06, 5	; 6
     e44:	36 c0       	rjmp	.+108    	; 0xeb2 <__vector_6+0x124>
     e46:	80 91 90 02 	lds	r24, 0x0290
     e4a:	88 23       	and	r24, r24
     e4c:	91 f1       	breq	.+100    	; 0xeb2 <__vector_6+0x124>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG2_LastState = false;
     e4e:	10 92 90 02 	sts	0x0290, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG2_Value = (SIG2_Counter+SIG2_Value)/2;
     e52:	20 91 a6 02 	lds	r18, 0x02A6
     e56:	30 91 a7 02 	lds	r19, 0x02A7
     e5a:	80 91 ae 02 	lds	r24, 0x02AE
     e5e:	90 91 af 02 	lds	r25, 0x02AF
     e62:	82 0f       	add	r24, r18
     e64:	93 1f       	adc	r25, r19
     e66:	96 95       	lsr	r25
     e68:	87 95       	ror	r24
     e6a:	90 93 af 02 	sts	0x02AF, r25
     e6e:	80 93 ae 02 	sts	0x02AE, r24
		// Recalculate this value to PID value
		SIG2_PID = TIME_TO_PID/SIG2_Value;
     e72:	60 91 ae 02 	lds	r22, 0x02AE
     e76:	70 91 af 02 	lds	r23, 0x02AF
     e7a:	80 ee       	ldi	r24, 0xE0	; 224
     e7c:	9d ea       	ldi	r25, 0xAD	; 173
     e7e:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
     e82:	70 93 d2 02 	sts	0x02D2, r23
     e86:	60 93 d1 02 	sts	0x02D1, r22
		if (SIG2_PID >255)
     e8a:	80 91 d1 02 	lds	r24, 0x02D1
     e8e:	90 91 d2 02 	lds	r25, 0x02D2
     e92:	8f 3f       	cpi	r24, 0xFF	; 255
     e94:	91 05       	cpc	r25, r1
     e96:	39 f0       	breq	.+14     	; 0xea6 <__vector_6+0x118>
     e98:	30 f0       	brcs	.+12     	; 0xea6 <__vector_6+0x118>
		  {
			SIG2_PID = 255;
     e9a:	8f ef       	ldi	r24, 0xFF	; 255
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	90 93 d2 02 	sts	0x02D2, r25
     ea2:	80 93 d1 02 	sts	0x02D1, r24
		  }
		// Set the counter for SIG on 0
		SIG2_Counter = 0;
     ea6:	10 92 a7 02 	sts	0x02A7, r1
     eaa:	10 92 a6 02 	sts	0x02A6, r1
		// Set no puls on 0 (missing pulses)
		SIG2_NoPuls = 0;
     eae:	10 92 db 02 	sts	0x02DB, r1
	  }

	//	Signal Encoder 3
	//  Check the last state     
	if (SIG3 && SIG3_LastState==false) // Rising edge
     eb2:	34 9b       	sbis	0x06, 4	; 6
     eb4:	08 c0       	rjmp	.+16     	; 0xec6 <__vector_6+0x138>
     eb6:	80 91 e4 02 	lds	r24, 0x02E4
     eba:	88 23       	and	r24, r24
     ebc:	21 f4       	brne	.+8      	; 0xec6 <__vector_6+0x138>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG3_LastState = true;
     ebe:	81 e0       	ldi	r24, 0x01	; 1
     ec0:	80 93 e4 02 	sts	0x02E4, r24
     ec4:	08 c0       	rjmp	.+16     	; 0xed6 <__vector_6+0x148>
		// Set the counter for SIG on 0
		SIG3_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG3_NoPuls = 0;
	  }
	else if (!SIG3 && SIG3_LastState==true) // Falling Edge
     ec6:	34 99       	sbic	0x06, 4	; 6
     ec8:	3a c0       	rjmp	.+116    	; 0xf3e <__vector_6+0x1b0>
     eca:	80 91 e4 02 	lds	r24, 0x02E4
     ece:	88 23       	and	r24, r24
     ed0:	b1 f1       	breq	.+108    	; 0xf3e <__vector_6+0x1b0>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG3_LastState = false;
     ed2:	10 92 e4 02 	sts	0x02E4, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG3_Value = (SIG3_Counter+SIG3_Value)/2;
     ed6:	20 91 75 02 	lds	r18, 0x0275
     eda:	30 91 76 02 	lds	r19, 0x0276
     ede:	80 91 59 02 	lds	r24, 0x0259
     ee2:	90 91 5a 02 	lds	r25, 0x025A
     ee6:	82 0f       	add	r24, r18
     ee8:	93 1f       	adc	r25, r19
     eea:	96 95       	lsr	r25
     eec:	87 95       	ror	r24
     eee:	90 93 5a 02 	sts	0x025A, r25
     ef2:	80 93 59 02 	sts	0x0259, r24
		// Recalculate this value to PID value
		SIG3_PID = TIME_TO_PID/SIG3_Value;
     ef6:	60 91 59 02 	lds	r22, 0x0259
     efa:	70 91 5a 02 	lds	r23, 0x025A
     efe:	80 ee       	ldi	r24, 0xE0	; 224
     f00:	9d ea       	ldi	r25, 0xAD	; 173
     f02:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
     f06:	70 93 d5 02 	sts	0x02D5, r23
     f0a:	60 93 d4 02 	sts	0x02D4, r22
		if (SIG3_PID >255)
     f0e:	80 91 d4 02 	lds	r24, 0x02D4
     f12:	90 91 d5 02 	lds	r25, 0x02D5
     f16:	8f 3f       	cpi	r24, 0xFF	; 255
     f18:	91 05       	cpc	r25, r1
     f1a:	39 f0       	breq	.+14     	; 0xf2a <__vector_6+0x19c>
     f1c:	30 f0       	brcs	.+12     	; 0xf2a <__vector_6+0x19c>
		  {
			SIG3_PID = 255;
     f1e:	8f ef       	ldi	r24, 0xFF	; 255
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	90 93 d5 02 	sts	0x02D5, r25
     f26:	80 93 d4 02 	sts	0x02D4, r24
		  }
		if (SIG3_PID < 0)
     f2a:	80 91 d4 02 	lds	r24, 0x02D4
     f2e:	90 91 d5 02 	lds	r25, 0x02D5
		  {
			SIG3_PID = 0;
		  }
		// Set the counter for SIG on 0
		SIG3_Counter = 0;
     f32:	10 92 76 02 	sts	0x0276, r1
     f36:	10 92 75 02 	sts	0x0275, r1
		// Set no puls on 0 (missing pulses)
		SIG3_NoPuls = 0;
     f3a:	10 92 d0 02 	sts	0x02D0, r1
	  }

	//	Signal Encoder 4
	//  Check the last state     
	if (SIG4 && SIG4_LastState==false) // Rising edge
     f3e:	33 9b       	sbis	0x06, 3	; 6
     f40:	08 c0       	rjmp	.+16     	; 0xf52 <__vector_6+0x1c4>
     f42:	80 91 cf 02 	lds	r24, 0x02CF
     f46:	88 23       	and	r24, r24
     f48:	21 f4       	brne	.+8      	; 0xf52 <__vector_6+0x1c4>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG4_LastState = true;
     f4a:	81 e0       	ldi	r24, 0x01	; 1
     f4c:	80 93 cf 02 	sts	0x02CF, r24
     f50:	08 c0       	rjmp	.+16     	; 0xf62 <__vector_6+0x1d4>
		// Set the counter for SIG on 0
		SIG4_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG4_NoPuls = 0;
	  }
	else if (!SIG4 && SIG4_LastState==true) // Falling Edge
     f52:	33 99       	sbic	0x06, 3	; 6
     f54:	36 c0       	rjmp	.+108    	; 0xfc2 <__vector_6+0x234>
     f56:	80 91 cf 02 	lds	r24, 0x02CF
     f5a:	88 23       	and	r24, r24
     f5c:	91 f1       	breq	.+100    	; 0xfc2 <__vector_6+0x234>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG4_LastState = false;
     f5e:	10 92 cf 02 	sts	0x02CF, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG4_Value = (SIG4_Counter+SIG4_Value)/2;
     f62:	20 91 7c 02 	lds	r18, 0x027C
     f66:	30 91 7d 02 	lds	r19, 0x027D
     f6a:	80 91 a8 02 	lds	r24, 0x02A8
     f6e:	90 91 a9 02 	lds	r25, 0x02A9
     f72:	82 0f       	add	r24, r18
     f74:	93 1f       	adc	r25, r19
     f76:	96 95       	lsr	r25
     f78:	87 95       	ror	r24
     f7a:	90 93 a9 02 	sts	0x02A9, r25
     f7e:	80 93 a8 02 	sts	0x02A8, r24
		// Recalculate this value to PID value
		SIG4_PID = TIME_TO_PID/SIG4_Value;
     f82:	60 91 a8 02 	lds	r22, 0x02A8
     f86:	70 91 a9 02 	lds	r23, 0x02A9
     f8a:	80 ee       	ldi	r24, 0xE0	; 224
     f8c:	9d ea       	ldi	r25, 0xAD	; 173
     f8e:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
     f92:	70 93 7f 02 	sts	0x027F, r23
     f96:	60 93 7e 02 	sts	0x027E, r22
		if (SIG4_PID >255)
     f9a:	80 91 7e 02 	lds	r24, 0x027E
     f9e:	90 91 7f 02 	lds	r25, 0x027F
     fa2:	8f 3f       	cpi	r24, 0xFF	; 255
     fa4:	91 05       	cpc	r25, r1
     fa6:	39 f0       	breq	.+14     	; 0xfb6 <__vector_6+0x228>
     fa8:	30 f0       	brcs	.+12     	; 0xfb6 <__vector_6+0x228>
		  {
			SIG4_PID = 255;
     faa:	8f ef       	ldi	r24, 0xFF	; 255
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	90 93 7f 02 	sts	0x027F, r25
     fb2:	80 93 7e 02 	sts	0x027E, r24
		  }
		// Set the counter for SIG on 0
		SIG4_Counter = 0;
     fb6:	10 92 7d 02 	sts	0x027D, r1
     fba:	10 92 7c 02 	sts	0x027C, r1
		// Set no puls on 0 (missing pulses)
		SIG4_NoPuls = 0;
     fbe:	10 92 d6 02 	sts	0x02D6, r1
	  }
  }
     fc2:	bf 91       	pop	r27
     fc4:	af 91       	pop	r26
     fc6:	9f 91       	pop	r25
     fc8:	8f 91       	pop	r24
     fca:	7f 91       	pop	r23
     fcc:	6f 91       	pop	r22
     fce:	5f 91       	pop	r21
     fd0:	3f 91       	pop	r19
     fd2:	2f 91       	pop	r18
     fd4:	0f 90       	pop	r0
     fd6:	0f be       	out	0x3f, r0	; 63
     fd8:	0f 90       	pop	r0
     fda:	1f 90       	pop	r1
     fdc:	18 95       	reti

00000fde <__vector_7>:


// Interrupt PCINT24..31; SIG5..SIG6
ISR(PCINT3_vect)
  {
     fde:	1f 92       	push	r1
     fe0:	0f 92       	push	r0
     fe2:	0f b6       	in	r0, 0x3f	; 63
     fe4:	0f 92       	push	r0
     fe6:	11 24       	eor	r1, r1
     fe8:	2f 93       	push	r18
     fea:	3f 93       	push	r19
     fec:	5f 93       	push	r21
     fee:	6f 93       	push	r22
     ff0:	7f 93       	push	r23
     ff2:	8f 93       	push	r24
     ff4:	9f 93       	push	r25
     ff6:	af 93       	push	r26
     ff8:	bf 93       	push	r27
  	//	Signal Encoder 5
	//  Check the last state     
	if (SIG5 && SIG5_LastState==false) // Rising edge
     ffa:	4b 9b       	sbis	0x09, 3	; 9
     ffc:	08 c0       	rjmp	.+16     	; 0x100e <__vector_7+0x30>
     ffe:	80 91 c2 02 	lds	r24, 0x02C2
    1002:	88 23       	and	r24, r24
    1004:	21 f4       	brne	.+8      	; 0x100e <__vector_7+0x30>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG5_LastState = true;
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	80 93 c2 02 	sts	0x02C2, r24
    100c:	08 c0       	rjmp	.+16     	; 0x101e <__vector_7+0x40>
		// Set the counter for SIG on 0
		SIG5_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG5_NoPuls = 0;
	  }
	else if (!SIG5 && SIG5_LastState==true) // Falling Edge
    100e:	4b 99       	sbic	0x09, 3	; 9
    1010:	36 c0       	rjmp	.+108    	; 0x107e <__vector_7+0xa0>
    1012:	80 91 c2 02 	lds	r24, 0x02C2
    1016:	88 23       	and	r24, r24
    1018:	91 f1       	breq	.+100    	; 0x107e <__vector_7+0xa0>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG5_LastState = false;
    101a:	10 92 c2 02 	sts	0x02C2, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG5_Value = (SIG5_Counter+SIG5_Value)/2;
    101e:	20 91 e0 02 	lds	r18, 0x02E0
    1022:	30 91 e1 02 	lds	r19, 0x02E1
    1026:	80 91 81 02 	lds	r24, 0x0281
    102a:	90 91 82 02 	lds	r25, 0x0282
    102e:	82 0f       	add	r24, r18
    1030:	93 1f       	adc	r25, r19
    1032:	96 95       	lsr	r25
    1034:	87 95       	ror	r24
    1036:	90 93 82 02 	sts	0x0282, r25
    103a:	80 93 81 02 	sts	0x0281, r24
		// Recalculate this value to PID value
		SIG5_PID = TIME_TO_PID/SIG5_Value;
    103e:	60 91 81 02 	lds	r22, 0x0281
    1042:	70 91 82 02 	lds	r23, 0x0282
    1046:	80 ee       	ldi	r24, 0xE0	; 224
    1048:	9d ea       	ldi	r25, 0xAD	; 173
    104a:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
    104e:	70 93 8f 02 	sts	0x028F, r23
    1052:	60 93 8e 02 	sts	0x028E, r22
		if (SIG5_PID >255)
    1056:	80 91 8e 02 	lds	r24, 0x028E
    105a:	90 91 8f 02 	lds	r25, 0x028F
    105e:	8f 3f       	cpi	r24, 0xFF	; 255
    1060:	91 05       	cpc	r25, r1
    1062:	39 f0       	breq	.+14     	; 0x1072 <__vector_7+0x94>
    1064:	30 f0       	brcs	.+12     	; 0x1072 <__vector_7+0x94>
		  {
			SIG5_PID = 255;
    1066:	8f ef       	ldi	r24, 0xFF	; 255
    1068:	90 e0       	ldi	r25, 0x00	; 0
    106a:	90 93 8f 02 	sts	0x028F, r25
    106e:	80 93 8e 02 	sts	0x028E, r24
		  }
		// Set the counter for SIG on 0
		SIG5_Counter = 0;
    1072:	10 92 e1 02 	sts	0x02E1, r1
    1076:	10 92 e0 02 	sts	0x02E0, r1
		// Set no puls on 0 (missing pulses)
		SIG5_NoPuls = 0;
    107a:	10 92 cc 02 	sts	0x02CC, r1
	  }

	//	Signal Encoder 6
	//  Check the last state     
	if (SIG6 && SIG6_LastState==false) // Rising edge
    107e:	4a 9b       	sbis	0x09, 2	; 9
    1080:	08 c0       	rjmp	.+16     	; 0x1092 <__vector_7+0xb4>
    1082:	80 91 cd 02 	lds	r24, 0x02CD
    1086:	88 23       	and	r24, r24
    1088:	21 f4       	brne	.+8      	; 0x1092 <__vector_7+0xb4>
	  {
		//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//   ^     ^     ^		//	
		// Set the last state on TRUE, because its now rising edge
		SIG6_LastState = true;
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	80 93 cd 02 	sts	0x02CD, r24
    1090:	08 c0       	rjmp	.+16     	; 0x10a2 <__vector_7+0xc4>
		// Set the counter for SIG on 0
		SIG6_Counter = 0;
		// Set no puls on 0 (missing pulses)
		SIG6_NoPuls = 0;
	  }
	else if (!SIG6 && SIG6_LastState==true) // Falling Edge
    1092:	4a 99       	sbic	0x09, 2	; 9
    1094:	36 c0       	rjmp	.+108    	; 0x1102 <__stack+0x3>
    1096:	80 91 cd 02 	lds	r24, 0x02CD
    109a:	88 23       	and	r24, r24
    109c:	91 f1       	breq	.+100    	; 0x1102 <__stack+0x3>
	  {
	  	//    __    __    __	//
  		// __|  |__|  |__|  |__	//
		//      ^     ^     ^	//
		// Set the last state on FLASE, because its now falling edge
		SIG6_LastState = false;
    109e:	10 92 cd 02 	sts	0x02CD, r1

		// SIG1_Value is the value now and te last sigvalue divided by 2
		SIG6_Value = (SIG6_Counter+SIG6_Value)/2;
    10a2:	20 91 57 02 	lds	r18, 0x0257
    10a6:	30 91 58 02 	lds	r19, 0x0258
    10aa:	80 91 55 02 	lds	r24, 0x0255
    10ae:	90 91 56 02 	lds	r25, 0x0256
    10b2:	82 0f       	add	r24, r18
    10b4:	93 1f       	adc	r25, r19
    10b6:	96 95       	lsr	r25
    10b8:	87 95       	ror	r24
    10ba:	90 93 56 02 	sts	0x0256, r25
    10be:	80 93 55 02 	sts	0x0255, r24
		// Recalculate this value to PID value
		SIG6_PID = TIME_TO_PID/SIG6_Value;
    10c2:	60 91 55 02 	lds	r22, 0x0255
    10c6:	70 91 56 02 	lds	r23, 0x0256
    10ca:	80 ee       	ldi	r24, 0xE0	; 224
    10cc:	9d ea       	ldi	r25, 0xAD	; 173
    10ce:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
    10d2:	70 93 87 02 	sts	0x0287, r23
    10d6:	60 93 86 02 	sts	0x0286, r22
		if (SIG6_PID >255)
    10da:	80 91 86 02 	lds	r24, 0x0286
    10de:	90 91 87 02 	lds	r25, 0x0287
    10e2:	8f 3f       	cpi	r24, 0xFF	; 255
    10e4:	91 05       	cpc	r25, r1
    10e6:	39 f0       	breq	.+14     	; 0x10f6 <__vector_7+0x118>
    10e8:	30 f0       	brcs	.+12     	; 0x10f6 <__vector_7+0x118>
		  {
			SIG6_PID = 255;
    10ea:	8f ef       	ldi	r24, 0xFF	; 255
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	90 93 87 02 	sts	0x0287, r25
    10f2:	80 93 86 02 	sts	0x0286, r24
		  }
		// Set the counter for SIG on 0
		SIG6_Counter = 0;
    10f6:	10 92 58 02 	sts	0x0258, r1
    10fa:	10 92 57 02 	sts	0x0257, r1
		// Set no puls on 0 (missing pulses)
		SIG6_NoPuls = 0;
    10fe:	10 92 80 02 	sts	0x0280, r1
	  }
  }
    1102:	bf 91       	pop	r27
    1104:	af 91       	pop	r26
    1106:	9f 91       	pop	r25
    1108:	8f 91       	pop	r24
    110a:	7f 91       	pop	r23
    110c:	6f 91       	pop	r22
    110e:	5f 91       	pop	r21
    1110:	3f 91       	pop	r19
    1112:	2f 91       	pop	r18
    1114:	0f 90       	pop	r0
    1116:	0f be       	out	0x3f, r0	; 63
    1118:	0f 90       	pop	r0
    111a:	1f 90       	pop	r1
    111c:	18 95       	reti

0000111e <Speed_Calculator>:
	// Pulsen	 	__|	 |__|  |__|  |__|  |
	//
	// Elke puls zal een afstand van (39/8=) 4,875 CM vertegenwoordigen.

	unsigned int ReCalcFactor=0;
	unsigned int SIG_ALL = (SIG1_Value);// + SIG2_Value + SIG3_Value + SIG4_Value + SIG5_Value + SIG6_Value)/6;
    111e:	60 91 ec 02 	lds	r22, 0x02EC
    1122:	70 91 ed 02 	lds	r23, 0x02ED

	// SIG_ALL example : SIG_ALL = 200 ; Time of puls was 20ms

	if (SIG_ALL == 0) 
    1126:	61 15       	cp	r22, r1
    1128:	71 05       	cpc	r23, r1
    112a:	19 f4       	brne	.+6      	; 0x1132 <Speed_Calculator+0x14>
    112c:	80 e0       	ldi	r24, 0x00	; 0
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	05 c0       	rjmp	.+10     	; 0x113c <Speed_Calculator+0x1e>
	{
	ReCalcFactor = 0;
	}
	else
	{
	ReCalcFactor = 10000/SIG_ALL;
    1132:	80 e1       	ldi	r24, 0x10	; 16
    1134:	97 e2       	ldi	r25, 0x27	; 39
    1136:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
    113a:	cb 01       	movw	r24, r22
	}
	// Centimetre per second is:
	unsigned int Speed_Measured = 3.25 * ReCalcFactor;

	// Decametre per hour is:
	Speed_Measured = Speed_Measured * 3.6;
    113c:	bc 01       	movw	r22, r24
    113e:	80 e0       	ldi	r24, 0x00	; 0
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	0e 94 3f 12 	call	0x247e	; 0x247e <__floatunsisf>
    1146:	20 e0       	ldi	r18, 0x00	; 0
    1148:	30 e0       	ldi	r19, 0x00	; 0
    114a:	40 e5       	ldi	r20, 0x50	; 80
    114c:	50 e4       	ldi	r21, 0x40	; 64
    114e:	0e 94 c1 10 	call	0x2182	; 0x2182 <__mulsf3>
    1152:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <__fixunssfsi>
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	0e 94 3f 12 	call	0x247e	; 0x247e <__floatunsisf>
    115e:	26 e6       	ldi	r18, 0x66	; 102
    1160:	36 e6       	ldi	r19, 0x66	; 102
    1162:	46 e6       	ldi	r20, 0x66	; 102
    1164:	50 e4       	ldi	r21, 0x40	; 64
    1166:	0e 94 c1 10 	call	0x2182	; 0x2182 <__mulsf3>
    116a:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <__fixunssfsi>
    116e:	dc 01       	movw	r26, r24
    1170:	cb 01       	movw	r24, r22
    1172:	64 e6       	ldi	r22, 0x64	; 100
    1174:	70 e0       	ldi	r23, 0x00	; 0
    1176:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
    117a:	cb 01       	movw	r24, r22

	// Kilometre per hour is:  
	Speed_Measured = Speed_Measured/100;
	return Speed_Measured;
		
  }  
    117c:	08 95       	ret

0000117e <PID_Init>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Initialize the PID Controller
void PID_Init(long P_Factor_Scaled,long I_Factor_Scaled,long D_Factor_Scaled )
  {
    117e:	ef 92       	push	r14
    1180:	ff 92       	push	r15
    1182:	0f 93       	push	r16
    1184:	1f 93       	push	r17
  	// Set the SumError of each Wheel control process control on 0
  	SumError1 = 0; 
    1186:	10 92 aa 02 	sts	0x02AA, r1
    118a:	10 92 ab 02 	sts	0x02AB, r1
    118e:	10 92 ac 02 	sts	0x02AC, r1
    1192:	10 92 ad 02 	sts	0x02AD, r1
	SumError2 = 0; 
    1196:	10 92 91 02 	sts	0x0291, r1
    119a:	10 92 92 02 	sts	0x0292, r1
    119e:	10 92 93 02 	sts	0x0293, r1
    11a2:	10 92 94 02 	sts	0x0294, r1
	SumError3 = 0;
    11a6:	10 92 78 02 	sts	0x0278, r1
    11aa:	10 92 79 02 	sts	0x0279, r1
    11ae:	10 92 7a 02 	sts	0x027A, r1
    11b2:	10 92 7b 02 	sts	0x027B, r1
	SumError4 = 0;
    11b6:	10 92 c7 02 	sts	0x02C7, r1
    11ba:	10 92 c8 02 	sts	0x02C8, r1
    11be:	10 92 c9 02 	sts	0x02C9, r1
    11c2:	10 92 ca 02 	sts	0x02CA, r1
	SumError5 = 0;
    11c6:	10 92 95 02 	sts	0x0295, r1
    11ca:	10 92 96 02 	sts	0x0296, r1
    11ce:	10 92 97 02 	sts	0x0297, r1
    11d2:	10 92 98 02 	sts	0x0298, r1
	SumError6 = 0;
    11d6:	10 92 f1 02 	sts	0x02F1, r1
    11da:	10 92 f2 02 	sts	0x02F2, r1
    11de:	10 92 f3 02 	sts	0x02F3, r1
    11e2:	10 92 f4 02 	sts	0x02F4, r1

	// Set the LastProcessValue of each Wheel control process control on 0
	LastProcessValue1 = 0;
    11e6:	10 92 99 02 	sts	0x0299, r1
    11ea:	10 92 9a 02 	sts	0x029A, r1
    11ee:	10 92 9b 02 	sts	0x029B, r1
    11f2:	10 92 9c 02 	sts	0x029C, r1
	LastProcessValue2 = 0;
    11f6:	10 92 bc 02 	sts	0x02BC, r1
    11fa:	10 92 bd 02 	sts	0x02BD, r1
    11fe:	10 92 be 02 	sts	0x02BE, r1
    1202:	10 92 bf 02 	sts	0x02BF, r1
	LastProcessValue3 = 0; 
    1206:	10 92 65 02 	sts	0x0265, r1
    120a:	10 92 66 02 	sts	0x0266, r1
    120e:	10 92 67 02 	sts	0x0267, r1
    1212:	10 92 68 02 	sts	0x0268, r1
	LastProcessValue4 = 0;
    1216:	10 92 9d 02 	sts	0x029D, r1
    121a:	10 92 9e 02 	sts	0x029E, r1
    121e:	10 92 9f 02 	sts	0x029F, r1
    1222:	10 92 a0 02 	sts	0x02A0, r1
	LastProcessValue5 = 0;
    1226:	10 92 b6 02 	sts	0x02B6, r1
    122a:	10 92 b7 02 	sts	0x02B7, r1
    122e:	10 92 b8 02 	sts	0x02B8, r1
    1232:	10 92 b9 02 	sts	0x02B9, r1
	LastProcessValue6 = 0;
    1236:	10 92 88 02 	sts	0x0288, r1
    123a:	10 92 89 02 	sts	0x0289, r1
    123e:	10 92 8a 02 	sts	0x028A, r1
    1242:	10 92 8b 02 	sts	0x028B, r1

	// Set all P I D Factors with the scaled factor
	P_Factor = P_Factor_Scaled;
    1246:	60 93 d7 02 	sts	0x02D7, r22
    124a:	70 93 d8 02 	sts	0x02D8, r23
    124e:	80 93 d9 02 	sts	0x02D9, r24
    1252:	90 93 da 02 	sts	0x02DA, r25
	I_Factor = I_Factor_Scaled; 
    1256:	20 93 a2 02 	sts	0x02A2, r18
    125a:	30 93 a3 02 	sts	0x02A3, r19
    125e:	40 93 a4 02 	sts	0x02A4, r20
    1262:	50 93 a5 02 	sts	0x02A5, r21
	D_Factor = D_Factor_Scaled; 
    1266:	e0 92 c3 02 	sts	0x02C3, r14
    126a:	f0 92 c4 02 	sts	0x02C4, r15
    126e:	00 93 c5 02 	sts	0x02C5, r16
    1272:	10 93 c6 02 	sts	0x02C6, r17
	Error_MAX = INT16_MAX / (P_Factor + 1);				//32768 / (P-Factor + 1)
    1276:	20 91 d7 02 	lds	r18, 0x02D7
    127a:	30 91 d8 02 	lds	r19, 0x02D8
    127e:	40 91 d9 02 	lds	r20, 0x02D9
    1282:	50 91 da 02 	lds	r21, 0x02DA
    1286:	2f 5f       	subi	r18, 0xFF	; 255
    1288:	3f 4f       	sbci	r19, 0xFF	; 255
    128a:	4f 4f       	sbci	r20, 0xFF	; 255
    128c:	5f 4f       	sbci	r21, 0xFF	; 255
    128e:	6f ef       	ldi	r22, 0xFF	; 255
    1290:	7f e7       	ldi	r23, 0x7F	; 127
    1292:	80 e0       	ldi	r24, 0x00	; 0
    1294:	90 e0       	ldi	r25, 0x00	; 0
    1296:	0e 94 21 15 	call	0x2a42	; 0x2a42 <__divmodsi4>
    129a:	c9 01       	movw	r24, r18
    129c:	da 01       	movw	r26, r20
    129e:	80 93 6b 02 	sts	0x026B, r24
    12a2:	90 93 6c 02 	sts	0x026C, r25
    12a6:	a0 93 6d 02 	sts	0x026D, r26
    12aa:	b0 93 6e 02 	sts	0x026E, r27
	SumError_MAX = (INT32_MAX/2) / (I_Factor +1);		//1.073.741.824 / 2 /(Ifactor + 1)
    12ae:	20 91 a2 02 	lds	r18, 0x02A2
    12b2:	30 91 a3 02 	lds	r19, 0x02A3
    12b6:	40 91 a4 02 	lds	r20, 0x02A4
    12ba:	50 91 a5 02 	lds	r21, 0x02A5
    12be:	2f 5f       	subi	r18, 0xFF	; 255
    12c0:	3f 4f       	sbci	r19, 0xFF	; 255
    12c2:	4f 4f       	sbci	r20, 0xFF	; 255
    12c4:	5f 4f       	sbci	r21, 0xFF	; 255
    12c6:	6f ef       	ldi	r22, 0xFF	; 255
    12c8:	7f ef       	ldi	r23, 0xFF	; 255
    12ca:	8f ef       	ldi	r24, 0xFF	; 255
    12cc:	9f e3       	ldi	r25, 0x3F	; 63
    12ce:	0e 94 21 15 	call	0x2a42	; 0x2a42 <__divmodsi4>
    12d2:	c9 01       	movw	r24, r18
    12d4:	da 01       	movw	r26, r20
    12d6:	80 93 b2 02 	sts	0x02B2, r24
    12da:	90 93 b3 02 	sts	0x02B3, r25
    12de:	a0 93 b4 02 	sts	0x02B4, r26
    12e2:	b0 93 b5 02 	sts	0x02B5, r27
  }
    12e6:	1f 91       	pop	r17
    12e8:	0f 91       	pop	r16
    12ea:	ff 90       	pop	r15
    12ec:	ef 90       	pop	r14
    12ee:	08 95       	ret

000012f0 <PID_P>:

void PID_P(int Q)
	{
    12f0:	ef 92       	push	r14
    12f2:	ff 92       	push	r15
    12f4:	0f 93       	push	r16
    12f6:	1f 93       	push	r17
	if (Q == 1)
    12f8:	81 30       	cpi	r24, 0x01	; 1
    12fa:	91 05       	cpc	r25, r1
    12fc:	69 f4       	brne	.+26     	; 0x1318 <PID_P+0x28>
	  {
		KP=1.7 *32;
    12fe:	86 e3       	ldi	r24, 0x36	; 54
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	a0 e0       	ldi	r26, 0x00	; 0
    1304:	b0 e0       	ldi	r27, 0x00	; 0
    1306:	80 93 5d 02 	sts	0x025D, r24
    130a:	90 93 5e 02 	sts	0x025E, r25
    130e:	a0 93 5f 02 	sts	0x025F, r26
    1312:	b0 93 60 02 	sts	0x0260, r27
    1316:	0a c0       	rjmp	.+20     	; 0x132c <PID_P+0x3c>
		PID_Init(KP,KI,KD);
	  }
	else if (Q == 2)
    1318:	02 97       	sbiw	r24, 0x02	; 2
    131a:	11 f5       	brne	.+68     	; 0x1360 <PID_P+0x70>
	  {
		KP=0;
    131c:	10 92 5d 02 	sts	0x025D, r1
    1320:	10 92 5e 02 	sts	0x025E, r1
    1324:	10 92 5f 02 	sts	0x025F, r1
    1328:	10 92 60 02 	sts	0x0260, r1
		PID_Init(KP,KI,KD);
    132c:	60 91 5d 02 	lds	r22, 0x025D
    1330:	70 91 5e 02 	lds	r23, 0x025E
    1334:	80 91 5f 02 	lds	r24, 0x025F
    1338:	90 91 60 02 	lds	r25, 0x0260
    133c:	20 91 e5 02 	lds	r18, 0x02E5
    1340:	30 91 e6 02 	lds	r19, 0x02E6
    1344:	40 91 e7 02 	lds	r20, 0x02E7
    1348:	50 91 e8 02 	lds	r21, 0x02E8
    134c:	e0 90 4f 02 	lds	r14, 0x024F
    1350:	f0 90 50 02 	lds	r15, 0x0250
    1354:	00 91 51 02 	lds	r16, 0x0251
    1358:	10 91 52 02 	lds	r17, 0x0252
    135c:	0e 94 bf 08 	call	0x117e	; 0x117e <PID_Init>
	  }

	}
    1360:	1f 91       	pop	r17
    1362:	0f 91       	pop	r16
    1364:	ff 90       	pop	r15
    1366:	ef 90       	pop	r14
    1368:	08 95       	ret

0000136a <PID_I>:

void PID_I(int Q)
	{
    136a:	ef 92       	push	r14
    136c:	ff 92       	push	r15
    136e:	0f 93       	push	r16
    1370:	1f 93       	push	r17
	if (Q == 1)
    1372:	81 30       	cpi	r24, 0x01	; 1
    1374:	91 05       	cpc	r25, r1
    1376:	69 f4       	brne	.+26     	; 0x1392 <PID_I+0x28>
	  {
		KI=0.09 *32;
    1378:	82 e0       	ldi	r24, 0x02	; 2
    137a:	90 e0       	ldi	r25, 0x00	; 0
    137c:	a0 e0       	ldi	r26, 0x00	; 0
    137e:	b0 e0       	ldi	r27, 0x00	; 0
    1380:	80 93 e5 02 	sts	0x02E5, r24
    1384:	90 93 e6 02 	sts	0x02E6, r25
    1388:	a0 93 e7 02 	sts	0x02E7, r26
    138c:	b0 93 e8 02 	sts	0x02E8, r27
    1390:	0a c0       	rjmp	.+20     	; 0x13a6 <PID_I+0x3c>
		PID_Init(KP,KI,KD);
	  }
	else if (Q == 2)
    1392:	02 97       	sbiw	r24, 0x02	; 2
    1394:	11 f5       	brne	.+68     	; 0x13da <PID_I+0x70>
	  {
		KI=0;
    1396:	10 92 e5 02 	sts	0x02E5, r1
    139a:	10 92 e6 02 	sts	0x02E6, r1
    139e:	10 92 e7 02 	sts	0x02E7, r1
    13a2:	10 92 e8 02 	sts	0x02E8, r1
		PID_Init(KP,KI,KD);
    13a6:	60 91 5d 02 	lds	r22, 0x025D
    13aa:	70 91 5e 02 	lds	r23, 0x025E
    13ae:	80 91 5f 02 	lds	r24, 0x025F
    13b2:	90 91 60 02 	lds	r25, 0x0260
    13b6:	20 91 e5 02 	lds	r18, 0x02E5
    13ba:	30 91 e6 02 	lds	r19, 0x02E6
    13be:	40 91 e7 02 	lds	r20, 0x02E7
    13c2:	50 91 e8 02 	lds	r21, 0x02E8
    13c6:	e0 90 4f 02 	lds	r14, 0x024F
    13ca:	f0 90 50 02 	lds	r15, 0x0250
    13ce:	00 91 51 02 	lds	r16, 0x0251
    13d2:	10 91 52 02 	lds	r17, 0x0252
    13d6:	0e 94 bf 08 	call	0x117e	; 0x117e <PID_Init>
	  }

	}
    13da:	1f 91       	pop	r17
    13dc:	0f 91       	pop	r16
    13de:	ff 90       	pop	r15
    13e0:	ef 90       	pop	r14
    13e2:	08 95       	ret

000013e4 <PID_D>:

void PID_D(int Q)
	{
    13e4:	ef 92       	push	r14
    13e6:	ff 92       	push	r15
    13e8:	0f 93       	push	r16
    13ea:	1f 93       	push	r17
	if (Q == 1)
    13ec:	81 30       	cpi	r24, 0x01	; 1
    13ee:	91 05       	cpc	r25, r1
    13f0:	69 f4       	brne	.+26     	; 0x140c <PID_D+0x28>
	  {
		KD=0.5 *32;
    13f2:	80 e1       	ldi	r24, 0x10	; 16
    13f4:	90 e0       	ldi	r25, 0x00	; 0
    13f6:	a0 e0       	ldi	r26, 0x00	; 0
    13f8:	b0 e0       	ldi	r27, 0x00	; 0
    13fa:	80 93 4f 02 	sts	0x024F, r24
    13fe:	90 93 50 02 	sts	0x0250, r25
    1402:	a0 93 51 02 	sts	0x0251, r26
    1406:	b0 93 52 02 	sts	0x0252, r27
    140a:	0a c0       	rjmp	.+20     	; 0x1420 <PID_D+0x3c>
		PID_Init(KP,KI,KD);
	  }
	else if (Q == 2)
    140c:	02 97       	sbiw	r24, 0x02	; 2
    140e:	11 f5       	brne	.+68     	; 0x1454 <PID_D+0x70>
	  {
		KD=0;
    1410:	10 92 4f 02 	sts	0x024F, r1
    1414:	10 92 50 02 	sts	0x0250, r1
    1418:	10 92 51 02 	sts	0x0251, r1
    141c:	10 92 52 02 	sts	0x0252, r1
		PID_Init(KP,KI,KD);
    1420:	60 91 5d 02 	lds	r22, 0x025D
    1424:	70 91 5e 02 	lds	r23, 0x025E
    1428:	80 91 5f 02 	lds	r24, 0x025F
    142c:	90 91 60 02 	lds	r25, 0x0260
    1430:	20 91 e5 02 	lds	r18, 0x02E5
    1434:	30 91 e6 02 	lds	r19, 0x02E6
    1438:	40 91 e7 02 	lds	r20, 0x02E7
    143c:	50 91 e8 02 	lds	r21, 0x02E8
    1440:	e0 90 4f 02 	lds	r14, 0x024F
    1444:	f0 90 50 02 	lds	r15, 0x0250
    1448:	00 91 51 02 	lds	r16, 0x0251
    144c:	10 91 52 02 	lds	r17, 0x0252
    1450:	0e 94 bf 08 	call	0x117e	; 0x117e <PID_Init>
	  }

	}
    1454:	1f 91       	pop	r17
    1456:	0f 91       	pop	r16
    1458:	ff 90       	pop	r15
    145a:	ef 90       	pop	r14
    145c:	08 95       	ret

0000145e <PID_Controller>:
   
// PID Process
int PID_Controller(char Wheel, int SetPoint, int ProcessValue)
  {
    145e:	2f 92       	push	r2
    1460:	3f 92       	push	r3
    1462:	5f 92       	push	r5
    1464:	6f 92       	push	r6
    1466:	7f 92       	push	r7
    1468:	8f 92       	push	r8
    146a:	9f 92       	push	r9
    146c:	af 92       	push	r10
    146e:	bf 92       	push	r11
    1470:	cf 92       	push	r12
    1472:	df 92       	push	r13
    1474:	ef 92       	push	r14
    1476:	ff 92       	push	r15
    1478:	0f 93       	push	r16
    147a:	1f 93       	push	r17
    147c:	df 93       	push	r29
    147e:	cf 93       	push	r28
    1480:	cd b7       	in	r28, 0x3d	; 61
    1482:	de b7       	in	r29, 0x3e	; 62
    1484:	28 97       	sbiw	r28, 0x08	; 8
    1486:	0f b6       	in	r0, 0x3f	; 63
    1488:	f8 94       	cli
    148a:	de bf       	out	0x3e, r29	; 62
    148c:	0f be       	out	0x3f, r0	; 63
    148e:	cd bf       	out	0x3d, r28	; 61
    1490:	58 2e       	mov	r5, r24
    1492:	7e 83       	std	Y+6, r23	; 0x06
    1494:	6d 83       	std	Y+5, r22	; 0x05
    1496:	1a 01       	movw	r2, r20
	long int SumError=0; 
	long int LastProcessValue=0;
	
	// Check wich weel is selected
	// Copy the SumError and LastProcessValue to this function
	if (Wheel==1)
    1498:	21 e0       	ldi	r18, 0x01	; 1
    149a:	82 17       	cp	r24, r18
    149c:	89 f4       	brne	.+34     	; 0x14c0 <PID_Controller+0x62>
	  {
		SumError = SumError1; 
    149e:	e0 90 aa 02 	lds	r14, 0x02AA
    14a2:	f0 90 ab 02 	lds	r15, 0x02AB
    14a6:	00 91 ac 02 	lds	r16, 0x02AC
    14aa:	10 91 ad 02 	lds	r17, 0x02AD
		LastProcessValue = LastProcessValue1;
    14ae:	60 90 99 02 	lds	r6, 0x0299
    14b2:	70 90 9a 02 	lds	r7, 0x029A
    14b6:	80 90 9b 02 	lds	r8, 0x029B
    14ba:	90 90 9c 02 	lds	r9, 0x029C
    14be:	6a c0       	rjmp	.+212    	; 0x1594 <PID_Controller+0x136>
	  }
	else if (Wheel==2)
    14c0:	32 e0       	ldi	r19, 0x02	; 2
    14c2:	83 17       	cp	r24, r19
    14c4:	89 f4       	brne	.+34     	; 0x14e8 <PID_Controller+0x8a>
	  {
		SumError = SumError2; 
    14c6:	e0 90 91 02 	lds	r14, 0x0291
    14ca:	f0 90 92 02 	lds	r15, 0x0292
    14ce:	00 91 93 02 	lds	r16, 0x0293
    14d2:	10 91 94 02 	lds	r17, 0x0294
		LastProcessValue = LastProcessValue2;
    14d6:	60 90 bc 02 	lds	r6, 0x02BC
    14da:	70 90 bd 02 	lds	r7, 0x02BD
    14de:	80 90 be 02 	lds	r8, 0x02BE
    14e2:	90 90 bf 02 	lds	r9, 0x02BF
    14e6:	56 c0       	rjmp	.+172    	; 0x1594 <PID_Controller+0x136>
	  }
	else if (Wheel==3)
    14e8:	63 e0       	ldi	r22, 0x03	; 3
    14ea:	86 17       	cp	r24, r22
    14ec:	89 f4       	brne	.+34     	; 0x1510 <PID_Controller+0xb2>
	  {
		SumError = SumError3; 
    14ee:	e0 90 78 02 	lds	r14, 0x0278
    14f2:	f0 90 79 02 	lds	r15, 0x0279
    14f6:	00 91 7a 02 	lds	r16, 0x027A
    14fa:	10 91 7b 02 	lds	r17, 0x027B
		LastProcessValue = LastProcessValue3;
    14fe:	60 90 65 02 	lds	r6, 0x0265
    1502:	70 90 66 02 	lds	r7, 0x0266
    1506:	80 90 67 02 	lds	r8, 0x0267
    150a:	90 90 68 02 	lds	r9, 0x0268
    150e:	42 c0       	rjmp	.+132    	; 0x1594 <PID_Controller+0x136>
	  }
	else if (Wheel==4)
    1510:	84 e0       	ldi	r24, 0x04	; 4
    1512:	58 16       	cp	r5, r24
    1514:	89 f4       	brne	.+34     	; 0x1538 <PID_Controller+0xda>
	  {
		SumError = SumError4; 
    1516:	e0 90 c7 02 	lds	r14, 0x02C7
    151a:	f0 90 c8 02 	lds	r15, 0x02C8
    151e:	00 91 c9 02 	lds	r16, 0x02C9
    1522:	10 91 ca 02 	lds	r17, 0x02CA
		LastProcessValue = LastProcessValue4;
    1526:	60 90 9d 02 	lds	r6, 0x029D
    152a:	70 90 9e 02 	lds	r7, 0x029E
    152e:	80 90 9f 02 	lds	r8, 0x029F
    1532:	90 90 a0 02 	lds	r9, 0x02A0
    1536:	2e c0       	rjmp	.+92     	; 0x1594 <PID_Controller+0x136>
	  }
	else if (Wheel==5)
    1538:	95 e0       	ldi	r25, 0x05	; 5
    153a:	59 16       	cp	r5, r25
    153c:	89 f4       	brne	.+34     	; 0x1560 <PID_Controller+0x102>
	  {
		SumError = SumError5; 
    153e:	e0 90 95 02 	lds	r14, 0x0295
    1542:	f0 90 96 02 	lds	r15, 0x0296
    1546:	00 91 97 02 	lds	r16, 0x0297
    154a:	10 91 98 02 	lds	r17, 0x0298
		LastProcessValue = LastProcessValue5;
    154e:	60 90 b6 02 	lds	r6, 0x02B6
    1552:	70 90 b7 02 	lds	r7, 0x02B7
    1556:	80 90 b8 02 	lds	r8, 0x02B8
    155a:	90 90 b9 02 	lds	r9, 0x02B9
    155e:	1a c0       	rjmp	.+52     	; 0x1594 <PID_Controller+0x136>
	  }
	else if (Wheel==6)
    1560:	a6 e0       	ldi	r26, 0x06	; 6
    1562:	5a 16       	cp	r5, r26
    1564:	39 f0       	breq	.+14     	; 0x1574 <PID_Controller+0x116>
    1566:	ee 24       	eor	r14, r14
    1568:	ff 24       	eor	r15, r15
    156a:	87 01       	movw	r16, r14
    156c:	66 24       	eor	r6, r6
    156e:	77 24       	eor	r7, r7
    1570:	43 01       	movw	r8, r6
    1572:	10 c0       	rjmp	.+32     	; 0x1594 <PID_Controller+0x136>
	  {
		SumError = SumError6; 
    1574:	e0 90 f1 02 	lds	r14, 0x02F1
    1578:	f0 90 f2 02 	lds	r15, 0x02F2
    157c:	00 91 f3 02 	lds	r16, 0x02F3
    1580:	10 91 f4 02 	lds	r17, 0x02F4
		LastProcessValue = LastProcessValue6;
    1584:	60 90 88 02 	lds	r6, 0x0288
    1588:	70 90 89 02 	lds	r7, 0x0289
    158c:	80 90 8a 02 	lds	r8, 0x028A
    1590:	90 90 8b 02 	lds	r9, 0x028B
	  }

  	// Calculate the Error
	Error = SetPoint - ProcessValue; 	
    1594:	8d 81       	ldd	r24, Y+5	; 0x05
    1596:	9e 81       	ldd	r25, Y+6	; 0x06
    1598:	82 19       	sub	r24, r2
    159a:	93 09       	sbc	r25, r3
    159c:	5c 01       	movw	r10, r24
    159e:	cc 24       	eor	r12, r12
    15a0:	b7 fc       	sbrc	r11, 7
    15a2:	c0 94       	com	r12
    15a4:	dc 2c       	mov	r13, r12

	// Calculate the P-term and limit Error overflow
	if(Error > Error_MAX)
    15a6:	80 91 6b 02 	lds	r24, 0x026B
    15aa:	90 91 6c 02 	lds	r25, 0x026C
    15ae:	a0 91 6d 02 	lds	r26, 0x026D
    15b2:	b0 91 6e 02 	lds	r27, 0x026E
    15b6:	8a 15       	cp	r24, r10
    15b8:	9b 05       	cpc	r25, r11
    15ba:	ac 05       	cpc	r26, r12
    15bc:	bd 05       	cpc	r27, r13
    15be:	8c f4       	brge	.+34     	; 0x15e2 <PID_Controller+0x184>
	  {
		P_Term = P_Factor * Error_MAX;
    15c0:	20 91 d7 02 	lds	r18, 0x02D7
    15c4:	30 91 d8 02 	lds	r19, 0x02D8
    15c8:	40 91 d9 02 	lds	r20, 0x02D9
    15cc:	50 91 da 02 	lds	r21, 0x02DA
    15d0:	60 91 6b 02 	lds	r22, 0x026B
    15d4:	70 91 6c 02 	lds	r23, 0x026C
    15d8:	80 91 6d 02 	lds	r24, 0x026D
    15dc:	90 91 6e 02 	lds	r25, 0x026E
    15e0:	36 c0       	rjmp	.+108    	; 0x164e <PID_Controller+0x1f0>
	  } 
	else if(Error < -Error_MAX)
    15e2:	80 91 6b 02 	lds	r24, 0x026B
    15e6:	90 91 6c 02 	lds	r25, 0x026C
    15ea:	a0 91 6d 02 	lds	r26, 0x026D
    15ee:	b0 91 6e 02 	lds	r27, 0x026E
    15f2:	b0 95       	com	r27
    15f4:	a0 95       	com	r26
    15f6:	90 95       	com	r25
    15f8:	81 95       	neg	r24
    15fa:	9f 4f       	sbci	r25, 0xFF	; 255
    15fc:	af 4f       	sbci	r26, 0xFF	; 255
    15fe:	bf 4f       	sbci	r27, 0xFF	; 255
    1600:	a8 16       	cp	r10, r24
    1602:	b9 06       	cpc	r11, r25
    1604:	ca 06       	cpc	r12, r26
    1606:	db 06       	cpc	r13, r27
    1608:	c4 f4       	brge	.+48     	; 0x163a <PID_Controller+0x1dc>
	  {
	  	P_Term = P_Factor * -Error_MAX; 
    160a:	20 91 d7 02 	lds	r18, 0x02D7
    160e:	30 91 d8 02 	lds	r19, 0x02D8
    1612:	40 91 d9 02 	lds	r20, 0x02D9
    1616:	50 91 da 02 	lds	r21, 0x02DA
    161a:	60 91 6b 02 	lds	r22, 0x026B
    161e:	70 91 6c 02 	lds	r23, 0x026C
    1622:	80 91 6d 02 	lds	r24, 0x026D
    1626:	90 91 6e 02 	lds	r25, 0x026E
    162a:	90 95       	com	r25
    162c:	80 95       	com	r24
    162e:	70 95       	com	r23
    1630:	61 95       	neg	r22
    1632:	7f 4f       	sbci	r23, 0xFF	; 255
    1634:	8f 4f       	sbci	r24, 0xFF	; 255
    1636:	9f 4f       	sbci	r25, 0xFF	; 255
    1638:	0a c0       	rjmp	.+20     	; 0x164e <PID_Controller+0x1f0>
	  } 
	else
	  {
		P_Term = P_Factor * Error;
    163a:	20 91 d7 02 	lds	r18, 0x02D7
    163e:	30 91 d8 02 	lds	r19, 0x02D8
    1642:	40 91 d9 02 	lds	r20, 0x02D9
    1646:	50 91 da 02 	lds	r21, 0x02DA
    164a:	c6 01       	movw	r24, r12
    164c:	b5 01       	movw	r22, r10
    164e:	0e 94 ad 14 	call	0x295a	; 0x295a <__mulsi3>
    1652:	78 87       	std	Y+8, r23	; 0x08
    1654:	6f 83       	std	Y+7, r22	; 0x07
	  }

	// Calculate the I-term and limit integral runaway
	Error_Temp = SumError + Error;
    1656:	ea 0c       	add	r14, r10
    1658:	fb 1c       	adc	r15, r11
    165a:	0c 1d       	adc	r16, r12
    165c:	1d 1d       	adc	r17, r13

	if(Error_Temp > SumError_MAX)
    165e:	80 91 b2 02 	lds	r24, 0x02B2
    1662:	90 91 b3 02 	lds	r25, 0x02B3
    1666:	a0 91 b4 02 	lds	r26, 0x02B4
    166a:	b0 91 b5 02 	lds	r27, 0x02B5
    166e:	8e 15       	cp	r24, r14
    1670:	9f 05       	cpc	r25, r15
    1672:	a0 07       	cpc	r26, r16
    1674:	b1 07       	cpc	r27, r17
    1676:	8c f4       	brge	.+34     	; 0x169a <PID_Controller+0x23c>
	  {
	  	I_Term = INT32_MAX/2;
		SumError = SumError_MAX;
    1678:	20 91 b2 02 	lds	r18, 0x02B2
    167c:	30 91 b3 02 	lds	r19, 0x02B3
    1680:	40 91 b4 02 	lds	r20, 0x02B4
    1684:	50 91 b5 02 	lds	r21, 0x02B5
    1688:	1f ef       	ldi	r17, 0xFF	; 255
    168a:	a1 2e       	mov	r10, r17
    168c:	1f ef       	ldi	r17, 0xFF	; 255
    168e:	b1 2e       	mov	r11, r17
    1690:	1f ef       	ldi	r17, 0xFF	; 255
    1692:	c1 2e       	mov	r12, r17
    1694:	1f e3       	ldi	r17, 0x3F	; 63
    1696:	d1 2e       	mov	r13, r17
    1698:	3a c0       	rjmp	.+116    	; 0x170e <PID_Controller+0x2b0>
	  } 
	else if(Error_Temp < -SumError_MAX)
    169a:	80 91 b2 02 	lds	r24, 0x02B2
    169e:	90 91 b3 02 	lds	r25, 0x02B3
    16a2:	a0 91 b4 02 	lds	r26, 0x02B4
    16a6:	b0 91 b5 02 	lds	r27, 0x02B5
    16aa:	b0 95       	com	r27
    16ac:	a0 95       	com	r26
    16ae:	90 95       	com	r25
    16b0:	81 95       	neg	r24
    16b2:	9f 4f       	sbci	r25, 0xFF	; 255
    16b4:	af 4f       	sbci	r26, 0xFF	; 255
    16b6:	bf 4f       	sbci	r27, 0xFF	; 255
    16b8:	e8 16       	cp	r14, r24
    16ba:	f9 06       	cpc	r15, r25
    16bc:	0a 07       	cpc	r16, r26
    16be:	1b 07       	cpc	r17, r27
    16c0:	b4 f4       	brge	.+44     	; 0x16ee <PID_Controller+0x290>
	  {
	  	I_Term = -INT32_MAX/2;
		SumError = -SumError_MAX;
    16c2:	80 91 b2 02 	lds	r24, 0x02B2
    16c6:	90 91 b3 02 	lds	r25, 0x02B3
    16ca:	a0 91 b4 02 	lds	r26, 0x02B4
    16ce:	b0 91 b5 02 	lds	r27, 0x02B5
    16d2:	22 27       	eor	r18, r18
    16d4:	33 27       	eor	r19, r19
    16d6:	a9 01       	movw	r20, r18
    16d8:	28 1b       	sub	r18, r24
    16da:	39 0b       	sbc	r19, r25
    16dc:	4a 0b       	sbc	r20, r26
    16de:	5b 0b       	sbc	r21, r27
    16e0:	b1 e0       	ldi	r27, 0x01	; 1
    16e2:	ab 2e       	mov	r10, r27
    16e4:	b1 2c       	mov	r11, r1
    16e6:	c1 2c       	mov	r12, r1
    16e8:	b0 ec       	ldi	r27, 0xC0	; 192
    16ea:	db 2e       	mov	r13, r27
    16ec:	10 c0       	rjmp	.+32     	; 0x170e <PID_Controller+0x2b0>
	  } 
	else
	  {
		SumError = Error_Temp;
		I_Term = I_Factor * SumError;
    16ee:	20 91 a2 02 	lds	r18, 0x02A2
    16f2:	30 91 a3 02 	lds	r19, 0x02A3
    16f6:	40 91 a4 02 	lds	r20, 0x02A4
    16fa:	50 91 a5 02 	lds	r21, 0x02A5
    16fe:	c8 01       	movw	r24, r16
    1700:	b7 01       	movw	r22, r14
    1702:	0e 94 ad 14 	call	0x295a	; 0x295a <__mulsi3>
    1706:	5b 01       	movw	r10, r22
    1708:	6c 01       	movw	r12, r24
    170a:	a8 01       	movw	r20, r16
    170c:	97 01       	movw	r18, r14
	  }


	// Calculate the D-term
	D_Term = D_Factor * (LastProcessValue - ProcessValue);
    170e:	80 91 c3 02 	lds	r24, 0x02C3
    1712:	90 91 c4 02 	lds	r25, 0x02C4
    1716:	a0 91 c5 02 	lds	r26, 0x02C5
    171a:	b0 91 c6 02 	lds	r27, 0x02C6
    171e:	89 83       	std	Y+1, r24	; 0x01
    1720:	9a 83       	std	Y+2, r25	; 0x02
    1722:	ab 83       	std	Y+3, r26	; 0x03
    1724:	bc 83       	std	Y+4, r27	; 0x04
    1726:	c1 01       	movw	r24, r2
    1728:	aa 27       	eor	r26, r26
    172a:	97 fd       	sbrc	r25, 7
    172c:	a0 95       	com	r26
    172e:	ba 2f       	mov	r27, r26

	LastProcessValue = ProcessValue;

	// Check wich weel is selected
	// Copy the SumError and LastProcessValue back to wheel SumError and LastProcessValue
	if (Wheel==1)
    1730:	e1 e0       	ldi	r30, 0x01	; 1
    1732:	5e 16       	cp	r5, r30
    1734:	89 f4       	brne	.+34     	; 0x1758 <PID_Controller+0x2fa>
	  {
		SumError1 = SumError; 
    1736:	20 93 aa 02 	sts	0x02AA, r18
    173a:	30 93 ab 02 	sts	0x02AB, r19
    173e:	40 93 ac 02 	sts	0x02AC, r20
    1742:	50 93 ad 02 	sts	0x02AD, r21
		LastProcessValue1 = LastProcessValue;
    1746:	80 93 99 02 	sts	0x0299, r24
    174a:	90 93 9a 02 	sts	0x029A, r25
    174e:	a0 93 9b 02 	sts	0x029B, r26
    1752:	b0 93 9c 02 	sts	0x029C, r27
    1756:	63 c0       	rjmp	.+198    	; 0x181e <PID_Controller+0x3c0>
	  }
	else if (Wheel==2)
    1758:	f2 e0       	ldi	r31, 0x02	; 2
    175a:	5f 16       	cp	r5, r31
    175c:	89 f4       	brne	.+34     	; 0x1780 <PID_Controller+0x322>
	  {
		SumError2 = SumError; 
    175e:	20 93 91 02 	sts	0x0291, r18
    1762:	30 93 92 02 	sts	0x0292, r19
    1766:	40 93 93 02 	sts	0x0293, r20
    176a:	50 93 94 02 	sts	0x0294, r21
		LastProcessValue2 = LastProcessValue;
    176e:	80 93 bc 02 	sts	0x02BC, r24
    1772:	90 93 bd 02 	sts	0x02BD, r25
    1776:	a0 93 be 02 	sts	0x02BE, r26
    177a:	b0 93 bf 02 	sts	0x02BF, r27
    177e:	4f c0       	rjmp	.+158    	; 0x181e <PID_Controller+0x3c0>
	  }
	else if (Wheel==3)
    1780:	63 e0       	ldi	r22, 0x03	; 3
    1782:	56 16       	cp	r5, r22
    1784:	89 f4       	brne	.+34     	; 0x17a8 <PID_Controller+0x34a>
	  {
		SumError3 = SumError; 
    1786:	20 93 78 02 	sts	0x0278, r18
    178a:	30 93 79 02 	sts	0x0279, r19
    178e:	40 93 7a 02 	sts	0x027A, r20
    1792:	50 93 7b 02 	sts	0x027B, r21
		LastProcessValue3 = LastProcessValue;
    1796:	80 93 65 02 	sts	0x0265, r24
    179a:	90 93 66 02 	sts	0x0266, r25
    179e:	a0 93 67 02 	sts	0x0267, r26
    17a2:	b0 93 68 02 	sts	0x0268, r27
    17a6:	3b c0       	rjmp	.+118    	; 0x181e <PID_Controller+0x3c0>
	  }
	else if (Wheel==4)
    17a8:	e4 e0       	ldi	r30, 0x04	; 4
    17aa:	5e 16       	cp	r5, r30
    17ac:	89 f4       	brne	.+34     	; 0x17d0 <PID_Controller+0x372>
	  {
		SumError4 = SumError; 
    17ae:	20 93 c7 02 	sts	0x02C7, r18
    17b2:	30 93 c8 02 	sts	0x02C8, r19
    17b6:	40 93 c9 02 	sts	0x02C9, r20
    17ba:	50 93 ca 02 	sts	0x02CA, r21
		LastProcessValue4 = LastProcessValue;
    17be:	80 93 9d 02 	sts	0x029D, r24
    17c2:	90 93 9e 02 	sts	0x029E, r25
    17c6:	a0 93 9f 02 	sts	0x029F, r26
    17ca:	b0 93 a0 02 	sts	0x02A0, r27
    17ce:	27 c0       	rjmp	.+78     	; 0x181e <PID_Controller+0x3c0>
	  }
	else if (Wheel==5)
    17d0:	f5 e0       	ldi	r31, 0x05	; 5
    17d2:	5f 16       	cp	r5, r31
    17d4:	89 f4       	brne	.+34     	; 0x17f8 <PID_Controller+0x39a>
	  {
		SumError5 = SumError; 
    17d6:	20 93 95 02 	sts	0x0295, r18
    17da:	30 93 96 02 	sts	0x0296, r19
    17de:	40 93 97 02 	sts	0x0297, r20
    17e2:	50 93 98 02 	sts	0x0298, r21
		LastProcessValue5 = LastProcessValue;
    17e6:	80 93 b6 02 	sts	0x02B6, r24
    17ea:	90 93 b7 02 	sts	0x02B7, r25
    17ee:	a0 93 b8 02 	sts	0x02B8, r26
    17f2:	b0 93 b9 02 	sts	0x02B9, r27
    17f6:	13 c0       	rjmp	.+38     	; 0x181e <PID_Controller+0x3c0>
	  }
	else if (Wheel==6)
    17f8:	66 e0       	ldi	r22, 0x06	; 6
    17fa:	56 16       	cp	r5, r22
    17fc:	81 f4       	brne	.+32     	; 0x181e <PID_Controller+0x3c0>
	  {
		SumError6 = SumError; 
    17fe:	20 93 f1 02 	sts	0x02F1, r18
    1802:	30 93 f2 02 	sts	0x02F2, r19
    1806:	40 93 f3 02 	sts	0x02F3, r20
    180a:	50 93 f4 02 	sts	0x02F4, r21
		LastProcessValue6 = LastProcessValue;
    180e:	80 93 88 02 	sts	0x0288, r24
    1812:	90 93 89 02 	sts	0x0289, r25
    1816:	a0 93 8a 02 	sts	0x028A, r26
    181a:	b0 93 8b 02 	sts	0x028B, r27
	  }

	// Return all Terms and devided it by the Scaling factor (32)
	ReturnValue = (P_Term + I_Term + D_Term)/PID_SCALING_FACTOR;
    181e:	ef 81       	ldd	r30, Y+7	; 0x07
    1820:	f8 85       	ldd	r31, Y+8	; 0x08
    1822:	7f 01       	movw	r14, r30
    1824:	00 27       	eor	r16, r16
    1826:	f7 fc       	sbrc	r15, 7
    1828:	00 95       	com	r16
    182a:	10 2f       	mov	r17, r16
    182c:	68 1a       	sub	r6, r24
    182e:	79 0a       	sbc	r7, r25
    1830:	8a 0a       	sbc	r8, r26
    1832:	9b 0a       	sbc	r9, r27
    1834:	c4 01       	movw	r24, r8
    1836:	b3 01       	movw	r22, r6
    1838:	29 81       	ldd	r18, Y+1	; 0x01
    183a:	3a 81       	ldd	r19, Y+2	; 0x02
    183c:	4b 81       	ldd	r20, Y+3	; 0x03
    183e:	5c 81       	ldd	r21, Y+4	; 0x04
    1840:	0e 94 ad 14 	call	0x295a	; 0x295a <__mulsi3>
    1844:	88 27       	eor	r24, r24
    1846:	77 fd       	sbrc	r23, 7
    1848:	80 95       	com	r24
    184a:	98 2f       	mov	r25, r24
    184c:	e6 0e       	add	r14, r22
    184e:	f7 1e       	adc	r15, r23
    1850:	08 1f       	adc	r16, r24
    1852:	19 1f       	adc	r17, r25
    1854:	ea 0c       	add	r14, r10
    1856:	fb 1c       	adc	r15, r11
    1858:	0c 1d       	adc	r16, r12
    185a:	1d 1d       	adc	r17, r13
    185c:	c8 01       	movw	r24, r16
    185e:	b7 01       	movw	r22, r14
    1860:	20 e2       	ldi	r18, 0x20	; 32
    1862:	30 e0       	ldi	r19, 0x00	; 0
    1864:	40 e0       	ldi	r20, 0x00	; 0
    1866:	50 e0       	ldi	r21, 0x00	; 0
    1868:	0e 94 21 15 	call	0x2a42	; 0x2a42 <__divmodsi4>


	// If the returnvalue higher is then 1000, then return 1000
	if(ReturnValue > 255)
    186c:	2f 3f       	cpi	r18, 0xFF	; 255
    186e:	31 05       	cpc	r19, r1
    1870:	21 f0       	breq	.+8      	; 0x187a <PID_Controller+0x41c>
    1872:	1c f0       	brlt	.+6      	; 0x187a <PID_Controller+0x41c>
    1874:	2f ef       	ldi	r18, 0xFF	; 255
    1876:	30 e0       	ldi	r19, 0x00	; 0
    1878:	06 c0       	rjmp	.+12     	; 0x1886 <PID_Controller+0x428>
	  {
		ReturnValue = 255;
	  }
	// If the returnvalue lower is then -1000, then return 0
	else if(ReturnValue < -255)
    187a:	ff ef       	ldi	r31, 0xFF	; 255
    187c:	21 30       	cpi	r18, 0x01	; 1
    187e:	3f 07       	cpc	r19, r31
    1880:	14 f4       	brge	.+4      	; 0x1886 <PID_Controller+0x428>
    1882:	20 e0       	ldi	r18, 0x00	; 0
    1884:	30 e0       	ldi	r19, 0x00	; 0
		ReturnValue = 0;
	  }

	ReturnValue = (ReturnValue+255)/2;
	// if 
	if (SetPoint < 20)
    1886:	8d 81       	ldd	r24, Y+5	; 0x05
    1888:	9e 81       	ldd	r25, Y+6	; 0x06
    188a:	44 97       	sbiw	r24, 0x14	; 20
    188c:	1c f4       	brge	.+6      	; 0x1894 <PID_Controller+0x436>
    188e:	20 e0       	ldi	r18, 0x00	; 0
    1890:	30 e0       	ldi	r19, 0x00	; 0
    1892:	08 c0       	rjmp	.+16     	; 0x18a4 <PID_Controller+0x446>
	else if(ReturnValue < -255)
	  {
		ReturnValue = 0;
	  }

	ReturnValue = (ReturnValue+255)/2;
    1894:	c9 01       	movw	r24, r18
    1896:	81 50       	subi	r24, 0x01	; 1
    1898:	9f 4f       	sbci	r25, 0xFF	; 255
    189a:	62 e0       	ldi	r22, 0x02	; 2
    189c:	70 e0       	ldi	r23, 0x00	; 0
    189e:	0e 94 ec 14 	call	0x29d8	; 0x29d8 <__divmodhi4>
    18a2:	9b 01       	movw	r18, r22
	  }

	// Retrun the value
	//return (ReturnValue+1000)/2;
	return ReturnValue;
  }
    18a4:	c9 01       	movw	r24, r18
    18a6:	28 96       	adiw	r28, 0x08	; 8
    18a8:	0f b6       	in	r0, 0x3f	; 63
    18aa:	f8 94       	cli
    18ac:	de bf       	out	0x3e, r29	; 62
    18ae:	0f be       	out	0x3f, r0	; 63
    18b0:	cd bf       	out	0x3d, r28	; 61
    18b2:	cf 91       	pop	r28
    18b4:	df 91       	pop	r29
    18b6:	1f 91       	pop	r17
    18b8:	0f 91       	pop	r16
    18ba:	ff 90       	pop	r15
    18bc:	ef 90       	pop	r14
    18be:	df 90       	pop	r13
    18c0:	cf 90       	pop	r12
    18c2:	bf 90       	pop	r11
    18c4:	af 90       	pop	r10
    18c6:	9f 90       	pop	r9
    18c8:	8f 90       	pop	r8
    18ca:	7f 90       	pop	r7
    18cc:	6f 90       	pop	r6
    18ce:	5f 90       	pop	r5
    18d0:	3f 90       	pop	r3
    18d2:	2f 90       	pop	r2
    18d4:	08 95       	ret

000018d6 <sleep>:
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
    18d6:	10 92 08 03 	sts	0x0308, r1
    18da:	10 92 07 03 	sts	0x0307, r1
    18de:	28 2f       	mov	r18, r24
    18e0:	30 e0       	ldi	r19, 0x00	; 0
    18e2:	80 91 07 03 	lds	r24, 0x0307
    18e6:	90 91 08 03 	lds	r25, 0x0308
    18ea:	82 17       	cp	r24, r18
    18ec:	93 07       	cpc	r25, r19
    18ee:	c8 f3       	brcs	.-14     	; 0x18e2 <sleep+0xc>
  }
    18f0:	08 95       	ret

000018f2 <mSleep>:


void mSleep(uint16_t time)
  {
    18f2:	9c 01       	movw	r18, r24
    18f4:	0c c0       	rjmp	.+24     	; 0x190e <mSleep+0x1c>
volatile stopwatches_t stopwatches;


void sleep(uint8_t time)
  {
	for (delay_timer = 0; delay_timer < time;);
    18f6:	10 92 08 03 	sts	0x0308, r1
    18fa:	10 92 07 03 	sts	0x0307, r1
    18fe:	80 91 07 03 	lds	r24, 0x0307
    1902:	90 91 08 03 	lds	r25, 0x0308
    1906:	0a 97       	sbiw	r24, 0x0a	; 10
    1908:	d0 f3       	brcs	.-12     	; 0x18fe <mSleep+0xc>
    190a:	21 50       	subi	r18, 0x01	; 1
    190c:	30 40       	sbci	r19, 0x00	; 0
  }


void mSleep(uint16_t time)
  {
	while (time--) sleep(10);
    190e:	21 15       	cp	r18, r1
    1910:	31 05       	cpc	r19, r1
    1912:	89 f7       	brne	.-30     	; 0x18f6 <mSleep+0x4>
  }
    1914:	08 95       	ret

00001916 <WT_Main_Init_All>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

void WT_Main_Init_All (void)
  {
	portInit();					//Instellen Input Outputs
    1916:	80 ec       	ldi	r24, 0xC0	; 192
    1918:	82 b9       	out	0x02, r24	; 2
    191a:	87 e0       	ldi	r24, 0x07	; 7
    191c:	85 b9       	out	0x05, r24	; 5
    191e:	80 e8       	ldi	r24, 0x80	; 128
    1920:	88 b9       	out	0x08, r24	; 8
    1922:	81 e0       	ldi	r24, 0x01	; 1
    1924:	8b b9       	out	0x0b, r24	; 11
    1926:	11 b8       	out	0x01, r1	; 1
    1928:	88 ef       	ldi	r24, 0xF8	; 248
    192a:	84 b9       	out	0x04, r24	; 4
    192c:	84 e0       	ldi	r24, 0x04	; 4
    192e:	87 b9       	out	0x07, r24	; 7
    1930:	82 ef       	ldi	r24, 0xF2	; 242
    1932:	8a b9       	out	0x0a, r24	; 10

	USART0_Init(9600);			//Init USART0 
    1934:	60 e8       	ldi	r22, 0x80	; 128
    1936:	75 e2       	ldi	r23, 0x25	; 37
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	90 e0       	ldi	r25, 0x00	; 0
    193c:	0e 94 4d 0d 	call	0x1a9a	; 0x1a9a <USART0_Init>
//////////////////////////////////////////////////////////////////////////////////////
// Start timer0
void Timer1_Init(void)
  {
  	// No bit set
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<FOC1A)|(0<<FOC1B)|(0<<WGM11)|(0<<WGM10);
    1940:	10 92 80 00 	sts	0x0080, r1
	// 8 Prescaler, CTC mode
	TCCR1B = (0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);
    1944:	8a e0       	ldi	r24, 0x0A	; 10
    1946:	80 93 81 00 	sts	0x0081, r24

	// OCR1A value is FCPU diveded by the prescaler and that dived by ticks per second you want
	OCR1A = ((F_CPU/8)/10000-1);//set to 10000 tick/sec (0.1ms)
    194a:	89 ef       	ldi	r24, 0xF9	; 249
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	90 93 89 00 	sts	0x0089, r25
    1952:	80 93 88 00 	sts	0x0088, r24
//////////////////////////////////////////////////////////////////////////////////////

// Initialize ADC in 8bit mode
void ADC_Init (void)
  {
	ADMUX  = (0<<REFS1)|(0<<REFS0)|(1<<ADLAR)|(0<<MUX4)|(0<<MUX3) |(0<<MUX2) |(0<<MUX1) |(0<<MUX0);		// AVCC with external capacitor at AREF pin
    1956:	80 e2       	ldi	r24, 0x20	; 32
    1958:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADEN) |(1<<ADSC) |(1<<ADATE)|(0<<ADIF)|(0<<ADATE)|(0<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); 	// ADC Enable, ADC Start Conversion, Auto Trigger Enable, Division Factor 8
    195c:	83 ee       	ldi	r24, 0xE3	; 227
    195e:	80 93 7a 00 	sts	0x007A, r24
	ADCSRB = (0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);															// Free Running mode
    1962:	10 92 7b 00 	sts	0x007B, r1

	Timer1_Init();				// Init Timer 1

	ADC_Init();					// ADC Init

	PCI_Init();					// Pin Change Interrupt init
    1966:	0e 94 b9 06 	call	0xd72	; 0xd72 <PCI_Init>

// Start timer1
void Timer1_Start(void)
  {
  	// Output Compare A Match Interrupt Enable
	TIMSK1 = (1<<OCIE1A);  	// Start timer
    196a:	82 e0       	ldi	r24, 0x02	; 2
    196c:	80 93 6f 00 	sts	0x006F, r24
	// Set Interrupt enable
	sei();
    1970:	78 94       	sei

	PCI_Init();					// Pin Change Interrupt init

	Timer1_Start();				// Start Timer 1

	sei();						// Interrupt Enable 
    1972:	78 94       	sei

  }
    1974:	08 95       	ret

00001976 <I2CTWI_initSlave>:
// I2CTWI_initSlave(WT_I2C_SLAVE_ADR| TWI_GENERAL_CALL_ENABLE);	 


void I2CTWI_initSlave(uint8_t address)
{
	cli();
    1976:	f8 94       	cli
	TWAR = address;                  // Set own TWI slave address. Accept TWI General Calls.
    1978:	80 93 ba 00 	sts	0x00BA, r24
	TWDR = 0xFF;                     // Default content = SDA released.
    197c:	8f ef       	ldi	r24, 0xFF	; 255
    197e:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWEN);
    1982:	84 e0       	ldi	r24, 0x04	; 4
    1984:	80 93 bc 00 	sts	0x00BC, r24
	sei();
    1988:	78 94       	sei
	// Start the TWI transceiver to enable reception of the first command from the TWI Master.
	TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    198a:	85 ec       	ldi	r24, 0xC5	; 197
    198c:	80 93 bc 00 	sts	0x00BC, r24
}
    1990:	08 95       	ret

00001992 <__vector_26>:

volatile uint8_t I2CTWI_readBusy = 0;
volatile uint8_t I2CTWI_writeBusy = 0;

ISR (TWI_vect)
{
    1992:	1f 92       	push	r1
    1994:	0f 92       	push	r0
    1996:	0f b6       	in	r0, 0x3f	; 63
    1998:	0f 92       	push	r0
    199a:	11 24       	eor	r1, r1
    199c:	8f 93       	push	r24
    199e:	9f 93       	push	r25
    19a0:	ef 93       	push	r30
    19a2:	ff 93       	push	r31
	static uint8_t current_register = 0;
	static uint8_t TWI_state = I2CTWI_STATE_IDLE;
	switch (TWSR) {
    19a4:	80 91 b9 00 	lds	r24, 0x00B9
    19a8:	80 39       	cpi	r24, 0x90	; 144
    19aa:	09 f4       	brne	.+2      	; 0x19ae <__vector_26+0x1c>
    19ac:	5b c0       	rjmp	.+182    	; 0x1a64 <__vector_26+0xd2>
    19ae:	81 39       	cpi	r24, 0x91	; 145
    19b0:	48 f4       	brcc	.+18     	; 0x19c4 <__vector_26+0x32>
    19b2:	80 37       	cpi	r24, 0x70	; 112
    19b4:	09 f4       	brne	.+2      	; 0x19b8 <__vector_26+0x26>
    19b6:	52 c0       	rjmp	.+164    	; 0x1a5c <__vector_26+0xca>
    19b8:	80 38       	cpi	r24, 0x80	; 128
    19ba:	a9 f1       	breq	.+106    	; 0x1a26 <__vector_26+0x94>
    19bc:	80 36       	cpi	r24, 0x60	; 96
    19be:	09 f0       	breq	.+2      	; 0x19c2 <__vector_26+0x30>
    19c0:	60 c0       	rjmp	.+192    	; 0x1a82 <__vector_26+0xf0>
    19c2:	2c c0       	rjmp	.+88     	; 0x1a1c <__vector_26+0x8a>
    19c4:	88 3a       	cpi	r24, 0xA8	; 168
    19c6:	61 f0       	breq	.+24     	; 0x19e0 <__vector_26+0x4e>
    19c8:	89 3a       	cpi	r24, 0xA9	; 169
    19ca:	20 f4       	brcc	.+8      	; 0x19d4 <__vector_26+0x42>
    19cc:	80 3a       	cpi	r24, 0xA0	; 160
    19ce:	09 f0       	breq	.+2      	; 0x19d2 <__vector_26+0x40>
    19d0:	58 c0       	rjmp	.+176    	; 0x1a82 <__vector_26+0xf0>
    19d2:	4e c0       	rjmp	.+156    	; 0x1a70 <__vector_26+0xde>
    19d4:	88 3b       	cpi	r24, 0xB8	; 184
    19d6:	51 f0       	breq	.+20     	; 0x19ec <__vector_26+0x5a>
    19d8:	80 3c       	cpi	r24, 0xC0	; 192
    19da:	09 f0       	breq	.+2      	; 0x19de <__vector_26+0x4c>
    19dc:	52 c0       	rjmp	.+164    	; 0x1a82 <__vector_26+0xf0>
    19de:	14 c0       	rjmp	.+40     	; 0x1a08 <__vector_26+0x76>
		case TWI_STX_ADR_ACK:   // Own SLA+R has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_READ_REG;				
    19e0:	84 e0       	ldi	r24, 0x04	; 4
    19e2:	80 93 27 02 	sts	0x0227, r24
			I2CTWI_readBusy = 1;		
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	80 93 25 02 	sts	0x0225, r24
		case TWI_STX_DATA_ACK:  // Data byte in TWDR has been transmitted; ACK has been received
			if(TWI_state == I2CTWI_STATE_READ_REG)
    19ec:	80 91 27 02 	lds	r24, 0x0227
    19f0:	84 30       	cpi	r24, 0x04	; 4
    19f2:	e1 f5       	brne	.+120    	; 0x1a6c <__vector_26+0xda>
				TWDR = I2CTWI_readRegisters[current_register++];
    19f4:	80 91 28 02 	lds	r24, 0x0228
    19f8:	e8 2f       	mov	r30, r24
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	e5 5e       	subi	r30, 0xE5	; 229
    19fe:	fc 4f       	sbci	r31, 0xFC	; 252
    1a00:	90 81       	ld	r25, Z
    1a02:	90 93 bb 00 	sts	0x00BB, r25
    1a06:	26 c0       	rjmp	.+76     	; 0x1a54 <__vector_26+0xc2>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Enable TWI Interupt and clear the flag to send byte
		break;
		case TWI_STX_DATA_NACK: // Data byte in TWDR has been transmitted; NACK has been received.
			TWI_state = I2CTWI_STATE_IDLE; // ... this is most likely the end of the transmission.
    1a08:	10 92 27 02 	sts	0x0227, r1
			current_register = 0;
    1a0c:	10 92 28 02 	sts	0x0228, r1
			I2CTWI_readBusy = 0;	
    1a10:	10 92 25 02 	sts	0x0225, r1
			I2CTWI_dataWasRead = 1;
    1a14:	81 e0       	ldi	r24, 0x01	; 1
    1a16:	80 93 23 02 	sts	0x0223, r24
    1a1a:	28 c0       	rjmp	.+80     	; 0x1a6c <__vector_26+0xda>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
		break;
		case TWI_SRX_ADR_ACK: // Own SLA+W has been received ACK has been returned
			I2CTWI_writeBusy = 1;
    1a1c:	81 e0       	ldi	r24, 0x01	; 1
    1a1e:	80 93 26 02 	sts	0x0226, r24
			TWI_state = I2CTWI_STATE_WRITE_REG;	
    1a22:	82 e0       	ldi	r24, 0x02	; 2
    1a24:	1c c0       	rjmp	.+56     	; 0x1a5e <__vector_26+0xcc>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event.	
		break;
		case TWI_SRX_ADR_DATA_ACK: // Previously addressed with own SLA+W; data has been received; ACK has been returned
			if(TWI_state == I2CTWI_STATE_WRITE_REG) {
    1a26:	80 91 27 02 	lds	r24, 0x0227
    1a2a:	82 30       	cpi	r24, 0x02	; 2
    1a2c:	41 f4       	brne	.+16     	; 0x1a3e <__vector_26+0xac>
				current_register = TWDR;
    1a2e:	80 91 bb 00 	lds	r24, 0x00BB
    1a32:	80 93 28 02 	sts	0x0228, r24
				I2CTWI_dataReadFromReg = current_register;
    1a36:	80 93 24 02 	sts	0x0224, r24
				TWI_state = I2CTWI_STATE_WRITE_DATA;
    1a3a:	83 e0       	ldi	r24, 0x03	; 3
    1a3c:	10 c0       	rjmp	.+32     	; 0x1a5e <__vector_26+0xcc>
			}
			else if(TWI_state == I2CTWI_STATE_WRITE_DATA)
    1a3e:	83 30       	cpi	r24, 0x03	; 3
    1a40:	a9 f4       	brne	.+42     	; 0x1a6c <__vector_26+0xda>
				I2CTWI_writeRegisters[current_register++] = TWDR;
    1a42:	80 91 28 02 	lds	r24, 0x0228
    1a46:	e8 2f       	mov	r30, r24
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	90 91 bb 00 	lds	r25, 0x00BB
    1a4e:	e5 5f       	subi	r30, 0xF5	; 245
    1a50:	fc 4f       	sbci	r31, 0xFC	; 252
    1a52:	90 83       	st	Z, r25
    1a54:	8f 5f       	subi	r24, 0xFF	; 255
    1a56:	80 93 28 02 	sts	0x0228, r24
    1a5a:	08 c0       	rjmp	.+16     	; 0x1a6c <__vector_26+0xda>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Reset the TWI Interupt to wait for a new event, send ACK after next reception
		break;
		case TWI_SRX_GEN_ACK: // General call address has been received; ACK has been returned
			TWI_state = I2CTWI_STATE_GEN_CALL;
    1a5c:	81 e0       	ldi	r24, 0x01	; 1
    1a5e:	80 93 27 02 	sts	0x0227, r24
    1a62:	04 c0       	rjmp	.+8      	; 0x1a6c <__vector_26+0xda>
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
		break;
		case TWI_SRX_GEN_DATA_ACK: // Previously addressed with general call; data has been received; ACK has been returned
			I2CTWI_genCallCMD = TWDR;
    1a64:	80 91 bb 00 	lds	r24, 0x00BB
    1a68:	80 93 0a 03 	sts	0x030A, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA); // Send ACK after next reception
    1a6c:	85 ec       	ldi	r24, 0xC5	; 197
    1a6e:	0a c0       	rjmp	.+20     	; 0x1a84 <__vector_26+0xf2>
	    break;
		case TWI_SRX_STOP_RESTART:  // A STOP condition or repeated START condition has been received while still addressed as Slave
			TWI_state = I2CTWI_STATE_REP_START;
    1a70:	85 e0       	ldi	r24, 0x05	; 5
    1a72:	80 93 27 02 	sts	0x0227, r24
			TWCR = (1<<TWEN)|(1<<TWIE)|(1<<TWINT)|(1<<TWEA);
    1a76:	85 ec       	ldi	r24, 0xC5	; 197
    1a78:	80 93 bc 00 	sts	0x00BC, r24
			I2CTWI_writeBusy = 0;
    1a7c:	10 92 26 02 	sts	0x0226, r1
    1a80:	03 c0       	rjmp	.+6      	; 0x1a88 <__vector_26+0xf6>
		break;
		default: // Any error, no state etc. 
			TWCR = (1<<TWEN)|(1<<TWINT); 
    1a82:	84 e8       	ldi	r24, 0x84	; 132
    1a84:	80 93 bc 00 	sts	0x00BC, r24
		break;
	}
}
    1a88:	ff 91       	pop	r31
    1a8a:	ef 91       	pop	r30
    1a8c:	9f 91       	pop	r25
    1a8e:	8f 91       	pop	r24
    1a90:	0f 90       	pop	r0
    1a92:	0f be       	out	0x3f, r0	; 63
    1a94:	0f 90       	pop	r0
    1a96:	1f 90       	pop	r1
    1a98:	18 95       	reti

00001a9a <USART0_Init>:
//	Init 																			//
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Usart0 init
void USART0_Init(unsigned long BAUD0)
  {
    1a9a:	9b 01       	movw	r18, r22
    1a9c:	ac 01       	movw	r20, r24
	unsigned long UBRR0SET	=	((F_CPU / (16 * BAUD0)) - 1);
    1a9e:	94 e0       	ldi	r25, 0x04	; 4
    1aa0:	22 0f       	add	r18, r18
    1aa2:	33 1f       	adc	r19, r19
    1aa4:	44 1f       	adc	r20, r20
    1aa6:	55 1f       	adc	r21, r21
    1aa8:	9a 95       	dec	r25
    1aaa:	d1 f7       	brne	.-12     	; 0x1aa0 <USART0_Init+0x6>
    1aac:	60 e0       	ldi	r22, 0x00	; 0
    1aae:	7d e2       	ldi	r23, 0x2D	; 45
    1ab0:	81 e3       	ldi	r24, 0x31	; 49
    1ab2:	91 e0       	ldi	r25, 0x01	; 1
    1ab4:	0e 94 ff 14 	call	0x29fe	; 0x29fe <__udivmodsi4>
    1ab8:	21 50       	subi	r18, 0x01	; 1
    1aba:	30 40       	sbci	r19, 0x00	; 0
    1abc:	40 40       	sbci	r20, 0x00	; 0
    1abe:	50 40       	sbci	r21, 0x00	; 0
    UCSR0A = 0;
    1ac0:	10 92 c0 00 	sts	0x00C0, r1
	//Set baud rate 
 	UBRR0H = (UBRR0SET >> 8);
    1ac4:	bb 27       	eor	r27, r27
    1ac6:	a5 2f       	mov	r26, r21
    1ac8:	94 2f       	mov	r25, r20
    1aca:	83 2f       	mov	r24, r19
    1acc:	80 93 c5 00 	sts	0x00C5, r24
   	UBRR0L = UBRR0SET & 0XFF;			    
    1ad0:	20 93 c4 00 	sts	0x00C4, r18
	//Enable receiver and transmitter 
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<<RXCIE0);
    1ad4:	88 e9       	ldi	r24, 0x98	; 152
    1ad6:	80 93 c1 00 	sts	0x00C1, r24
	//Set frame format: 8data, 1stop bit
	UCSR0C = (0<<USBS0)|(3<<UCSZ00);
    1ada:	86 e0       	ldi	r24, 0x06	; 6
    1adc:	80 93 c2 00 	sts	0x00C2, r24
  }
    1ae0:	08 95       	ret

00001ae2 <USART1_Init>:

// Usart1 initalisatie
void USART1_Init(unsigned long BAUD1)
  {
    1ae2:	9b 01       	movw	r18, r22
    1ae4:	ac 01       	movw	r20, r24
	unsigned long UBRR1SET	=	((F_CPU / (16 * BAUD1)) - 1);
    1ae6:	74 e0       	ldi	r23, 0x04	; 4
    1ae8:	22 0f       	add	r18, r18
    1aea:	33 1f       	adc	r19, r19
    1aec:	44 1f       	adc	r20, r20
    1aee:	55 1f       	adc	r21, r21
    1af0:	7a 95       	dec	r23
    1af2:	d1 f7       	brne	.-12     	; 0x1ae8 <USART1_Init+0x6>
    1af4:	60 e0       	ldi	r22, 0x00	; 0
    1af6:	7d e2       	ldi	r23, 0x2D	; 45
    1af8:	81 e3       	ldi	r24, 0x31	; 49
    1afa:	91 e0       	ldi	r25, 0x01	; 1
    1afc:	0e 94 ff 14 	call	0x29fe	; 0x29fe <__udivmodsi4>
    1b00:	21 50       	subi	r18, 0x01	; 1
    1b02:	30 40       	sbci	r19, 0x00	; 0
    1b04:	40 40       	sbci	r20, 0x00	; 0
    1b06:	50 40       	sbci	r21, 0x00	; 0
    UCSR1A = 0;
    1b08:	10 92 c8 00 	sts	0x00C8, r1
	//Set baud rate 
 	UBRR1H = (UBRR1SET >> 8);
    1b0c:	bb 27       	eor	r27, r27
    1b0e:	a5 2f       	mov	r26, r21
    1b10:	94 2f       	mov	r25, r20
    1b12:	83 2f       	mov	r24, r19
    1b14:	80 93 cd 00 	sts	0x00CD, r24
   	UBRR1L = UBRR1SET & 0XFF;			    
    1b18:	20 93 cc 00 	sts	0x00CC, r18
	//Enable receiver and transmitter 
	UCSR1B = (1<<RXEN1)|(1<<TXEN1)|(1<<RXCIE1);
    1b1c:	88 e9       	ldi	r24, 0x98	; 152
    1b1e:	80 93 c9 00 	sts	0x00C9, r24
	//Set frame format: 8data, 1stop bit
	UCSR1C = (0<<USBS1)|(3<<UCSZ10);
    1b22:	86 e0       	ldi	r24, 0x06	; 6
    1b24:	80 93 ca 00 	sts	0x00CA, r24
  }
    1b28:	08 95       	ret

00001b2a <USART0_Read>:


// Uart0 Leesfunctie
unsigned char USART0_Read ( void ) 
  {
  	while ( !(UCSR0A &  (_BV(RXC0))) ); 	// Wacht tot de data binnen is
    1b2a:	80 91 c0 00 	lds	r24, 0x00C0
    1b2e:	87 ff       	sbrs	r24, 7
    1b30:	fc cf       	rjmp	.-8      	; 0x1b2a <USART0_Read>
 	return UDR0;							// Geeft de waarde die in UDR staat terug
    1b32:	80 91 c6 00 	lds	r24, 0x00C6
  } 
    1b36:	08 95       	ret

00001b38 <USART0_Write>:

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
    1b38:	98 2f       	mov	r25, r24
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wacht tot de zendbuffer leeg is
    1b3a:	80 91 c0 00 	lds	r24, 0x00C0
    1b3e:	85 ff       	sbrs	r24, 5
    1b40:	fc cf       	rjmp	.-8      	; 0x1b3a <USART0_Write+0x2>
	UDR0 = data;   						// Zet data in UDR
    1b42:	90 93 c6 00 	sts	0x00C6, r25
  } 
    1b46:	08 95       	ret

00001b48 <USART0_WriteString>:

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
    1b48:	fc 01       	movw	r30, r24
    1b4a:	07 c0       	rjmp	.+14     	; 0x1b5a <USART0_WriteString+0x12>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wacht tot de zendbuffer leeg is
    1b4c:	80 91 c0 00 	lds	r24, 0x00C0
    1b50:	85 ff       	sbrs	r24, 5
    1b52:	fc cf       	rjmp	.-8      	; 0x1b4c <USART0_WriteString+0x4>
  		UDR0 = *S++;						// Zet data (karakter) in UDR
    1b54:	90 93 c6 00 	sts	0x00C6, r25
    1b58:	31 96       	adiw	r30, 0x01	; 1
  } 

// Uart0 zendstring functie
void USART0_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    1b5a:	90 81       	ld	r25, Z
    1b5c:	99 23       	and	r25, r25
    1b5e:	b1 f7       	brne	.-20     	; 0x1b4c <USART0_WriteString+0x4>
   	  {
    	while (!(UCSR0A & (1 << UDRE0)));	// Wacht tot de zendbuffer leeg is
  		UDR0 = *S++;						// Zet data (karakter) in UDR
   	  }
  } 
    1b60:	08 95       	ret

00001b62 <USART1_Read>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
// Uart1 Leesfunctie
unsigned char USART1_Read ( void ) 
  {
  	while ( !(UCSR1A &  (_BV(RXC1))) ); 	// Wacht tot de data binnen is
    1b62:	80 91 c8 00 	lds	r24, 0x00C8
    1b66:	87 ff       	sbrs	r24, 7
    1b68:	fc cf       	rjmp	.-8      	; 0x1b62 <USART1_Read>
 	return UDR1;							// Geeft de waarde die in UDR staat terug
    1b6a:	80 91 ce 00 	lds	r24, 0x00CE
  } 
    1b6e:	08 95       	ret

00001b70 <USART1_Write>:

// Uart1 zendfunctie
void USART1_Write( unsigned char data ) 
  { 
    1b70:	98 2f       	mov	r25, r24
   	while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
    1b72:	80 91 c8 00 	lds	r24, 0x00C8
    1b76:	85 ff       	sbrs	r24, 5
    1b78:	fc cf       	rjmp	.-8      	; 0x1b72 <USART1_Write+0x2>
	UDR1 = data;   						// Zet data in UDR
    1b7a:	90 93 ce 00 	sts	0x00CE, r25
	while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
    1b7e:	80 91 c8 00 	lds	r24, 0x00C8
    1b82:	85 ff       	sbrs	r24, 5
    1b84:	fc cf       	rjmp	.-8      	; 0x1b7e <USART1_Write+0xe>
  } 
    1b86:	08 95       	ret

00001b88 <USART1_WriteString>:

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
    1b88:	fc 01       	movw	r30, r24
    1b8a:	0b c0       	rjmp	.+22     	; 0x1ba2 <USART1_WriteString+0x1a>
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wacht tot de zendbuffer leeg is
    1b8c:	80 91 c8 00 	lds	r24, 0x00C8
    1b90:	85 ff       	sbrs	r24, 5
    1b92:	fc cf       	rjmp	.-8      	; 0x1b8c <USART1_WriteString+0x4>
  		UDR1 = *S++;						// Zet data (karakter) in UDR
    1b94:	90 93 ce 00 	sts	0x00CE, r25
		while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
    1b98:	80 91 c8 00 	lds	r24, 0x00C8
    1b9c:	85 ff       	sbrs	r24, 5
    1b9e:	fc cf       	rjmp	.-8      	; 0x1b98 <USART1_WriteString+0x10>
void USART1_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wacht tot de zendbuffer leeg is
  		UDR1 = *S++;						// Zet data (karakter) in UDR
    1ba0:	31 96       	adiw	r30, 0x01	; 1
  } 

// Uart1 zendstring functie
void USART1_WriteString(char *S)   
  {
   	while (*S)	// Pointer loopt array langs
    1ba2:	90 81       	ld	r25, Z
    1ba4:	99 23       	and	r25, r25
    1ba6:	91 f7       	brne	.-28     	; 0x1b8c <USART1_WriteString+0x4>
   	  {
    	while (!(UCSR1A & (1 << UDRE1)));	// Wacht tot de zendbuffer leeg is
  		UDR1 = *S++;						// Zet data (karakter) in UDR
		while (!(UCSR1A & (1 << UDRE1)));  	// Wacht tot de zendbuffer leeg is
   	  }
  } 
    1ba8:	08 95       	ret

00001baa <__vector_20>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////

// Usart1 Recieve Interrupt Service Routine
ISR(USART0_RX_vect)
  {
    1baa:	1f 92       	push	r1
    1bac:	0f 92       	push	r0
    1bae:	0f b6       	in	r0, 0x3f	; 63
    1bb0:	0f 92       	push	r0
    1bb2:	11 24       	eor	r1, r1

	//Code for handle data from uart0 

  }
    1bb4:	0f 90       	pop	r0
    1bb6:	0f be       	out	0x3f, r0	; 63
    1bb8:	0f 90       	pop	r0
    1bba:	1f 90       	pop	r1
    1bbc:	18 95       	reti

00001bbe <RF_ReceivedDataHandler_DUMMY>:
//																					//
//////////////////////////////////////////////////////////////////////////////////////
//RF_ReceivedDataHandler
//void RF_ReceivedDataHandler (unsigned char ControlByte, char *InformationBytes)

void RF_ReceivedDataHandler_DUMMY(unsigned char ControlByte, char *InformationBytes){}
    1bbe:	08 95       	ret

00001bc0 <RF_SetReceivedDataHandler>:
static void (*RF_ReceivedDataHandler)(unsigned char, char[32]) = RF_ReceivedDataHandler_DUMMY;
void RF_SetReceivedDataHandler(void (*requestedRFDataHandler)(unsigned char, char[32]))
{
	RF_ReceivedDataHandler = requestedRFDataHandler;
    1bc0:	90 93 16 01 	sts	0x0116, r25
    1bc4:	80 93 15 01 	sts	0x0115, r24
}
    1bc8:	08 95       	ret

00001bca <RF_Protocol_Decoder>:


// This Function handles the recieved data
void RF_Protocol_Decoder(unsigned char ReceivedByte)
{
    1bca:	28 2f       	mov	r18, r24
	static char RecievedInformationBytes[32];
	// This variable keep the current number of information byte
	static unsigned char InformationByteCounter = 0;

	// If last received byte was more than 200ms ago, then TIMEOUT
	if(getStopwatch1() > 200)
    1bcc:	80 91 f7 02 	lds	r24, 0x02F7
    1bd0:	90 91 f8 02 	lds	r25, 0x02F8
    1bd4:	89 3c       	cpi	r24, 0xC9	; 201
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	e0 f0       	brcs	.+56     	; 0x1c12 <RF_Protocol_Decoder+0x48>
	  {
		// Clear all data			
		State = 0;
    1bda:	10 92 4e 02 	sts	0x024E, r1
		ReceivedBytes = 0;
    1bde:	10 92 4d 02 	sts	0x024D, r1
		BytesToReceive = 0;
    1be2:	10 92 4c 02 	sts	0x024C, r1
		InformationSize = 0;
    1be6:	10 92 4b 02 	sts	0x024B, r1
		RecievedControlByte = 0;
    1bea:	10 92 4a 02 	sts	0x024A, r1
		memset(RecievedInformationBytes, 0 ,32);
    1bee:	80 e2       	ldi	r24, 0x20	; 32
    1bf0:	ea e2       	ldi	r30, 0x2A	; 42
    1bf2:	f2 e0       	ldi	r31, 0x02	; 2
    1bf4:	df 01       	movw	r26, r30
    1bf6:	1d 92       	st	X+, r1
    1bf8:	8a 95       	dec	r24
    1bfa:	e9 f7       	brne	.-6      	; 0x1bf6 <RF_Protocol_Decoder+0x2c>
		InformationByteCounter = 0;
    1bfc:	10 92 29 02 	sts	0x0229, r1
		// Stop stopwatch
		stopStopwatch1();
    1c00:	80 91 f6 02 	lds	r24, 0x02F6
    1c04:	8e 7f       	andi	r24, 0xFE	; 254
    1c06:	80 93 f6 02 	sts	0x02F6, r24
		// Reset stopwatch
		setStopwatch1(0);
    1c0a:	10 92 f8 02 	sts	0x02F8, r1
    1c0e:	10 92 f7 02 	sts	0x02F7, r1
	  }


	switch(State)		
    1c12:	80 91 4e 02 	lds	r24, 0x024E
    1c16:	82 30       	cpi	r24, 0x02	; 2
    1c18:	71 f1       	breq	.+92     	; 0x1c76 <RF_Protocol_Decoder+0xac>
    1c1a:	83 30       	cpi	r24, 0x03	; 3
    1c1c:	30 f4       	brcc	.+12     	; 0x1c2a <RF_Protocol_Decoder+0x60>
    1c1e:	88 23       	and	r24, r24
    1c20:	61 f0       	breq	.+24     	; 0x1c3a <RF_Protocol_Decoder+0x70>
    1c22:	81 30       	cpi	r24, 0x01	; 1
    1c24:	09 f0       	breq	.+2      	; 0x1c28 <RF_Protocol_Decoder+0x5e>
    1c26:	87 c0       	rjmp	.+270    	; 0x1d36 <RF_Protocol_Decoder+0x16c>
    1c28:	1a c0       	rjmp	.+52     	; 0x1c5e <RF_Protocol_Decoder+0x94>
    1c2a:	84 30       	cpi	r24, 0x04	; 4
    1c2c:	c9 f1       	breq	.+114    	; 0x1ca0 <RF_Protocol_Decoder+0xd6>
    1c2e:	84 30       	cpi	r24, 0x04	; 4
    1c30:	70 f1       	brcs	.+92     	; 0x1c8e <RF_Protocol_Decoder+0xc4>
    1c32:	85 30       	cpi	r24, 0x05	; 5
    1c34:	09 f0       	breq	.+2      	; 0x1c38 <RF_Protocol_Decoder+0x6e>
    1c36:	7f c0       	rjmp	.+254    	; 0x1d36 <RF_Protocol_Decoder+0x16c>
    1c38:	4e c0       	rjmp	.+156    	; 0x1cd6 <RF_Protocol_Decoder+0x10c>
  	  {
  		// State 0 : IDLE
		case 0 :  {
					// If the StartByte received
	  	  			if (ReceivedByte == Protocol_StartByte ) 
    1c3a:	21 30       	cpi	r18, 0x01	; 1
    1c3c:	69 f4       	brne	.+26     	; 0x1c58 <RF_Protocol_Decoder+0x8e>
				  	  {
				  		// Go to next state
				  		State++;
    1c3e:	20 93 4e 02 	sts	0x024E, r18
						// Received = 0 + 1
						ReceivedBytes++;
    1c42:	80 91 4d 02 	lds	r24, 0x024D
    1c46:	8f 5f       	subi	r24, 0xFF	; 255
    1c48:	80 93 4d 02 	sts	0x024D, r24
						// Stat TimeOut stopwatch
						startStopwatch1();
    1c4c:	80 91 f6 02 	lds	r24, 0x02F6
    1c50:	81 60       	ori	r24, 0x01	; 1
    1c52:	80 93 f6 02 	sts	0x02F6, r24
    1c56:	08 95       	ret
					  }
					else
					  {
						State = 0;
    1c58:	10 92 4e 02 	sts	0x024E, r1
    1c5c:	08 95       	ret
					break; // Go to end of case
				  }	
		// State 1 : Check Adress
		case 1 :  {
					// If the ReceivedByte is My_Adress
					if (ReceivedByte == My_Adress)
    1c5e:	2f 3f       	cpi	r18, 0xFF	; 255
    1c60:	39 f4       	brne	.+14     	; 0x1c70 <RF_Protocol_Decoder+0xa6>
					  {
				  		// Received + 1
						ReceivedBytes++;
    1c62:	80 91 4d 02 	lds	r24, 0x024D
    1c66:	8f 5f       	subi	r24, 0xFF	; 255
    1c68:	80 93 4d 02 	sts	0x024D, r24
						// Go to the next state
				  		State++;
    1c6c:	82 e0       	ldi	r24, 0x02	; 2
    1c6e:	2c c0       	rjmp	.+88     	; 0x1cc8 <RF_Protocol_Decoder+0xfe>
					  }
					else
					  {
				  		// Otherwise go to the first statement 
						State = 0;
    1c70:	10 92 4e 02 	sts	0x024E, r1
    1c74:	2b c0       	rjmp	.+86     	; 0x1ccc <RF_Protocol_Decoder+0x102>
					break; // Go to end of case
				  }					
		// State 2: Check message size and calculate Information size
		case 2 :  {
					// The RecievedByte in this state contains the size of the message
					BytesToReceive = ReceivedByte;
    1c76:	20 93 4c 02 	sts	0x024C, r18
					// Calcule the size of information bytes : That is BytesToReceive minus startbyte, adressbyte, lenghtbyte, controlbyte and stopbyte = 5
					InformationSize = (BytesToReceive - 5);
    1c7a:	25 50       	subi	r18, 0x05	; 5
    1c7c:	20 93 4b 02 	sts	0x024B, r18
					// Received + 1
					ReceivedBytes++;
    1c80:	80 91 4d 02 	lds	r24, 0x024D
    1c84:	8f 5f       	subi	r24, 0xFF	; 255
    1c86:	80 93 4d 02 	sts	0x024D, r24
					// Go to the next state
					State++;
    1c8a:	83 e0       	ldi	r24, 0x03	; 3
    1c8c:	1d c0       	rjmp	.+58     	; 0x1cc8 <RF_Protocol_Decoder+0xfe>
				  }					
	
		// State 3: Check control byte
		case 3 :  {
					// Put the ReceivedByte in RecievedControlByte
					RecievedControlByte = ReceivedByte;
    1c8e:	20 93 4a 02 	sts	0x024A, r18
					// Received + 1
					ReceivedBytes++;
    1c92:	80 91 4d 02 	lds	r24, 0x024D
    1c96:	8f 5f       	subi	r24, 0xFF	; 255
    1c98:	80 93 4d 02 	sts	0x024D, r24
					// Go to the next state
					State++;
    1c9c:	84 e0       	ldi	r24, 0x04	; 4
    1c9e:	14 c0       	rjmp	.+40     	; 0x1cc8 <RF_Protocol_Decoder+0xfe>
				  }					

		// State 4: 
		case 4 :  {
					// Fill information array with received byte(s)
					RecievedInformationBytes[InformationByteCounter] = ReceivedByte;
    1ca0:	90 91 29 02 	lds	r25, 0x0229
    1ca4:	e9 2f       	mov	r30, r25
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	e6 5d       	subi	r30, 0xD6	; 214
    1caa:	fd 4f       	sbci	r31, 0xFD	; 253
    1cac:	20 83       	st	Z, r18
					// InformationByteCounter + 1
					InformationByteCounter++;
    1cae:	9f 5f       	subi	r25, 0xFF	; 255
    1cb0:	90 93 29 02 	sts	0x0229, r25
					// Received + 1
					ReceivedBytes++;					
    1cb4:	80 91 4d 02 	lds	r24, 0x024D
    1cb8:	8f 5f       	subi	r24, 0xFF	; 255
    1cba:	80 93 4d 02 	sts	0x024D, r24
				
					// If this byte was te last information byte
					if(InformationByteCounter == InformationSize)
    1cbe:	80 91 4b 02 	lds	r24, 0x024B
    1cc2:	98 17       	cp	r25, r24
    1cc4:	19 f4       	brne	.+6      	; 0x1ccc <RF_Protocol_Decoder+0x102>
					  {
				  		// Go to the next state
				  		State++;
    1cc6:	85 e0       	ldi	r24, 0x05	; 5
    1cc8:	80 93 4e 02 	sts	0x024E, r24
					  }
					
					// Reset stopwatch
					setStopwatch1(0);
    1ccc:	10 92 f8 02 	sts	0x02F8, r1
    1cd0:	10 92 f7 02 	sts	0x02F7, r1
    1cd4:	08 95       	ret
				  }
				  
		// State 5: 
		case 5 :  {
					// Received + 1
					ReceivedBytes++;
    1cd6:	90 91 4d 02 	lds	r25, 0x024D
    1cda:	9f 5f       	subi	r25, 0xFF	; 255
    1cdc:	90 93 4d 02 	sts	0x024D, r25
					// If the stop byte is received and the number of receiverd bytes = expexed bytes, then the hole packet is reveived
					if((ReceivedByte==Protocol_StopByte) & (ReceivedBytes==BytesToReceive))
    1ce0:	24 30       	cpi	r18, 0x04	; 4
    1ce2:	69 f4       	brne	.+26     	; 0x1cfe <RF_Protocol_Decoder+0x134>
    1ce4:	80 91 4c 02 	lds	r24, 0x024C
    1ce8:	98 17       	cp	r25, r24
    1cea:	49 f4       	brne	.+18     	; 0x1cfe <RF_Protocol_Decoder+0x134>
					  {
						// Process received data
						RF_ReceivedDataHandler(RecievedControlByte,RecievedInformationBytes);
    1cec:	e0 91 15 01 	lds	r30, 0x0115
    1cf0:	f0 91 16 01 	lds	r31, 0x0116
    1cf4:	80 91 4a 02 	lds	r24, 0x024A
    1cf8:	6a e2       	ldi	r22, 0x2A	; 42
    1cfa:	72 e0       	ldi	r23, 0x02	; 2
    1cfc:	09 95       	icall

					  }

					// Clear all data			
					State = 0;
    1cfe:	10 92 4e 02 	sts	0x024E, r1
					ReceivedBytes = 0;
    1d02:	10 92 4d 02 	sts	0x024D, r1
					BytesToReceive = 0;
    1d06:	10 92 4c 02 	sts	0x024C, r1
					InformationSize = 0;
    1d0a:	10 92 4b 02 	sts	0x024B, r1
					RecievedControlByte = 0;
    1d0e:	10 92 4a 02 	sts	0x024A, r1
					memset(RecievedInformationBytes, 0 ,32);
    1d12:	80 e2       	ldi	r24, 0x20	; 32
    1d14:	ea e2       	ldi	r30, 0x2A	; 42
    1d16:	f2 e0       	ldi	r31, 0x02	; 2
    1d18:	df 01       	movw	r26, r30
    1d1a:	1d 92       	st	X+, r1
    1d1c:	8a 95       	dec	r24
    1d1e:	e9 f7       	brne	.-6      	; 0x1d1a <RF_Protocol_Decoder+0x150>
					InformationByteCounter = 0;
    1d20:	10 92 29 02 	sts	0x0229, r1

					// Stop stopwatch
					stopStopwatch1();
    1d24:	80 91 f6 02 	lds	r24, 0x02F6
    1d28:	8e 7f       	andi	r24, 0xFE	; 254
    1d2a:	80 93 f6 02 	sts	0x02F6, r24
					// Reset stopwatch
					setStopwatch1(0);
    1d2e:	10 92 f8 02 	sts	0x02F8, r1
    1d32:	10 92 f7 02 	sts	0x02F7, r1
    1d36:	08 95       	ret

00001d38 <__vector_28>:


// UART1 is used for the communication between the APC220 and the main controller
// Usart1 Recieve Interrupt Service Routine
ISR(USART1_RX_vect)
  {
    1d38:	1f 92       	push	r1
    1d3a:	0f 92       	push	r0
    1d3c:	0f b6       	in	r0, 0x3f	; 63
    1d3e:	0f 92       	push	r0
    1d40:	11 24       	eor	r1, r1
    1d42:	2f 93       	push	r18
    1d44:	3f 93       	push	r19
    1d46:	4f 93       	push	r20
    1d48:	5f 93       	push	r21
    1d4a:	6f 93       	push	r22
    1d4c:	7f 93       	push	r23
    1d4e:	8f 93       	push	r24
    1d50:	9f 93       	push	r25
    1d52:	af 93       	push	r26
    1d54:	bf 93       	push	r27
    1d56:	ef 93       	push	r30
    1d58:	ff 93       	push	r31
  } 

// Uart0 zendfunctie
void USART0_Write( unsigned char data ) 
  { 
   	while (!(UCSR0A & (1 << UDRE0)));  	// Wacht tot de zendbuffer leeg is
    1d5a:	80 91 c0 00 	lds	r24, 0x00C0
    1d5e:	85 ff       	sbrs	r24, 5
    1d60:	fc cf       	rjmp	.-8      	; 0x1d5a <__vector_28+0x22>
	UDR0 = data;   						// Zet data in UDR
    1d62:	81 e6       	ldi	r24, 0x61	; 97
    1d64:	80 93 c6 00 	sts	0x00C6, r24
// UART1 is used for the communication between the APC220 and the main controller
// Usart1 Recieve Interrupt Service Routine
ISR(USART1_RX_vect)
  {
  		USART0_Write(97);
  	RF_Protocol_Decoder(UDR1);
    1d68:	80 91 ce 00 	lds	r24, 0x00CE
    1d6c:	0e 94 e5 0d 	call	0x1bca	; 0x1bca <RF_Protocol_Decoder>
  } 
    1d70:	ff 91       	pop	r31
    1d72:	ef 91       	pop	r30
    1d74:	bf 91       	pop	r27
    1d76:	af 91       	pop	r26
    1d78:	9f 91       	pop	r25
    1d7a:	8f 91       	pop	r24
    1d7c:	7f 91       	pop	r23
    1d7e:	6f 91       	pop	r22
    1d80:	5f 91       	pop	r21
    1d82:	4f 91       	pop	r20
    1d84:	3f 91       	pop	r19
    1d86:	2f 91       	pop	r18
    1d88:	0f 90       	pop	r0
    1d8a:	0f be       	out	0x3f, r0	; 63
    1d8c:	0f 90       	pop	r0
    1d8e:	1f 90       	pop	r1
    1d90:	18 95       	reti

00001d92 <USART0_WriteINT>:
  		UDR0 = *S++;						// Zet data (karakter) in UDR
   	  }
  } 

void USART0_WriteINT(int temp)
  {
    1d92:	0f 93       	push	r16
    1d94:	1f 93       	push	r17
    1d96:	df 93       	push	r29
    1d98:	cf 93       	push	r28
    1d9a:	cd b7       	in	r28, 0x3d	; 61
    1d9c:	de b7       	in	r29, 0x3e	; 62
    1d9e:	60 97       	sbiw	r28, 0x10	; 16
    1da0:	0f b6       	in	r0, 0x3f	; 63
    1da2:	f8 94       	cli
    1da4:	de bf       	out	0x3e, r29	; 62
    1da6:	0f be       	out	0x3f, r0	; 63
    1da8:	cd bf       	out	0x3d, r28	; 61
	char str[16]; 
	itoa(temp, str, 10);
    1daa:	8e 01       	movw	r16, r28
    1dac:	0f 5f       	subi	r16, 0xFF	; 255
    1dae:	1f 4f       	sbci	r17, 0xFF	; 255
    1db0:	b8 01       	movw	r22, r16
    1db2:	4a e0       	ldi	r20, 0x0A	; 10
    1db4:	50 e0       	ldi	r21, 0x00	; 0
    1db6:	0e 94 73 15 	call	0x2ae6	; 0x2ae6 <itoa>
	USART0_WriteString(str);
    1dba:	c8 01       	movw	r24, r16
    1dbc:	0e 94 a4 0d 	call	0x1b48	; 0x1b48 <USART0_WriteString>
  }
    1dc0:	60 96       	adiw	r28, 0x10	; 16
    1dc2:	0f b6       	in	r0, 0x3f	; 63
    1dc4:	f8 94       	cli
    1dc6:	de bf       	out	0x3e, r29	; 62
    1dc8:	0f be       	out	0x3f, r0	; 63
    1dca:	cd bf       	out	0x3d, r28	; 61
    1dcc:	cf 91       	pop	r28
    1dce:	df 91       	pop	r29
    1dd0:	1f 91       	pop	r17
    1dd2:	0f 91       	pop	r16
    1dd4:	08 95       	ret

00001dd6 <__fixunssfsi>:
    1dd6:	ef 92       	push	r14
    1dd8:	ff 92       	push	r15
    1dda:	0f 93       	push	r16
    1ddc:	1f 93       	push	r17
    1dde:	7b 01       	movw	r14, r22
    1de0:	8c 01       	movw	r16, r24
    1de2:	20 e0       	ldi	r18, 0x00	; 0
    1de4:	30 e0       	ldi	r19, 0x00	; 0
    1de6:	40 e0       	ldi	r20, 0x00	; 0
    1de8:	5f e4       	ldi	r21, 0x4F	; 79
    1dea:	0e 94 bb 11 	call	0x2376	; 0x2376 <__gesf2>
    1dee:	88 23       	and	r24, r24
    1df0:	8c f0       	brlt	.+34     	; 0x1e14 <__fixunssfsi+0x3e>
    1df2:	c8 01       	movw	r24, r16
    1df4:	b7 01       	movw	r22, r14
    1df6:	20 e0       	ldi	r18, 0x00	; 0
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	40 e0       	ldi	r20, 0x00	; 0
    1dfc:	5f e4       	ldi	r21, 0x4F	; 79
    1dfe:	0e 94 63 10 	call	0x20c6	; 0x20c6 <__subsf3>
    1e02:	0e 94 eb 11 	call	0x23d6	; 0x23d6 <__fixsfsi>
    1e06:	9b 01       	movw	r18, r22
    1e08:	ac 01       	movw	r20, r24
    1e0a:	20 50       	subi	r18, 0x00	; 0
    1e0c:	30 40       	sbci	r19, 0x00	; 0
    1e0e:	40 40       	sbci	r20, 0x00	; 0
    1e10:	50 48       	sbci	r21, 0x80	; 128
    1e12:	06 c0       	rjmp	.+12     	; 0x1e20 <__fixunssfsi+0x4a>
    1e14:	c8 01       	movw	r24, r16
    1e16:	b7 01       	movw	r22, r14
    1e18:	0e 94 eb 11 	call	0x23d6	; 0x23d6 <__fixsfsi>
    1e1c:	9b 01       	movw	r18, r22
    1e1e:	ac 01       	movw	r20, r24
    1e20:	b9 01       	movw	r22, r18
    1e22:	ca 01       	movw	r24, r20
    1e24:	1f 91       	pop	r17
    1e26:	0f 91       	pop	r16
    1e28:	ff 90       	pop	r15
    1e2a:	ef 90       	pop	r14
    1e2c:	08 95       	ret

00001e2e <_fpadd_parts>:
    1e2e:	a0 e0       	ldi	r26, 0x00	; 0
    1e30:	b0 e0       	ldi	r27, 0x00	; 0
    1e32:	ed e1       	ldi	r30, 0x1D	; 29
    1e34:	ff e0       	ldi	r31, 0x0F	; 15
    1e36:	0c 94 3c 15 	jmp	0x2a78	; 0x2a78 <__prologue_saves__>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	2b 01       	movw	r4, r22
    1e3e:	fa 01       	movw	r30, r20
    1e40:	9c 91       	ld	r25, X
    1e42:	92 30       	cpi	r25, 0x02	; 2
    1e44:	08 f4       	brcc	.+2      	; 0x1e48 <_fpadd_parts+0x1a>
    1e46:	39 c1       	rjmp	.+626    	; 0x20ba <_fpadd_parts+0x28c>
    1e48:	eb 01       	movw	r28, r22
    1e4a:	88 81       	ld	r24, Y
    1e4c:	82 30       	cpi	r24, 0x02	; 2
    1e4e:	08 f4       	brcc	.+2      	; 0x1e52 <_fpadd_parts+0x24>
    1e50:	33 c1       	rjmp	.+614    	; 0x20b8 <_fpadd_parts+0x28a>
    1e52:	94 30       	cpi	r25, 0x04	; 4
    1e54:	69 f4       	brne	.+26     	; 0x1e70 <_fpadd_parts+0x42>
    1e56:	84 30       	cpi	r24, 0x04	; 4
    1e58:	09 f0       	breq	.+2      	; 0x1e5c <_fpadd_parts+0x2e>
    1e5a:	2f c1       	rjmp	.+606    	; 0x20ba <_fpadd_parts+0x28c>
    1e5c:	11 96       	adiw	r26, 0x01	; 1
    1e5e:	9c 91       	ld	r25, X
    1e60:	11 97       	sbiw	r26, 0x01	; 1
    1e62:	89 81       	ldd	r24, Y+1	; 0x01
    1e64:	98 17       	cp	r25, r24
    1e66:	09 f4       	brne	.+2      	; 0x1e6a <_fpadd_parts+0x3c>
    1e68:	28 c1       	rjmp	.+592    	; 0x20ba <_fpadd_parts+0x28c>
    1e6a:	a7 e1       	ldi	r26, 0x17	; 23
    1e6c:	b1 e0       	ldi	r27, 0x01	; 1
    1e6e:	25 c1       	rjmp	.+586    	; 0x20ba <_fpadd_parts+0x28c>
    1e70:	84 30       	cpi	r24, 0x04	; 4
    1e72:	09 f4       	brne	.+2      	; 0x1e76 <_fpadd_parts+0x48>
    1e74:	21 c1       	rjmp	.+578    	; 0x20b8 <_fpadd_parts+0x28a>
    1e76:	82 30       	cpi	r24, 0x02	; 2
    1e78:	a9 f4       	brne	.+42     	; 0x1ea4 <_fpadd_parts+0x76>
    1e7a:	92 30       	cpi	r25, 0x02	; 2
    1e7c:	09 f0       	breq	.+2      	; 0x1e80 <_fpadd_parts+0x52>
    1e7e:	1d c1       	rjmp	.+570    	; 0x20ba <_fpadd_parts+0x28c>
    1e80:	9a 01       	movw	r18, r20
    1e82:	ad 01       	movw	r20, r26
    1e84:	88 e0       	ldi	r24, 0x08	; 8
    1e86:	ea 01       	movw	r28, r20
    1e88:	09 90       	ld	r0, Y+
    1e8a:	ae 01       	movw	r20, r28
    1e8c:	e9 01       	movw	r28, r18
    1e8e:	09 92       	st	Y+, r0
    1e90:	9e 01       	movw	r18, r28
    1e92:	81 50       	subi	r24, 0x01	; 1
    1e94:	c1 f7       	brne	.-16     	; 0x1e86 <_fpadd_parts+0x58>
    1e96:	e2 01       	movw	r28, r4
    1e98:	89 81       	ldd	r24, Y+1	; 0x01
    1e9a:	11 96       	adiw	r26, 0x01	; 1
    1e9c:	9c 91       	ld	r25, X
    1e9e:	89 23       	and	r24, r25
    1ea0:	81 83       	std	Z+1, r24	; 0x01
    1ea2:	08 c1       	rjmp	.+528    	; 0x20b4 <_fpadd_parts+0x286>
    1ea4:	92 30       	cpi	r25, 0x02	; 2
    1ea6:	09 f4       	brne	.+2      	; 0x1eaa <_fpadd_parts+0x7c>
    1ea8:	07 c1       	rjmp	.+526    	; 0x20b8 <_fpadd_parts+0x28a>
    1eaa:	12 96       	adiw	r26, 0x02	; 2
    1eac:	2d 90       	ld	r2, X+
    1eae:	3c 90       	ld	r3, X
    1eb0:	13 97       	sbiw	r26, 0x03	; 3
    1eb2:	eb 01       	movw	r28, r22
    1eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb6:	9b 81       	ldd	r25, Y+3	; 0x03
    1eb8:	14 96       	adiw	r26, 0x04	; 4
    1eba:	ad 90       	ld	r10, X+
    1ebc:	bd 90       	ld	r11, X+
    1ebe:	cd 90       	ld	r12, X+
    1ec0:	dc 90       	ld	r13, X
    1ec2:	17 97       	sbiw	r26, 0x07	; 7
    1ec4:	ec 80       	ldd	r14, Y+4	; 0x04
    1ec6:	fd 80       	ldd	r15, Y+5	; 0x05
    1ec8:	0e 81       	ldd	r16, Y+6	; 0x06
    1eca:	1f 81       	ldd	r17, Y+7	; 0x07
    1ecc:	91 01       	movw	r18, r2
    1ece:	28 1b       	sub	r18, r24
    1ed0:	39 0b       	sbc	r19, r25
    1ed2:	b9 01       	movw	r22, r18
    1ed4:	37 ff       	sbrs	r19, 7
    1ed6:	04 c0       	rjmp	.+8      	; 0x1ee0 <_fpadd_parts+0xb2>
    1ed8:	66 27       	eor	r22, r22
    1eda:	77 27       	eor	r23, r23
    1edc:	62 1b       	sub	r22, r18
    1ede:	73 0b       	sbc	r23, r19
    1ee0:	60 32       	cpi	r22, 0x20	; 32
    1ee2:	71 05       	cpc	r23, r1
    1ee4:	0c f0       	brlt	.+2      	; 0x1ee8 <_fpadd_parts+0xba>
    1ee6:	61 c0       	rjmp	.+194    	; 0x1faa <_fpadd_parts+0x17c>
    1ee8:	12 16       	cp	r1, r18
    1eea:	13 06       	cpc	r1, r19
    1eec:	6c f5       	brge	.+90     	; 0x1f48 <_fpadd_parts+0x11a>
    1eee:	37 01       	movw	r6, r14
    1ef0:	48 01       	movw	r8, r16
    1ef2:	06 2e       	mov	r0, r22
    1ef4:	04 c0       	rjmp	.+8      	; 0x1efe <_fpadd_parts+0xd0>
    1ef6:	96 94       	lsr	r9
    1ef8:	87 94       	ror	r8
    1efa:	77 94       	ror	r7
    1efc:	67 94       	ror	r6
    1efe:	0a 94       	dec	r0
    1f00:	d2 f7       	brpl	.-12     	; 0x1ef6 <_fpadd_parts+0xc8>
    1f02:	21 e0       	ldi	r18, 0x01	; 1
    1f04:	30 e0       	ldi	r19, 0x00	; 0
    1f06:	40 e0       	ldi	r20, 0x00	; 0
    1f08:	50 e0       	ldi	r21, 0x00	; 0
    1f0a:	04 c0       	rjmp	.+8      	; 0x1f14 <_fpadd_parts+0xe6>
    1f0c:	22 0f       	add	r18, r18
    1f0e:	33 1f       	adc	r19, r19
    1f10:	44 1f       	adc	r20, r20
    1f12:	55 1f       	adc	r21, r21
    1f14:	6a 95       	dec	r22
    1f16:	d2 f7       	brpl	.-12     	; 0x1f0c <_fpadd_parts+0xde>
    1f18:	21 50       	subi	r18, 0x01	; 1
    1f1a:	30 40       	sbci	r19, 0x00	; 0
    1f1c:	40 40       	sbci	r20, 0x00	; 0
    1f1e:	50 40       	sbci	r21, 0x00	; 0
    1f20:	2e 21       	and	r18, r14
    1f22:	3f 21       	and	r19, r15
    1f24:	40 23       	and	r20, r16
    1f26:	51 23       	and	r21, r17
    1f28:	21 15       	cp	r18, r1
    1f2a:	31 05       	cpc	r19, r1
    1f2c:	41 05       	cpc	r20, r1
    1f2e:	51 05       	cpc	r21, r1
    1f30:	21 f0       	breq	.+8      	; 0x1f3a <_fpadd_parts+0x10c>
    1f32:	21 e0       	ldi	r18, 0x01	; 1
    1f34:	30 e0       	ldi	r19, 0x00	; 0
    1f36:	40 e0       	ldi	r20, 0x00	; 0
    1f38:	50 e0       	ldi	r21, 0x00	; 0
    1f3a:	79 01       	movw	r14, r18
    1f3c:	8a 01       	movw	r16, r20
    1f3e:	e6 28       	or	r14, r6
    1f40:	f7 28       	or	r15, r7
    1f42:	08 29       	or	r16, r8
    1f44:	19 29       	or	r17, r9
    1f46:	3c c0       	rjmp	.+120    	; 0x1fc0 <_fpadd_parts+0x192>
    1f48:	23 2b       	or	r18, r19
    1f4a:	d1 f1       	breq	.+116    	; 0x1fc0 <_fpadd_parts+0x192>
    1f4c:	26 0e       	add	r2, r22
    1f4e:	37 1e       	adc	r3, r23
    1f50:	35 01       	movw	r6, r10
    1f52:	46 01       	movw	r8, r12
    1f54:	06 2e       	mov	r0, r22
    1f56:	04 c0       	rjmp	.+8      	; 0x1f60 <_fpadd_parts+0x132>
    1f58:	96 94       	lsr	r9
    1f5a:	87 94       	ror	r8
    1f5c:	77 94       	ror	r7
    1f5e:	67 94       	ror	r6
    1f60:	0a 94       	dec	r0
    1f62:	d2 f7       	brpl	.-12     	; 0x1f58 <_fpadd_parts+0x12a>
    1f64:	21 e0       	ldi	r18, 0x01	; 1
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	40 e0       	ldi	r20, 0x00	; 0
    1f6a:	50 e0       	ldi	r21, 0x00	; 0
    1f6c:	04 c0       	rjmp	.+8      	; 0x1f76 <_fpadd_parts+0x148>
    1f6e:	22 0f       	add	r18, r18
    1f70:	33 1f       	adc	r19, r19
    1f72:	44 1f       	adc	r20, r20
    1f74:	55 1f       	adc	r21, r21
    1f76:	6a 95       	dec	r22
    1f78:	d2 f7       	brpl	.-12     	; 0x1f6e <_fpadd_parts+0x140>
    1f7a:	21 50       	subi	r18, 0x01	; 1
    1f7c:	30 40       	sbci	r19, 0x00	; 0
    1f7e:	40 40       	sbci	r20, 0x00	; 0
    1f80:	50 40       	sbci	r21, 0x00	; 0
    1f82:	2a 21       	and	r18, r10
    1f84:	3b 21       	and	r19, r11
    1f86:	4c 21       	and	r20, r12
    1f88:	5d 21       	and	r21, r13
    1f8a:	21 15       	cp	r18, r1
    1f8c:	31 05       	cpc	r19, r1
    1f8e:	41 05       	cpc	r20, r1
    1f90:	51 05       	cpc	r21, r1
    1f92:	21 f0       	breq	.+8      	; 0x1f9c <_fpadd_parts+0x16e>
    1f94:	21 e0       	ldi	r18, 0x01	; 1
    1f96:	30 e0       	ldi	r19, 0x00	; 0
    1f98:	40 e0       	ldi	r20, 0x00	; 0
    1f9a:	50 e0       	ldi	r21, 0x00	; 0
    1f9c:	59 01       	movw	r10, r18
    1f9e:	6a 01       	movw	r12, r20
    1fa0:	a6 28       	or	r10, r6
    1fa2:	b7 28       	or	r11, r7
    1fa4:	c8 28       	or	r12, r8
    1fa6:	d9 28       	or	r13, r9
    1fa8:	0b c0       	rjmp	.+22     	; 0x1fc0 <_fpadd_parts+0x192>
    1faa:	82 15       	cp	r24, r2
    1fac:	93 05       	cpc	r25, r3
    1fae:	2c f0       	brlt	.+10     	; 0x1fba <_fpadd_parts+0x18c>
    1fb0:	1c 01       	movw	r2, r24
    1fb2:	aa 24       	eor	r10, r10
    1fb4:	bb 24       	eor	r11, r11
    1fb6:	65 01       	movw	r12, r10
    1fb8:	03 c0       	rjmp	.+6      	; 0x1fc0 <_fpadd_parts+0x192>
    1fba:	ee 24       	eor	r14, r14
    1fbc:	ff 24       	eor	r15, r15
    1fbe:	87 01       	movw	r16, r14
    1fc0:	11 96       	adiw	r26, 0x01	; 1
    1fc2:	9c 91       	ld	r25, X
    1fc4:	d2 01       	movw	r26, r4
    1fc6:	11 96       	adiw	r26, 0x01	; 1
    1fc8:	8c 91       	ld	r24, X
    1fca:	98 17       	cp	r25, r24
    1fcc:	09 f4       	brne	.+2      	; 0x1fd0 <_fpadd_parts+0x1a2>
    1fce:	45 c0       	rjmp	.+138    	; 0x205a <_fpadd_parts+0x22c>
    1fd0:	99 23       	and	r25, r25
    1fd2:	39 f0       	breq	.+14     	; 0x1fe2 <_fpadd_parts+0x1b4>
    1fd4:	a8 01       	movw	r20, r16
    1fd6:	97 01       	movw	r18, r14
    1fd8:	2a 19       	sub	r18, r10
    1fda:	3b 09       	sbc	r19, r11
    1fdc:	4c 09       	sbc	r20, r12
    1fde:	5d 09       	sbc	r21, r13
    1fe0:	06 c0       	rjmp	.+12     	; 0x1fee <_fpadd_parts+0x1c0>
    1fe2:	a6 01       	movw	r20, r12
    1fe4:	95 01       	movw	r18, r10
    1fe6:	2e 19       	sub	r18, r14
    1fe8:	3f 09       	sbc	r19, r15
    1fea:	40 0b       	sbc	r20, r16
    1fec:	51 0b       	sbc	r21, r17
    1fee:	57 fd       	sbrc	r21, 7
    1ff0:	08 c0       	rjmp	.+16     	; 0x2002 <_fpadd_parts+0x1d4>
    1ff2:	11 82       	std	Z+1, r1	; 0x01
    1ff4:	33 82       	std	Z+3, r3	; 0x03
    1ff6:	22 82       	std	Z+2, r2	; 0x02
    1ff8:	24 83       	std	Z+4, r18	; 0x04
    1ffa:	35 83       	std	Z+5, r19	; 0x05
    1ffc:	46 83       	std	Z+6, r20	; 0x06
    1ffe:	57 83       	std	Z+7, r21	; 0x07
    2000:	1d c0       	rjmp	.+58     	; 0x203c <_fpadd_parts+0x20e>
    2002:	81 e0       	ldi	r24, 0x01	; 1
    2004:	81 83       	std	Z+1, r24	; 0x01
    2006:	33 82       	std	Z+3, r3	; 0x03
    2008:	22 82       	std	Z+2, r2	; 0x02
    200a:	88 27       	eor	r24, r24
    200c:	99 27       	eor	r25, r25
    200e:	dc 01       	movw	r26, r24
    2010:	82 1b       	sub	r24, r18
    2012:	93 0b       	sbc	r25, r19
    2014:	a4 0b       	sbc	r26, r20
    2016:	b5 0b       	sbc	r27, r21
    2018:	84 83       	std	Z+4, r24	; 0x04
    201a:	95 83       	std	Z+5, r25	; 0x05
    201c:	a6 83       	std	Z+6, r26	; 0x06
    201e:	b7 83       	std	Z+7, r27	; 0x07
    2020:	0d c0       	rjmp	.+26     	; 0x203c <_fpadd_parts+0x20e>
    2022:	22 0f       	add	r18, r18
    2024:	33 1f       	adc	r19, r19
    2026:	44 1f       	adc	r20, r20
    2028:	55 1f       	adc	r21, r21
    202a:	24 83       	std	Z+4, r18	; 0x04
    202c:	35 83       	std	Z+5, r19	; 0x05
    202e:	46 83       	std	Z+6, r20	; 0x06
    2030:	57 83       	std	Z+7, r21	; 0x07
    2032:	82 81       	ldd	r24, Z+2	; 0x02
    2034:	93 81       	ldd	r25, Z+3	; 0x03
    2036:	01 97       	sbiw	r24, 0x01	; 1
    2038:	93 83       	std	Z+3, r25	; 0x03
    203a:	82 83       	std	Z+2, r24	; 0x02
    203c:	24 81       	ldd	r18, Z+4	; 0x04
    203e:	35 81       	ldd	r19, Z+5	; 0x05
    2040:	46 81       	ldd	r20, Z+6	; 0x06
    2042:	57 81       	ldd	r21, Z+7	; 0x07
    2044:	da 01       	movw	r26, r20
    2046:	c9 01       	movw	r24, r18
    2048:	01 97       	sbiw	r24, 0x01	; 1
    204a:	a1 09       	sbc	r26, r1
    204c:	b1 09       	sbc	r27, r1
    204e:	8f 5f       	subi	r24, 0xFF	; 255
    2050:	9f 4f       	sbci	r25, 0xFF	; 255
    2052:	af 4f       	sbci	r26, 0xFF	; 255
    2054:	bf 43       	sbci	r27, 0x3F	; 63
    2056:	28 f3       	brcs	.-54     	; 0x2022 <_fpadd_parts+0x1f4>
    2058:	0b c0       	rjmp	.+22     	; 0x2070 <_fpadd_parts+0x242>
    205a:	91 83       	std	Z+1, r25	; 0x01
    205c:	33 82       	std	Z+3, r3	; 0x03
    205e:	22 82       	std	Z+2, r2	; 0x02
    2060:	ea 0c       	add	r14, r10
    2062:	fb 1c       	adc	r15, r11
    2064:	0c 1d       	adc	r16, r12
    2066:	1d 1d       	adc	r17, r13
    2068:	e4 82       	std	Z+4, r14	; 0x04
    206a:	f5 82       	std	Z+5, r15	; 0x05
    206c:	06 83       	std	Z+6, r16	; 0x06
    206e:	17 83       	std	Z+7, r17	; 0x07
    2070:	83 e0       	ldi	r24, 0x03	; 3
    2072:	80 83       	st	Z, r24
    2074:	24 81       	ldd	r18, Z+4	; 0x04
    2076:	35 81       	ldd	r19, Z+5	; 0x05
    2078:	46 81       	ldd	r20, Z+6	; 0x06
    207a:	57 81       	ldd	r21, Z+7	; 0x07
    207c:	57 ff       	sbrs	r21, 7
    207e:	1a c0       	rjmp	.+52     	; 0x20b4 <_fpadd_parts+0x286>
    2080:	c9 01       	movw	r24, r18
    2082:	aa 27       	eor	r26, r26
    2084:	97 fd       	sbrc	r25, 7
    2086:	a0 95       	com	r26
    2088:	ba 2f       	mov	r27, r26
    208a:	81 70       	andi	r24, 0x01	; 1
    208c:	90 70       	andi	r25, 0x00	; 0
    208e:	a0 70       	andi	r26, 0x00	; 0
    2090:	b0 70       	andi	r27, 0x00	; 0
    2092:	56 95       	lsr	r21
    2094:	47 95       	ror	r20
    2096:	37 95       	ror	r19
    2098:	27 95       	ror	r18
    209a:	82 2b       	or	r24, r18
    209c:	93 2b       	or	r25, r19
    209e:	a4 2b       	or	r26, r20
    20a0:	b5 2b       	or	r27, r21
    20a2:	84 83       	std	Z+4, r24	; 0x04
    20a4:	95 83       	std	Z+5, r25	; 0x05
    20a6:	a6 83       	std	Z+6, r26	; 0x06
    20a8:	b7 83       	std	Z+7, r27	; 0x07
    20aa:	82 81       	ldd	r24, Z+2	; 0x02
    20ac:	93 81       	ldd	r25, Z+3	; 0x03
    20ae:	01 96       	adiw	r24, 0x01	; 1
    20b0:	93 83       	std	Z+3, r25	; 0x03
    20b2:	82 83       	std	Z+2, r24	; 0x02
    20b4:	df 01       	movw	r26, r30
    20b6:	01 c0       	rjmp	.+2      	; 0x20ba <_fpadd_parts+0x28c>
    20b8:	d2 01       	movw	r26, r4
    20ba:	cd 01       	movw	r24, r26
    20bc:	cd b7       	in	r28, 0x3d	; 61
    20be:	de b7       	in	r29, 0x3e	; 62
    20c0:	e2 e1       	ldi	r30, 0x12	; 18
    20c2:	0c 94 58 15 	jmp	0x2ab0	; 0x2ab0 <__epilogue_restores__>

000020c6 <__subsf3>:
    20c6:	a0 e2       	ldi	r26, 0x20	; 32
    20c8:	b0 e0       	ldi	r27, 0x00	; 0
    20ca:	e9 e6       	ldi	r30, 0x69	; 105
    20cc:	f0 e1       	ldi	r31, 0x10	; 16
    20ce:	0c 94 48 15 	jmp	0x2a90	; 0x2a90 <__prologue_saves__+0x18>
    20d2:	69 83       	std	Y+1, r22	; 0x01
    20d4:	7a 83       	std	Y+2, r23	; 0x02
    20d6:	8b 83       	std	Y+3, r24	; 0x03
    20d8:	9c 83       	std	Y+4, r25	; 0x04
    20da:	2d 83       	std	Y+5, r18	; 0x05
    20dc:	3e 83       	std	Y+6, r19	; 0x06
    20de:	4f 83       	std	Y+7, r20	; 0x07
    20e0:	58 87       	std	Y+8, r21	; 0x08
    20e2:	e9 e0       	ldi	r30, 0x09	; 9
    20e4:	ee 2e       	mov	r14, r30
    20e6:	f1 2c       	mov	r15, r1
    20e8:	ec 0e       	add	r14, r28
    20ea:	fd 1e       	adc	r15, r29
    20ec:	ce 01       	movw	r24, r28
    20ee:	01 96       	adiw	r24, 0x01	; 1
    20f0:	b7 01       	movw	r22, r14
    20f2:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    20f6:	8e 01       	movw	r16, r28
    20f8:	0f 5e       	subi	r16, 0xEF	; 239
    20fa:	1f 4f       	sbci	r17, 0xFF	; 255
    20fc:	ce 01       	movw	r24, r28
    20fe:	05 96       	adiw	r24, 0x05	; 5
    2100:	b8 01       	movw	r22, r16
    2102:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    2106:	8a 89       	ldd	r24, Y+18	; 0x12
    2108:	91 e0       	ldi	r25, 0x01	; 1
    210a:	89 27       	eor	r24, r25
    210c:	8a 8b       	std	Y+18, r24	; 0x12
    210e:	c7 01       	movw	r24, r14
    2110:	b8 01       	movw	r22, r16
    2112:	ae 01       	movw	r20, r28
    2114:	47 5e       	subi	r20, 0xE7	; 231
    2116:	5f 4f       	sbci	r21, 0xFF	; 255
    2118:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <_fpadd_parts>
    211c:	0e 94 07 13 	call	0x260e	; 0x260e <__pack_f>
    2120:	a0 96       	adiw	r28, 0x20	; 32
    2122:	e6 e0       	ldi	r30, 0x06	; 6
    2124:	0c 94 64 15 	jmp	0x2ac8	; 0x2ac8 <__epilogue_restores__+0x18>

00002128 <__addsf3>:
    2128:	a0 e2       	ldi	r26, 0x20	; 32
    212a:	b0 e0       	ldi	r27, 0x00	; 0
    212c:	ea e9       	ldi	r30, 0x9A	; 154
    212e:	f0 e1       	ldi	r31, 0x10	; 16
    2130:	0c 94 48 15 	jmp	0x2a90	; 0x2a90 <__prologue_saves__+0x18>
    2134:	69 83       	std	Y+1, r22	; 0x01
    2136:	7a 83       	std	Y+2, r23	; 0x02
    2138:	8b 83       	std	Y+3, r24	; 0x03
    213a:	9c 83       	std	Y+4, r25	; 0x04
    213c:	2d 83       	std	Y+5, r18	; 0x05
    213e:	3e 83       	std	Y+6, r19	; 0x06
    2140:	4f 83       	std	Y+7, r20	; 0x07
    2142:	58 87       	std	Y+8, r21	; 0x08
    2144:	f9 e0       	ldi	r31, 0x09	; 9
    2146:	ef 2e       	mov	r14, r31
    2148:	f1 2c       	mov	r15, r1
    214a:	ec 0e       	add	r14, r28
    214c:	fd 1e       	adc	r15, r29
    214e:	ce 01       	movw	r24, r28
    2150:	01 96       	adiw	r24, 0x01	; 1
    2152:	b7 01       	movw	r22, r14
    2154:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    2158:	8e 01       	movw	r16, r28
    215a:	0f 5e       	subi	r16, 0xEF	; 239
    215c:	1f 4f       	sbci	r17, 0xFF	; 255
    215e:	ce 01       	movw	r24, r28
    2160:	05 96       	adiw	r24, 0x05	; 5
    2162:	b8 01       	movw	r22, r16
    2164:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    2168:	c7 01       	movw	r24, r14
    216a:	b8 01       	movw	r22, r16
    216c:	ae 01       	movw	r20, r28
    216e:	47 5e       	subi	r20, 0xE7	; 231
    2170:	5f 4f       	sbci	r21, 0xFF	; 255
    2172:	0e 94 17 0f 	call	0x1e2e	; 0x1e2e <_fpadd_parts>
    2176:	0e 94 07 13 	call	0x260e	; 0x260e <__pack_f>
    217a:	a0 96       	adiw	r28, 0x20	; 32
    217c:	e6 e0       	ldi	r30, 0x06	; 6
    217e:	0c 94 64 15 	jmp	0x2ac8	; 0x2ac8 <__epilogue_restores__+0x18>

00002182 <__mulsf3>:
    2182:	a0 e2       	ldi	r26, 0x20	; 32
    2184:	b0 e0       	ldi	r27, 0x00	; 0
    2186:	e7 ec       	ldi	r30, 0xC7	; 199
    2188:	f0 e1       	ldi	r31, 0x10	; 16
    218a:	0c 94 3c 15 	jmp	0x2a78	; 0x2a78 <__prologue_saves__>
    218e:	69 83       	std	Y+1, r22	; 0x01
    2190:	7a 83       	std	Y+2, r23	; 0x02
    2192:	8b 83       	std	Y+3, r24	; 0x03
    2194:	9c 83       	std	Y+4, r25	; 0x04
    2196:	2d 83       	std	Y+5, r18	; 0x05
    2198:	3e 83       	std	Y+6, r19	; 0x06
    219a:	4f 83       	std	Y+7, r20	; 0x07
    219c:	58 87       	std	Y+8, r21	; 0x08
    219e:	ce 01       	movw	r24, r28
    21a0:	01 96       	adiw	r24, 0x01	; 1
    21a2:	be 01       	movw	r22, r28
    21a4:	67 5f       	subi	r22, 0xF7	; 247
    21a6:	7f 4f       	sbci	r23, 0xFF	; 255
    21a8:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    21ac:	ce 01       	movw	r24, r28
    21ae:	05 96       	adiw	r24, 0x05	; 5
    21b0:	be 01       	movw	r22, r28
    21b2:	6f 5e       	subi	r22, 0xEF	; 239
    21b4:	7f 4f       	sbci	r23, 0xFF	; 255
    21b6:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    21ba:	99 85       	ldd	r25, Y+9	; 0x09
    21bc:	92 30       	cpi	r25, 0x02	; 2
    21be:	88 f0       	brcs	.+34     	; 0x21e2 <__mulsf3+0x60>
    21c0:	89 89       	ldd	r24, Y+17	; 0x11
    21c2:	82 30       	cpi	r24, 0x02	; 2
    21c4:	c8 f0       	brcs	.+50     	; 0x21f8 <__mulsf3+0x76>
    21c6:	94 30       	cpi	r25, 0x04	; 4
    21c8:	19 f4       	brne	.+6      	; 0x21d0 <__mulsf3+0x4e>
    21ca:	82 30       	cpi	r24, 0x02	; 2
    21cc:	51 f4       	brne	.+20     	; 0x21e2 <__mulsf3+0x60>
    21ce:	04 c0       	rjmp	.+8      	; 0x21d8 <__mulsf3+0x56>
    21d0:	84 30       	cpi	r24, 0x04	; 4
    21d2:	29 f4       	brne	.+10     	; 0x21de <__mulsf3+0x5c>
    21d4:	92 30       	cpi	r25, 0x02	; 2
    21d6:	81 f4       	brne	.+32     	; 0x21f8 <__mulsf3+0x76>
    21d8:	87 e1       	ldi	r24, 0x17	; 23
    21da:	91 e0       	ldi	r25, 0x01	; 1
    21dc:	c6 c0       	rjmp	.+396    	; 0x236a <__mulsf3+0x1e8>
    21de:	92 30       	cpi	r25, 0x02	; 2
    21e0:	49 f4       	brne	.+18     	; 0x21f4 <__mulsf3+0x72>
    21e2:	20 e0       	ldi	r18, 0x00	; 0
    21e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    21e6:	8a 89       	ldd	r24, Y+18	; 0x12
    21e8:	98 13       	cpse	r25, r24
    21ea:	21 e0       	ldi	r18, 0x01	; 1
    21ec:	2a 87       	std	Y+10, r18	; 0x0a
    21ee:	ce 01       	movw	r24, r28
    21f0:	09 96       	adiw	r24, 0x09	; 9
    21f2:	bb c0       	rjmp	.+374    	; 0x236a <__mulsf3+0x1e8>
    21f4:	82 30       	cpi	r24, 0x02	; 2
    21f6:	49 f4       	brne	.+18     	; 0x220a <__mulsf3+0x88>
    21f8:	20 e0       	ldi	r18, 0x00	; 0
    21fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    21fc:	8a 89       	ldd	r24, Y+18	; 0x12
    21fe:	98 13       	cpse	r25, r24
    2200:	21 e0       	ldi	r18, 0x01	; 1
    2202:	2a 8b       	std	Y+18, r18	; 0x12
    2204:	ce 01       	movw	r24, r28
    2206:	41 96       	adiw	r24, 0x11	; 17
    2208:	b0 c0       	rjmp	.+352    	; 0x236a <__mulsf3+0x1e8>
    220a:	2d 84       	ldd	r2, Y+13	; 0x0d
    220c:	3e 84       	ldd	r3, Y+14	; 0x0e
    220e:	4f 84       	ldd	r4, Y+15	; 0x0f
    2210:	58 88       	ldd	r5, Y+16	; 0x10
    2212:	6d 88       	ldd	r6, Y+21	; 0x15
    2214:	7e 88       	ldd	r7, Y+22	; 0x16
    2216:	8f 88       	ldd	r8, Y+23	; 0x17
    2218:	98 8c       	ldd	r9, Y+24	; 0x18
    221a:	ee 24       	eor	r14, r14
    221c:	ff 24       	eor	r15, r15
    221e:	87 01       	movw	r16, r14
    2220:	aa 24       	eor	r10, r10
    2222:	bb 24       	eor	r11, r11
    2224:	65 01       	movw	r12, r10
    2226:	40 e0       	ldi	r20, 0x00	; 0
    2228:	50 e0       	ldi	r21, 0x00	; 0
    222a:	60 e0       	ldi	r22, 0x00	; 0
    222c:	70 e0       	ldi	r23, 0x00	; 0
    222e:	e0 e0       	ldi	r30, 0x00	; 0
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	c1 01       	movw	r24, r2
    2234:	81 70       	andi	r24, 0x01	; 1
    2236:	90 70       	andi	r25, 0x00	; 0
    2238:	89 2b       	or	r24, r25
    223a:	e9 f0       	breq	.+58     	; 0x2276 <__mulsf3+0xf4>
    223c:	e6 0c       	add	r14, r6
    223e:	f7 1c       	adc	r15, r7
    2240:	08 1d       	adc	r16, r8
    2242:	19 1d       	adc	r17, r9
    2244:	9a 01       	movw	r18, r20
    2246:	ab 01       	movw	r20, r22
    2248:	2a 0d       	add	r18, r10
    224a:	3b 1d       	adc	r19, r11
    224c:	4c 1d       	adc	r20, r12
    224e:	5d 1d       	adc	r21, r13
    2250:	80 e0       	ldi	r24, 0x00	; 0
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	a0 e0       	ldi	r26, 0x00	; 0
    2256:	b0 e0       	ldi	r27, 0x00	; 0
    2258:	e6 14       	cp	r14, r6
    225a:	f7 04       	cpc	r15, r7
    225c:	08 05       	cpc	r16, r8
    225e:	19 05       	cpc	r17, r9
    2260:	20 f4       	brcc	.+8      	; 0x226a <__mulsf3+0xe8>
    2262:	81 e0       	ldi	r24, 0x01	; 1
    2264:	90 e0       	ldi	r25, 0x00	; 0
    2266:	a0 e0       	ldi	r26, 0x00	; 0
    2268:	b0 e0       	ldi	r27, 0x00	; 0
    226a:	ba 01       	movw	r22, r20
    226c:	a9 01       	movw	r20, r18
    226e:	48 0f       	add	r20, r24
    2270:	59 1f       	adc	r21, r25
    2272:	6a 1f       	adc	r22, r26
    2274:	7b 1f       	adc	r23, r27
    2276:	aa 0c       	add	r10, r10
    2278:	bb 1c       	adc	r11, r11
    227a:	cc 1c       	adc	r12, r12
    227c:	dd 1c       	adc	r13, r13
    227e:	97 fe       	sbrs	r9, 7
    2280:	08 c0       	rjmp	.+16     	; 0x2292 <__mulsf3+0x110>
    2282:	81 e0       	ldi	r24, 0x01	; 1
    2284:	90 e0       	ldi	r25, 0x00	; 0
    2286:	a0 e0       	ldi	r26, 0x00	; 0
    2288:	b0 e0       	ldi	r27, 0x00	; 0
    228a:	a8 2a       	or	r10, r24
    228c:	b9 2a       	or	r11, r25
    228e:	ca 2a       	or	r12, r26
    2290:	db 2a       	or	r13, r27
    2292:	31 96       	adiw	r30, 0x01	; 1
    2294:	e0 32       	cpi	r30, 0x20	; 32
    2296:	f1 05       	cpc	r31, r1
    2298:	49 f0       	breq	.+18     	; 0x22ac <__mulsf3+0x12a>
    229a:	66 0c       	add	r6, r6
    229c:	77 1c       	adc	r7, r7
    229e:	88 1c       	adc	r8, r8
    22a0:	99 1c       	adc	r9, r9
    22a2:	56 94       	lsr	r5
    22a4:	47 94       	ror	r4
    22a6:	37 94       	ror	r3
    22a8:	27 94       	ror	r2
    22aa:	c3 cf       	rjmp	.-122    	; 0x2232 <__mulsf3+0xb0>
    22ac:	fa 85       	ldd	r31, Y+10	; 0x0a
    22ae:	ea 89       	ldd	r30, Y+18	; 0x12
    22b0:	2b 89       	ldd	r18, Y+19	; 0x13
    22b2:	3c 89       	ldd	r19, Y+20	; 0x14
    22b4:	8b 85       	ldd	r24, Y+11	; 0x0b
    22b6:	9c 85       	ldd	r25, Y+12	; 0x0c
    22b8:	28 0f       	add	r18, r24
    22ba:	39 1f       	adc	r19, r25
    22bc:	2e 5f       	subi	r18, 0xFE	; 254
    22be:	3f 4f       	sbci	r19, 0xFF	; 255
    22c0:	17 c0       	rjmp	.+46     	; 0x22f0 <__mulsf3+0x16e>
    22c2:	ca 01       	movw	r24, r20
    22c4:	81 70       	andi	r24, 0x01	; 1
    22c6:	90 70       	andi	r25, 0x00	; 0
    22c8:	89 2b       	or	r24, r25
    22ca:	61 f0       	breq	.+24     	; 0x22e4 <__mulsf3+0x162>
    22cc:	16 95       	lsr	r17
    22ce:	07 95       	ror	r16
    22d0:	f7 94       	ror	r15
    22d2:	e7 94       	ror	r14
    22d4:	80 e0       	ldi	r24, 0x00	; 0
    22d6:	90 e0       	ldi	r25, 0x00	; 0
    22d8:	a0 e0       	ldi	r26, 0x00	; 0
    22da:	b0 e8       	ldi	r27, 0x80	; 128
    22dc:	e8 2a       	or	r14, r24
    22de:	f9 2a       	or	r15, r25
    22e0:	0a 2b       	or	r16, r26
    22e2:	1b 2b       	or	r17, r27
    22e4:	76 95       	lsr	r23
    22e6:	67 95       	ror	r22
    22e8:	57 95       	ror	r21
    22ea:	47 95       	ror	r20
    22ec:	2f 5f       	subi	r18, 0xFF	; 255
    22ee:	3f 4f       	sbci	r19, 0xFF	; 255
    22f0:	77 fd       	sbrc	r23, 7
    22f2:	e7 cf       	rjmp	.-50     	; 0x22c2 <__mulsf3+0x140>
    22f4:	0c c0       	rjmp	.+24     	; 0x230e <__mulsf3+0x18c>
    22f6:	44 0f       	add	r20, r20
    22f8:	55 1f       	adc	r21, r21
    22fa:	66 1f       	adc	r22, r22
    22fc:	77 1f       	adc	r23, r23
    22fe:	17 fd       	sbrc	r17, 7
    2300:	41 60       	ori	r20, 0x01	; 1
    2302:	ee 0c       	add	r14, r14
    2304:	ff 1c       	adc	r15, r15
    2306:	00 1f       	adc	r16, r16
    2308:	11 1f       	adc	r17, r17
    230a:	21 50       	subi	r18, 0x01	; 1
    230c:	30 40       	sbci	r19, 0x00	; 0
    230e:	40 30       	cpi	r20, 0x00	; 0
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	59 07       	cpc	r21, r25
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	69 07       	cpc	r22, r25
    2318:	90 e4       	ldi	r25, 0x40	; 64
    231a:	79 07       	cpc	r23, r25
    231c:	60 f3       	brcs	.-40     	; 0x22f6 <__mulsf3+0x174>
    231e:	2b 8f       	std	Y+27, r18	; 0x1b
    2320:	3c 8f       	std	Y+28, r19	; 0x1c
    2322:	db 01       	movw	r26, r22
    2324:	ca 01       	movw	r24, r20
    2326:	8f 77       	andi	r24, 0x7F	; 127
    2328:	90 70       	andi	r25, 0x00	; 0
    232a:	a0 70       	andi	r26, 0x00	; 0
    232c:	b0 70       	andi	r27, 0x00	; 0
    232e:	80 34       	cpi	r24, 0x40	; 64
    2330:	91 05       	cpc	r25, r1
    2332:	a1 05       	cpc	r26, r1
    2334:	b1 05       	cpc	r27, r1
    2336:	61 f4       	brne	.+24     	; 0x2350 <__mulsf3+0x1ce>
    2338:	47 fd       	sbrc	r20, 7
    233a:	0a c0       	rjmp	.+20     	; 0x2350 <__mulsf3+0x1ce>
    233c:	e1 14       	cp	r14, r1
    233e:	f1 04       	cpc	r15, r1
    2340:	01 05       	cpc	r16, r1
    2342:	11 05       	cpc	r17, r1
    2344:	29 f0       	breq	.+10     	; 0x2350 <__mulsf3+0x1ce>
    2346:	40 5c       	subi	r20, 0xC0	; 192
    2348:	5f 4f       	sbci	r21, 0xFF	; 255
    234a:	6f 4f       	sbci	r22, 0xFF	; 255
    234c:	7f 4f       	sbci	r23, 0xFF	; 255
    234e:	40 78       	andi	r20, 0x80	; 128
    2350:	1a 8e       	std	Y+26, r1	; 0x1a
    2352:	fe 17       	cp	r31, r30
    2354:	11 f0       	breq	.+4      	; 0x235a <__mulsf3+0x1d8>
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	8a 8f       	std	Y+26, r24	; 0x1a
    235a:	4d 8f       	std	Y+29, r20	; 0x1d
    235c:	5e 8f       	std	Y+30, r21	; 0x1e
    235e:	6f 8f       	std	Y+31, r22	; 0x1f
    2360:	78 a3       	std	Y+32, r23	; 0x20
    2362:	83 e0       	ldi	r24, 0x03	; 3
    2364:	89 8f       	std	Y+25, r24	; 0x19
    2366:	ce 01       	movw	r24, r28
    2368:	49 96       	adiw	r24, 0x19	; 25
    236a:	0e 94 07 13 	call	0x260e	; 0x260e <__pack_f>
    236e:	a0 96       	adiw	r28, 0x20	; 32
    2370:	e2 e1       	ldi	r30, 0x12	; 18
    2372:	0c 94 58 15 	jmp	0x2ab0	; 0x2ab0 <__epilogue_restores__>

00002376 <__gesf2>:
    2376:	a8 e1       	ldi	r26, 0x18	; 24
    2378:	b0 e0       	ldi	r27, 0x00	; 0
    237a:	e1 ec       	ldi	r30, 0xC1	; 193
    237c:	f1 e1       	ldi	r31, 0x11	; 17
    237e:	0c 94 48 15 	jmp	0x2a90	; 0x2a90 <__prologue_saves__+0x18>
    2382:	69 83       	std	Y+1, r22	; 0x01
    2384:	7a 83       	std	Y+2, r23	; 0x02
    2386:	8b 83       	std	Y+3, r24	; 0x03
    2388:	9c 83       	std	Y+4, r25	; 0x04
    238a:	2d 83       	std	Y+5, r18	; 0x05
    238c:	3e 83       	std	Y+6, r19	; 0x06
    238e:	4f 83       	std	Y+7, r20	; 0x07
    2390:	58 87       	std	Y+8, r21	; 0x08
    2392:	89 e0       	ldi	r24, 0x09	; 9
    2394:	e8 2e       	mov	r14, r24
    2396:	f1 2c       	mov	r15, r1
    2398:	ec 0e       	add	r14, r28
    239a:	fd 1e       	adc	r15, r29
    239c:	ce 01       	movw	r24, r28
    239e:	01 96       	adiw	r24, 0x01	; 1
    23a0:	b7 01       	movw	r22, r14
    23a2:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    23a6:	8e 01       	movw	r16, r28
    23a8:	0f 5e       	subi	r16, 0xEF	; 239
    23aa:	1f 4f       	sbci	r17, 0xFF	; 255
    23ac:	ce 01       	movw	r24, r28
    23ae:	05 96       	adiw	r24, 0x05	; 5
    23b0:	b8 01       	movw	r22, r16
    23b2:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    23b6:	89 85       	ldd	r24, Y+9	; 0x09
    23b8:	82 30       	cpi	r24, 0x02	; 2
    23ba:	40 f0       	brcs	.+16     	; 0x23cc <__gesf2+0x56>
    23bc:	89 89       	ldd	r24, Y+17	; 0x11
    23be:	82 30       	cpi	r24, 0x02	; 2
    23c0:	28 f0       	brcs	.+10     	; 0x23cc <__gesf2+0x56>
    23c2:	c7 01       	movw	r24, r14
    23c4:	b8 01       	movw	r22, r16
    23c6:	0e 94 54 14 	call	0x28a8	; 0x28a8 <__fpcmp_parts_f>
    23ca:	01 c0       	rjmp	.+2      	; 0x23ce <__gesf2+0x58>
    23cc:	8f ef       	ldi	r24, 0xFF	; 255
    23ce:	68 96       	adiw	r28, 0x18	; 24
    23d0:	e6 e0       	ldi	r30, 0x06	; 6
    23d2:	0c 94 64 15 	jmp	0x2ac8	; 0x2ac8 <__epilogue_restores__+0x18>

000023d6 <__fixsfsi>:
    23d6:	ac e0       	ldi	r26, 0x0C	; 12
    23d8:	b0 e0       	ldi	r27, 0x00	; 0
    23da:	e1 ef       	ldi	r30, 0xF1	; 241
    23dc:	f1 e1       	ldi	r31, 0x11	; 17
    23de:	0c 94 4c 15 	jmp	0x2a98	; 0x2a98 <__prologue_saves__+0x20>
    23e2:	69 83       	std	Y+1, r22	; 0x01
    23e4:	7a 83       	std	Y+2, r23	; 0x02
    23e6:	8b 83       	std	Y+3, r24	; 0x03
    23e8:	9c 83       	std	Y+4, r25	; 0x04
    23ea:	ce 01       	movw	r24, r28
    23ec:	01 96       	adiw	r24, 0x01	; 1
    23ee:	be 01       	movw	r22, r28
    23f0:	6b 5f       	subi	r22, 0xFB	; 251
    23f2:	7f 4f       	sbci	r23, 0xFF	; 255
    23f4:	0e 94 dc 13 	call	0x27b8	; 0x27b8 <__unpack_f>
    23f8:	8d 81       	ldd	r24, Y+5	; 0x05
    23fa:	82 30       	cpi	r24, 0x02	; 2
    23fc:	61 f1       	breq	.+88     	; 0x2456 <__fixsfsi+0x80>
    23fe:	82 30       	cpi	r24, 0x02	; 2
    2400:	50 f1       	brcs	.+84     	; 0x2456 <__fixsfsi+0x80>
    2402:	84 30       	cpi	r24, 0x04	; 4
    2404:	21 f4       	brne	.+8      	; 0x240e <__fixsfsi+0x38>
    2406:	8e 81       	ldd	r24, Y+6	; 0x06
    2408:	88 23       	and	r24, r24
    240a:	51 f1       	breq	.+84     	; 0x2460 <__fixsfsi+0x8a>
    240c:	2e c0       	rjmp	.+92     	; 0x246a <__fixsfsi+0x94>
    240e:	2f 81       	ldd	r18, Y+7	; 0x07
    2410:	38 85       	ldd	r19, Y+8	; 0x08
    2412:	37 fd       	sbrc	r19, 7
    2414:	20 c0       	rjmp	.+64     	; 0x2456 <__fixsfsi+0x80>
    2416:	6e 81       	ldd	r22, Y+6	; 0x06
    2418:	2f 31       	cpi	r18, 0x1F	; 31
    241a:	31 05       	cpc	r19, r1
    241c:	1c f0       	brlt	.+6      	; 0x2424 <__fixsfsi+0x4e>
    241e:	66 23       	and	r22, r22
    2420:	f9 f0       	breq	.+62     	; 0x2460 <__fixsfsi+0x8a>
    2422:	23 c0       	rjmp	.+70     	; 0x246a <__fixsfsi+0x94>
    2424:	8e e1       	ldi	r24, 0x1E	; 30
    2426:	90 e0       	ldi	r25, 0x00	; 0
    2428:	82 1b       	sub	r24, r18
    242a:	93 0b       	sbc	r25, r19
    242c:	29 85       	ldd	r18, Y+9	; 0x09
    242e:	3a 85       	ldd	r19, Y+10	; 0x0a
    2430:	4b 85       	ldd	r20, Y+11	; 0x0b
    2432:	5c 85       	ldd	r21, Y+12	; 0x0c
    2434:	04 c0       	rjmp	.+8      	; 0x243e <__fixsfsi+0x68>
    2436:	56 95       	lsr	r21
    2438:	47 95       	ror	r20
    243a:	37 95       	ror	r19
    243c:	27 95       	ror	r18
    243e:	8a 95       	dec	r24
    2440:	d2 f7       	brpl	.-12     	; 0x2436 <__fixsfsi+0x60>
    2442:	66 23       	and	r22, r22
    2444:	b1 f0       	breq	.+44     	; 0x2472 <__fixsfsi+0x9c>
    2446:	50 95       	com	r21
    2448:	40 95       	com	r20
    244a:	30 95       	com	r19
    244c:	21 95       	neg	r18
    244e:	3f 4f       	sbci	r19, 0xFF	; 255
    2450:	4f 4f       	sbci	r20, 0xFF	; 255
    2452:	5f 4f       	sbci	r21, 0xFF	; 255
    2454:	0e c0       	rjmp	.+28     	; 0x2472 <__fixsfsi+0x9c>
    2456:	20 e0       	ldi	r18, 0x00	; 0
    2458:	30 e0       	ldi	r19, 0x00	; 0
    245a:	40 e0       	ldi	r20, 0x00	; 0
    245c:	50 e0       	ldi	r21, 0x00	; 0
    245e:	09 c0       	rjmp	.+18     	; 0x2472 <__fixsfsi+0x9c>
    2460:	2f ef       	ldi	r18, 0xFF	; 255
    2462:	3f ef       	ldi	r19, 0xFF	; 255
    2464:	4f ef       	ldi	r20, 0xFF	; 255
    2466:	5f e7       	ldi	r21, 0x7F	; 127
    2468:	04 c0       	rjmp	.+8      	; 0x2472 <__fixsfsi+0x9c>
    246a:	20 e0       	ldi	r18, 0x00	; 0
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	40 e0       	ldi	r20, 0x00	; 0
    2470:	50 e8       	ldi	r21, 0x80	; 128
    2472:	b9 01       	movw	r22, r18
    2474:	ca 01       	movw	r24, r20
    2476:	2c 96       	adiw	r28, 0x0c	; 12
    2478:	e2 e0       	ldi	r30, 0x02	; 2
    247a:	0c 94 68 15 	jmp	0x2ad0	; 0x2ad0 <__epilogue_restores__+0x20>

0000247e <__floatunsisf>:
    247e:	a8 e0       	ldi	r26, 0x08	; 8
    2480:	b0 e0       	ldi	r27, 0x00	; 0
    2482:	e5 e4       	ldi	r30, 0x45	; 69
    2484:	f2 e1       	ldi	r31, 0x12	; 18
    2486:	0c 94 44 15 	jmp	0x2a88	; 0x2a88 <__prologue_saves__+0x10>
    248a:	7b 01       	movw	r14, r22
    248c:	8c 01       	movw	r16, r24
    248e:	61 15       	cp	r22, r1
    2490:	71 05       	cpc	r23, r1
    2492:	81 05       	cpc	r24, r1
    2494:	91 05       	cpc	r25, r1
    2496:	19 f4       	brne	.+6      	; 0x249e <__floatunsisf+0x20>
    2498:	82 e0       	ldi	r24, 0x02	; 2
    249a:	89 83       	std	Y+1, r24	; 0x01
    249c:	60 c0       	rjmp	.+192    	; 0x255e <__floatunsisf+0xe0>
    249e:	83 e0       	ldi	r24, 0x03	; 3
    24a0:	89 83       	std	Y+1, r24	; 0x01
    24a2:	8e e1       	ldi	r24, 0x1E	; 30
    24a4:	c8 2e       	mov	r12, r24
    24a6:	d1 2c       	mov	r13, r1
    24a8:	dc 82       	std	Y+4, r13	; 0x04
    24aa:	cb 82       	std	Y+3, r12	; 0x03
    24ac:	ed 82       	std	Y+5, r14	; 0x05
    24ae:	fe 82       	std	Y+6, r15	; 0x06
    24b0:	0f 83       	std	Y+7, r16	; 0x07
    24b2:	18 87       	std	Y+8, r17	; 0x08
    24b4:	c8 01       	movw	r24, r16
    24b6:	b7 01       	movw	r22, r14
    24b8:	0e 94 b8 12 	call	0x2570	; 0x2570 <__clzsi2>
    24bc:	fc 01       	movw	r30, r24
    24be:	31 97       	sbiw	r30, 0x01	; 1
    24c0:	f7 ff       	sbrs	r31, 7
    24c2:	3b c0       	rjmp	.+118    	; 0x253a <__floatunsisf+0xbc>
    24c4:	22 27       	eor	r18, r18
    24c6:	33 27       	eor	r19, r19
    24c8:	2e 1b       	sub	r18, r30
    24ca:	3f 0b       	sbc	r19, r31
    24cc:	57 01       	movw	r10, r14
    24ce:	68 01       	movw	r12, r16
    24d0:	02 2e       	mov	r0, r18
    24d2:	04 c0       	rjmp	.+8      	; 0x24dc <__floatunsisf+0x5e>
    24d4:	d6 94       	lsr	r13
    24d6:	c7 94       	ror	r12
    24d8:	b7 94       	ror	r11
    24da:	a7 94       	ror	r10
    24dc:	0a 94       	dec	r0
    24de:	d2 f7       	brpl	.-12     	; 0x24d4 <__floatunsisf+0x56>
    24e0:	40 e0       	ldi	r20, 0x00	; 0
    24e2:	50 e0       	ldi	r21, 0x00	; 0
    24e4:	60 e0       	ldi	r22, 0x00	; 0
    24e6:	70 e0       	ldi	r23, 0x00	; 0
    24e8:	81 e0       	ldi	r24, 0x01	; 1
    24ea:	90 e0       	ldi	r25, 0x00	; 0
    24ec:	a0 e0       	ldi	r26, 0x00	; 0
    24ee:	b0 e0       	ldi	r27, 0x00	; 0
    24f0:	04 c0       	rjmp	.+8      	; 0x24fa <__floatunsisf+0x7c>
    24f2:	88 0f       	add	r24, r24
    24f4:	99 1f       	adc	r25, r25
    24f6:	aa 1f       	adc	r26, r26
    24f8:	bb 1f       	adc	r27, r27
    24fa:	2a 95       	dec	r18
    24fc:	d2 f7       	brpl	.-12     	; 0x24f2 <__floatunsisf+0x74>
    24fe:	01 97       	sbiw	r24, 0x01	; 1
    2500:	a1 09       	sbc	r26, r1
    2502:	b1 09       	sbc	r27, r1
    2504:	8e 21       	and	r24, r14
    2506:	9f 21       	and	r25, r15
    2508:	a0 23       	and	r26, r16
    250a:	b1 23       	and	r27, r17
    250c:	00 97       	sbiw	r24, 0x00	; 0
    250e:	a1 05       	cpc	r26, r1
    2510:	b1 05       	cpc	r27, r1
    2512:	21 f0       	breq	.+8      	; 0x251c <__floatunsisf+0x9e>
    2514:	41 e0       	ldi	r20, 0x01	; 1
    2516:	50 e0       	ldi	r21, 0x00	; 0
    2518:	60 e0       	ldi	r22, 0x00	; 0
    251a:	70 e0       	ldi	r23, 0x00	; 0
    251c:	4a 29       	or	r20, r10
    251e:	5b 29       	or	r21, r11
    2520:	6c 29       	or	r22, r12
    2522:	7d 29       	or	r23, r13
    2524:	4d 83       	std	Y+5, r20	; 0x05
    2526:	5e 83       	std	Y+6, r21	; 0x06
    2528:	6f 83       	std	Y+7, r22	; 0x07
    252a:	78 87       	std	Y+8, r23	; 0x08
    252c:	8e e1       	ldi	r24, 0x1E	; 30
    252e:	90 e0       	ldi	r25, 0x00	; 0
    2530:	8e 1b       	sub	r24, r30
    2532:	9f 0b       	sbc	r25, r31
    2534:	9c 83       	std	Y+4, r25	; 0x04
    2536:	8b 83       	std	Y+3, r24	; 0x03
    2538:	12 c0       	rjmp	.+36     	; 0x255e <__floatunsisf+0xe0>
    253a:	30 97       	sbiw	r30, 0x00	; 0
    253c:	81 f0       	breq	.+32     	; 0x255e <__floatunsisf+0xe0>
    253e:	0e 2e       	mov	r0, r30
    2540:	04 c0       	rjmp	.+8      	; 0x254a <__floatunsisf+0xcc>
    2542:	ee 0c       	add	r14, r14
    2544:	ff 1c       	adc	r15, r15
    2546:	00 1f       	adc	r16, r16
    2548:	11 1f       	adc	r17, r17
    254a:	0a 94       	dec	r0
    254c:	d2 f7       	brpl	.-12     	; 0x2542 <__floatunsisf+0xc4>
    254e:	ed 82       	std	Y+5, r14	; 0x05
    2550:	fe 82       	std	Y+6, r15	; 0x06
    2552:	0f 83       	std	Y+7, r16	; 0x07
    2554:	18 87       	std	Y+8, r17	; 0x08
    2556:	ce 1a       	sub	r12, r30
    2558:	df 0a       	sbc	r13, r31
    255a:	dc 82       	std	Y+4, r13	; 0x04
    255c:	cb 82       	std	Y+3, r12	; 0x03
    255e:	1a 82       	std	Y+2, r1	; 0x02
    2560:	ce 01       	movw	r24, r28
    2562:	01 96       	adiw	r24, 0x01	; 1
    2564:	0e 94 07 13 	call	0x260e	; 0x260e <__pack_f>
    2568:	28 96       	adiw	r28, 0x08	; 8
    256a:	ea e0       	ldi	r30, 0x0A	; 10
    256c:	0c 94 60 15 	jmp	0x2ac0	; 0x2ac0 <__epilogue_restores__+0x10>

00002570 <__clzsi2>:
    2570:	ef 92       	push	r14
    2572:	ff 92       	push	r15
    2574:	0f 93       	push	r16
    2576:	1f 93       	push	r17
    2578:	7b 01       	movw	r14, r22
    257a:	8c 01       	movw	r16, r24
    257c:	80 e0       	ldi	r24, 0x00	; 0
    257e:	e8 16       	cp	r14, r24
    2580:	80 e0       	ldi	r24, 0x00	; 0
    2582:	f8 06       	cpc	r15, r24
    2584:	81 e0       	ldi	r24, 0x01	; 1
    2586:	08 07       	cpc	r16, r24
    2588:	80 e0       	ldi	r24, 0x00	; 0
    258a:	18 07       	cpc	r17, r24
    258c:	88 f4       	brcc	.+34     	; 0x25b0 <__clzsi2+0x40>
    258e:	8f ef       	ldi	r24, 0xFF	; 255
    2590:	e8 16       	cp	r14, r24
    2592:	f1 04       	cpc	r15, r1
    2594:	01 05       	cpc	r16, r1
    2596:	11 05       	cpc	r17, r1
    2598:	31 f0       	breq	.+12     	; 0x25a6 <__clzsi2+0x36>
    259a:	28 f0       	brcs	.+10     	; 0x25a6 <__clzsi2+0x36>
    259c:	88 e0       	ldi	r24, 0x08	; 8
    259e:	90 e0       	ldi	r25, 0x00	; 0
    25a0:	a0 e0       	ldi	r26, 0x00	; 0
    25a2:	b0 e0       	ldi	r27, 0x00	; 0
    25a4:	17 c0       	rjmp	.+46     	; 0x25d4 <__clzsi2+0x64>
    25a6:	80 e0       	ldi	r24, 0x00	; 0
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	a0 e0       	ldi	r26, 0x00	; 0
    25ac:	b0 e0       	ldi	r27, 0x00	; 0
    25ae:	12 c0       	rjmp	.+36     	; 0x25d4 <__clzsi2+0x64>
    25b0:	80 e0       	ldi	r24, 0x00	; 0
    25b2:	e8 16       	cp	r14, r24
    25b4:	80 e0       	ldi	r24, 0x00	; 0
    25b6:	f8 06       	cpc	r15, r24
    25b8:	80 e0       	ldi	r24, 0x00	; 0
    25ba:	08 07       	cpc	r16, r24
    25bc:	81 e0       	ldi	r24, 0x01	; 1
    25be:	18 07       	cpc	r17, r24
    25c0:	28 f0       	brcs	.+10     	; 0x25cc <__clzsi2+0x5c>
    25c2:	88 e1       	ldi	r24, 0x18	; 24
    25c4:	90 e0       	ldi	r25, 0x00	; 0
    25c6:	a0 e0       	ldi	r26, 0x00	; 0
    25c8:	b0 e0       	ldi	r27, 0x00	; 0
    25ca:	04 c0       	rjmp	.+8      	; 0x25d4 <__clzsi2+0x64>
    25cc:	80 e1       	ldi	r24, 0x10	; 16
    25ce:	90 e0       	ldi	r25, 0x00	; 0
    25d0:	a0 e0       	ldi	r26, 0x00	; 0
    25d2:	b0 e0       	ldi	r27, 0x00	; 0
    25d4:	20 e2       	ldi	r18, 0x20	; 32
    25d6:	30 e0       	ldi	r19, 0x00	; 0
    25d8:	40 e0       	ldi	r20, 0x00	; 0
    25da:	50 e0       	ldi	r21, 0x00	; 0
    25dc:	28 1b       	sub	r18, r24
    25de:	39 0b       	sbc	r19, r25
    25e0:	4a 0b       	sbc	r20, r26
    25e2:	5b 0b       	sbc	r21, r27
    25e4:	04 c0       	rjmp	.+8      	; 0x25ee <__clzsi2+0x7e>
    25e6:	16 95       	lsr	r17
    25e8:	07 95       	ror	r16
    25ea:	f7 94       	ror	r15
    25ec:	e7 94       	ror	r14
    25ee:	8a 95       	dec	r24
    25f0:	d2 f7       	brpl	.-12     	; 0x25e6 <__clzsi2+0x76>
    25f2:	f7 01       	movw	r30, r14
    25f4:	e1 5e       	subi	r30, 0xE1	; 225
    25f6:	fe 4f       	sbci	r31, 0xFE	; 254
    25f8:	80 81       	ld	r24, Z
    25fa:	28 1b       	sub	r18, r24
    25fc:	31 09       	sbc	r19, r1
    25fe:	41 09       	sbc	r20, r1
    2600:	51 09       	sbc	r21, r1
    2602:	c9 01       	movw	r24, r18
    2604:	1f 91       	pop	r17
    2606:	0f 91       	pop	r16
    2608:	ff 90       	pop	r15
    260a:	ef 90       	pop	r14
    260c:	08 95       	ret

0000260e <__pack_f>:
    260e:	df 92       	push	r13
    2610:	ef 92       	push	r14
    2612:	ff 92       	push	r15
    2614:	0f 93       	push	r16
    2616:	1f 93       	push	r17
    2618:	fc 01       	movw	r30, r24
    261a:	e4 80       	ldd	r14, Z+4	; 0x04
    261c:	f5 80       	ldd	r15, Z+5	; 0x05
    261e:	06 81       	ldd	r16, Z+6	; 0x06
    2620:	17 81       	ldd	r17, Z+7	; 0x07
    2622:	d1 80       	ldd	r13, Z+1	; 0x01
    2624:	80 81       	ld	r24, Z
    2626:	82 30       	cpi	r24, 0x02	; 2
    2628:	48 f4       	brcc	.+18     	; 0x263c <__pack_f+0x2e>
    262a:	80 e0       	ldi	r24, 0x00	; 0
    262c:	90 e0       	ldi	r25, 0x00	; 0
    262e:	a0 e1       	ldi	r26, 0x10	; 16
    2630:	b0 e0       	ldi	r27, 0x00	; 0
    2632:	e8 2a       	or	r14, r24
    2634:	f9 2a       	or	r15, r25
    2636:	0a 2b       	or	r16, r26
    2638:	1b 2b       	or	r17, r27
    263a:	a5 c0       	rjmp	.+330    	; 0x2786 <__pack_f+0x178>
    263c:	84 30       	cpi	r24, 0x04	; 4
    263e:	09 f4       	brne	.+2      	; 0x2642 <__pack_f+0x34>
    2640:	9f c0       	rjmp	.+318    	; 0x2780 <__pack_f+0x172>
    2642:	82 30       	cpi	r24, 0x02	; 2
    2644:	21 f4       	brne	.+8      	; 0x264e <__pack_f+0x40>
    2646:	ee 24       	eor	r14, r14
    2648:	ff 24       	eor	r15, r15
    264a:	87 01       	movw	r16, r14
    264c:	05 c0       	rjmp	.+10     	; 0x2658 <__pack_f+0x4a>
    264e:	e1 14       	cp	r14, r1
    2650:	f1 04       	cpc	r15, r1
    2652:	01 05       	cpc	r16, r1
    2654:	11 05       	cpc	r17, r1
    2656:	19 f4       	brne	.+6      	; 0x265e <__pack_f+0x50>
    2658:	e0 e0       	ldi	r30, 0x00	; 0
    265a:	f0 e0       	ldi	r31, 0x00	; 0
    265c:	96 c0       	rjmp	.+300    	; 0x278a <__pack_f+0x17c>
    265e:	62 81       	ldd	r22, Z+2	; 0x02
    2660:	73 81       	ldd	r23, Z+3	; 0x03
    2662:	9f ef       	ldi	r25, 0xFF	; 255
    2664:	62 38       	cpi	r22, 0x82	; 130
    2666:	79 07       	cpc	r23, r25
    2668:	0c f0       	brlt	.+2      	; 0x266c <__pack_f+0x5e>
    266a:	5b c0       	rjmp	.+182    	; 0x2722 <__pack_f+0x114>
    266c:	22 e8       	ldi	r18, 0x82	; 130
    266e:	3f ef       	ldi	r19, 0xFF	; 255
    2670:	26 1b       	sub	r18, r22
    2672:	37 0b       	sbc	r19, r23
    2674:	2a 31       	cpi	r18, 0x1A	; 26
    2676:	31 05       	cpc	r19, r1
    2678:	2c f0       	brlt	.+10     	; 0x2684 <__pack_f+0x76>
    267a:	20 e0       	ldi	r18, 0x00	; 0
    267c:	30 e0       	ldi	r19, 0x00	; 0
    267e:	40 e0       	ldi	r20, 0x00	; 0
    2680:	50 e0       	ldi	r21, 0x00	; 0
    2682:	2a c0       	rjmp	.+84     	; 0x26d8 <__pack_f+0xca>
    2684:	b8 01       	movw	r22, r16
    2686:	a7 01       	movw	r20, r14
    2688:	02 2e       	mov	r0, r18
    268a:	04 c0       	rjmp	.+8      	; 0x2694 <__pack_f+0x86>
    268c:	76 95       	lsr	r23
    268e:	67 95       	ror	r22
    2690:	57 95       	ror	r21
    2692:	47 95       	ror	r20
    2694:	0a 94       	dec	r0
    2696:	d2 f7       	brpl	.-12     	; 0x268c <__pack_f+0x7e>
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	90 e0       	ldi	r25, 0x00	; 0
    269c:	a0 e0       	ldi	r26, 0x00	; 0
    269e:	b0 e0       	ldi	r27, 0x00	; 0
    26a0:	04 c0       	rjmp	.+8      	; 0x26aa <__pack_f+0x9c>
    26a2:	88 0f       	add	r24, r24
    26a4:	99 1f       	adc	r25, r25
    26a6:	aa 1f       	adc	r26, r26
    26a8:	bb 1f       	adc	r27, r27
    26aa:	2a 95       	dec	r18
    26ac:	d2 f7       	brpl	.-12     	; 0x26a2 <__pack_f+0x94>
    26ae:	01 97       	sbiw	r24, 0x01	; 1
    26b0:	a1 09       	sbc	r26, r1
    26b2:	b1 09       	sbc	r27, r1
    26b4:	8e 21       	and	r24, r14
    26b6:	9f 21       	and	r25, r15
    26b8:	a0 23       	and	r26, r16
    26ba:	b1 23       	and	r27, r17
    26bc:	00 97       	sbiw	r24, 0x00	; 0
    26be:	a1 05       	cpc	r26, r1
    26c0:	b1 05       	cpc	r27, r1
    26c2:	21 f0       	breq	.+8      	; 0x26cc <__pack_f+0xbe>
    26c4:	81 e0       	ldi	r24, 0x01	; 1
    26c6:	90 e0       	ldi	r25, 0x00	; 0
    26c8:	a0 e0       	ldi	r26, 0x00	; 0
    26ca:	b0 e0       	ldi	r27, 0x00	; 0
    26cc:	9a 01       	movw	r18, r20
    26ce:	ab 01       	movw	r20, r22
    26d0:	28 2b       	or	r18, r24
    26d2:	39 2b       	or	r19, r25
    26d4:	4a 2b       	or	r20, r26
    26d6:	5b 2b       	or	r21, r27
    26d8:	da 01       	movw	r26, r20
    26da:	c9 01       	movw	r24, r18
    26dc:	8f 77       	andi	r24, 0x7F	; 127
    26de:	90 70       	andi	r25, 0x00	; 0
    26e0:	a0 70       	andi	r26, 0x00	; 0
    26e2:	b0 70       	andi	r27, 0x00	; 0
    26e4:	80 34       	cpi	r24, 0x40	; 64
    26e6:	91 05       	cpc	r25, r1
    26e8:	a1 05       	cpc	r26, r1
    26ea:	b1 05       	cpc	r27, r1
    26ec:	39 f4       	brne	.+14     	; 0x26fc <__pack_f+0xee>
    26ee:	27 ff       	sbrs	r18, 7
    26f0:	09 c0       	rjmp	.+18     	; 0x2704 <__pack_f+0xf6>
    26f2:	20 5c       	subi	r18, 0xC0	; 192
    26f4:	3f 4f       	sbci	r19, 0xFF	; 255
    26f6:	4f 4f       	sbci	r20, 0xFF	; 255
    26f8:	5f 4f       	sbci	r21, 0xFF	; 255
    26fa:	04 c0       	rjmp	.+8      	; 0x2704 <__pack_f+0xf6>
    26fc:	21 5c       	subi	r18, 0xC1	; 193
    26fe:	3f 4f       	sbci	r19, 0xFF	; 255
    2700:	4f 4f       	sbci	r20, 0xFF	; 255
    2702:	5f 4f       	sbci	r21, 0xFF	; 255
    2704:	e0 e0       	ldi	r30, 0x00	; 0
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	20 30       	cpi	r18, 0x00	; 0
    270a:	a0 e0       	ldi	r26, 0x00	; 0
    270c:	3a 07       	cpc	r19, r26
    270e:	a0 e0       	ldi	r26, 0x00	; 0
    2710:	4a 07       	cpc	r20, r26
    2712:	a0 e4       	ldi	r26, 0x40	; 64
    2714:	5a 07       	cpc	r21, r26
    2716:	10 f0       	brcs	.+4      	; 0x271c <__pack_f+0x10e>
    2718:	e1 e0       	ldi	r30, 0x01	; 1
    271a:	f0 e0       	ldi	r31, 0x00	; 0
    271c:	79 01       	movw	r14, r18
    271e:	8a 01       	movw	r16, r20
    2720:	27 c0       	rjmp	.+78     	; 0x2770 <__pack_f+0x162>
    2722:	60 38       	cpi	r22, 0x80	; 128
    2724:	71 05       	cpc	r23, r1
    2726:	64 f5       	brge	.+88     	; 0x2780 <__pack_f+0x172>
    2728:	fb 01       	movw	r30, r22
    272a:	e1 58       	subi	r30, 0x81	; 129
    272c:	ff 4f       	sbci	r31, 0xFF	; 255
    272e:	d8 01       	movw	r26, r16
    2730:	c7 01       	movw	r24, r14
    2732:	8f 77       	andi	r24, 0x7F	; 127
    2734:	90 70       	andi	r25, 0x00	; 0
    2736:	a0 70       	andi	r26, 0x00	; 0
    2738:	b0 70       	andi	r27, 0x00	; 0
    273a:	80 34       	cpi	r24, 0x40	; 64
    273c:	91 05       	cpc	r25, r1
    273e:	a1 05       	cpc	r26, r1
    2740:	b1 05       	cpc	r27, r1
    2742:	39 f4       	brne	.+14     	; 0x2752 <__pack_f+0x144>
    2744:	e7 fe       	sbrs	r14, 7
    2746:	0d c0       	rjmp	.+26     	; 0x2762 <__pack_f+0x154>
    2748:	80 e4       	ldi	r24, 0x40	; 64
    274a:	90 e0       	ldi	r25, 0x00	; 0
    274c:	a0 e0       	ldi	r26, 0x00	; 0
    274e:	b0 e0       	ldi	r27, 0x00	; 0
    2750:	04 c0       	rjmp	.+8      	; 0x275a <__pack_f+0x14c>
    2752:	8f e3       	ldi	r24, 0x3F	; 63
    2754:	90 e0       	ldi	r25, 0x00	; 0
    2756:	a0 e0       	ldi	r26, 0x00	; 0
    2758:	b0 e0       	ldi	r27, 0x00	; 0
    275a:	e8 0e       	add	r14, r24
    275c:	f9 1e       	adc	r15, r25
    275e:	0a 1f       	adc	r16, r26
    2760:	1b 1f       	adc	r17, r27
    2762:	17 ff       	sbrs	r17, 7
    2764:	05 c0       	rjmp	.+10     	; 0x2770 <__pack_f+0x162>
    2766:	16 95       	lsr	r17
    2768:	07 95       	ror	r16
    276a:	f7 94       	ror	r15
    276c:	e7 94       	ror	r14
    276e:	31 96       	adiw	r30, 0x01	; 1
    2770:	87 e0       	ldi	r24, 0x07	; 7
    2772:	16 95       	lsr	r17
    2774:	07 95       	ror	r16
    2776:	f7 94       	ror	r15
    2778:	e7 94       	ror	r14
    277a:	8a 95       	dec	r24
    277c:	d1 f7       	brne	.-12     	; 0x2772 <__pack_f+0x164>
    277e:	05 c0       	rjmp	.+10     	; 0x278a <__pack_f+0x17c>
    2780:	ee 24       	eor	r14, r14
    2782:	ff 24       	eor	r15, r15
    2784:	87 01       	movw	r16, r14
    2786:	ef ef       	ldi	r30, 0xFF	; 255
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	6e 2f       	mov	r22, r30
    278c:	67 95       	ror	r22
    278e:	66 27       	eor	r22, r22
    2790:	67 95       	ror	r22
    2792:	90 2f       	mov	r25, r16
    2794:	9f 77       	andi	r25, 0x7F	; 127
    2796:	d7 94       	ror	r13
    2798:	dd 24       	eor	r13, r13
    279a:	d7 94       	ror	r13
    279c:	8e 2f       	mov	r24, r30
    279e:	86 95       	lsr	r24
    27a0:	49 2f       	mov	r20, r25
    27a2:	46 2b       	or	r20, r22
    27a4:	58 2f       	mov	r21, r24
    27a6:	5d 29       	or	r21, r13
    27a8:	b7 01       	movw	r22, r14
    27aa:	ca 01       	movw	r24, r20
    27ac:	1f 91       	pop	r17
    27ae:	0f 91       	pop	r16
    27b0:	ff 90       	pop	r15
    27b2:	ef 90       	pop	r14
    27b4:	df 90       	pop	r13
    27b6:	08 95       	ret

000027b8 <__unpack_f>:
    27b8:	fc 01       	movw	r30, r24
    27ba:	db 01       	movw	r26, r22
    27bc:	40 81       	ld	r20, Z
    27be:	51 81       	ldd	r21, Z+1	; 0x01
    27c0:	22 81       	ldd	r18, Z+2	; 0x02
    27c2:	62 2f       	mov	r22, r18
    27c4:	6f 77       	andi	r22, 0x7F	; 127
    27c6:	70 e0       	ldi	r23, 0x00	; 0
    27c8:	22 1f       	adc	r18, r18
    27ca:	22 27       	eor	r18, r18
    27cc:	22 1f       	adc	r18, r18
    27ce:	93 81       	ldd	r25, Z+3	; 0x03
    27d0:	89 2f       	mov	r24, r25
    27d2:	88 0f       	add	r24, r24
    27d4:	82 2b       	or	r24, r18
    27d6:	28 2f       	mov	r18, r24
    27d8:	30 e0       	ldi	r19, 0x00	; 0
    27da:	99 1f       	adc	r25, r25
    27dc:	99 27       	eor	r25, r25
    27de:	99 1f       	adc	r25, r25
    27e0:	11 96       	adiw	r26, 0x01	; 1
    27e2:	9c 93       	st	X, r25
    27e4:	11 97       	sbiw	r26, 0x01	; 1
    27e6:	21 15       	cp	r18, r1
    27e8:	31 05       	cpc	r19, r1
    27ea:	a9 f5       	brne	.+106    	; 0x2856 <__unpack_f+0x9e>
    27ec:	41 15       	cp	r20, r1
    27ee:	51 05       	cpc	r21, r1
    27f0:	61 05       	cpc	r22, r1
    27f2:	71 05       	cpc	r23, r1
    27f4:	11 f4       	brne	.+4      	; 0x27fa <__unpack_f+0x42>
    27f6:	82 e0       	ldi	r24, 0x02	; 2
    27f8:	37 c0       	rjmp	.+110    	; 0x2868 <__unpack_f+0xb0>
    27fa:	82 e8       	ldi	r24, 0x82	; 130
    27fc:	9f ef       	ldi	r25, 0xFF	; 255
    27fe:	13 96       	adiw	r26, 0x03	; 3
    2800:	9c 93       	st	X, r25
    2802:	8e 93       	st	-X, r24
    2804:	12 97       	sbiw	r26, 0x02	; 2
    2806:	9a 01       	movw	r18, r20
    2808:	ab 01       	movw	r20, r22
    280a:	67 e0       	ldi	r22, 0x07	; 7
    280c:	22 0f       	add	r18, r18
    280e:	33 1f       	adc	r19, r19
    2810:	44 1f       	adc	r20, r20
    2812:	55 1f       	adc	r21, r21
    2814:	6a 95       	dec	r22
    2816:	d1 f7       	brne	.-12     	; 0x280c <__unpack_f+0x54>
    2818:	83 e0       	ldi	r24, 0x03	; 3
    281a:	8c 93       	st	X, r24
    281c:	0d c0       	rjmp	.+26     	; 0x2838 <__unpack_f+0x80>
    281e:	22 0f       	add	r18, r18
    2820:	33 1f       	adc	r19, r19
    2822:	44 1f       	adc	r20, r20
    2824:	55 1f       	adc	r21, r21
    2826:	12 96       	adiw	r26, 0x02	; 2
    2828:	8d 91       	ld	r24, X+
    282a:	9c 91       	ld	r25, X
    282c:	13 97       	sbiw	r26, 0x03	; 3
    282e:	01 97       	sbiw	r24, 0x01	; 1
    2830:	13 96       	adiw	r26, 0x03	; 3
    2832:	9c 93       	st	X, r25
    2834:	8e 93       	st	-X, r24
    2836:	12 97       	sbiw	r26, 0x02	; 2
    2838:	20 30       	cpi	r18, 0x00	; 0
    283a:	80 e0       	ldi	r24, 0x00	; 0
    283c:	38 07       	cpc	r19, r24
    283e:	80 e0       	ldi	r24, 0x00	; 0
    2840:	48 07       	cpc	r20, r24
    2842:	80 e4       	ldi	r24, 0x40	; 64
    2844:	58 07       	cpc	r21, r24
    2846:	58 f3       	brcs	.-42     	; 0x281e <__unpack_f+0x66>
    2848:	14 96       	adiw	r26, 0x04	; 4
    284a:	2d 93       	st	X+, r18
    284c:	3d 93       	st	X+, r19
    284e:	4d 93       	st	X+, r20
    2850:	5c 93       	st	X, r21
    2852:	17 97       	sbiw	r26, 0x07	; 7
    2854:	08 95       	ret
    2856:	2f 3f       	cpi	r18, 0xFF	; 255
    2858:	31 05       	cpc	r19, r1
    285a:	79 f4       	brne	.+30     	; 0x287a <__unpack_f+0xc2>
    285c:	41 15       	cp	r20, r1
    285e:	51 05       	cpc	r21, r1
    2860:	61 05       	cpc	r22, r1
    2862:	71 05       	cpc	r23, r1
    2864:	19 f4       	brne	.+6      	; 0x286c <__unpack_f+0xb4>
    2866:	84 e0       	ldi	r24, 0x04	; 4
    2868:	8c 93       	st	X, r24
    286a:	08 95       	ret
    286c:	64 ff       	sbrs	r22, 4
    286e:	03 c0       	rjmp	.+6      	; 0x2876 <__unpack_f+0xbe>
    2870:	81 e0       	ldi	r24, 0x01	; 1
    2872:	8c 93       	st	X, r24
    2874:	12 c0       	rjmp	.+36     	; 0x289a <__unpack_f+0xe2>
    2876:	1c 92       	st	X, r1
    2878:	10 c0       	rjmp	.+32     	; 0x289a <__unpack_f+0xe2>
    287a:	2f 57       	subi	r18, 0x7F	; 127
    287c:	30 40       	sbci	r19, 0x00	; 0
    287e:	13 96       	adiw	r26, 0x03	; 3
    2880:	3c 93       	st	X, r19
    2882:	2e 93       	st	-X, r18
    2884:	12 97       	sbiw	r26, 0x02	; 2
    2886:	83 e0       	ldi	r24, 0x03	; 3
    2888:	8c 93       	st	X, r24
    288a:	87 e0       	ldi	r24, 0x07	; 7
    288c:	44 0f       	add	r20, r20
    288e:	55 1f       	adc	r21, r21
    2890:	66 1f       	adc	r22, r22
    2892:	77 1f       	adc	r23, r23
    2894:	8a 95       	dec	r24
    2896:	d1 f7       	brne	.-12     	; 0x288c <__unpack_f+0xd4>
    2898:	70 64       	ori	r23, 0x40	; 64
    289a:	14 96       	adiw	r26, 0x04	; 4
    289c:	4d 93       	st	X+, r20
    289e:	5d 93       	st	X+, r21
    28a0:	6d 93       	st	X+, r22
    28a2:	7c 93       	st	X, r23
    28a4:	17 97       	sbiw	r26, 0x07	; 7
    28a6:	08 95       	ret

000028a8 <__fpcmp_parts_f>:
    28a8:	1f 93       	push	r17
    28aa:	dc 01       	movw	r26, r24
    28ac:	fb 01       	movw	r30, r22
    28ae:	9c 91       	ld	r25, X
    28b0:	92 30       	cpi	r25, 0x02	; 2
    28b2:	08 f4       	brcc	.+2      	; 0x28b6 <__fpcmp_parts_f+0xe>
    28b4:	47 c0       	rjmp	.+142    	; 0x2944 <__fpcmp_parts_f+0x9c>
    28b6:	80 81       	ld	r24, Z
    28b8:	82 30       	cpi	r24, 0x02	; 2
    28ba:	08 f4       	brcc	.+2      	; 0x28be <__fpcmp_parts_f+0x16>
    28bc:	43 c0       	rjmp	.+134    	; 0x2944 <__fpcmp_parts_f+0x9c>
    28be:	94 30       	cpi	r25, 0x04	; 4
    28c0:	51 f4       	brne	.+20     	; 0x28d6 <__fpcmp_parts_f+0x2e>
    28c2:	11 96       	adiw	r26, 0x01	; 1
    28c4:	1c 91       	ld	r17, X
    28c6:	84 30       	cpi	r24, 0x04	; 4
    28c8:	99 f5       	brne	.+102    	; 0x2930 <__fpcmp_parts_f+0x88>
    28ca:	81 81       	ldd	r24, Z+1	; 0x01
    28cc:	68 2f       	mov	r22, r24
    28ce:	70 e0       	ldi	r23, 0x00	; 0
    28d0:	61 1b       	sub	r22, r17
    28d2:	71 09       	sbc	r23, r1
    28d4:	3f c0       	rjmp	.+126    	; 0x2954 <__fpcmp_parts_f+0xac>
    28d6:	84 30       	cpi	r24, 0x04	; 4
    28d8:	21 f0       	breq	.+8      	; 0x28e2 <__fpcmp_parts_f+0x3a>
    28da:	92 30       	cpi	r25, 0x02	; 2
    28dc:	31 f4       	brne	.+12     	; 0x28ea <__fpcmp_parts_f+0x42>
    28de:	82 30       	cpi	r24, 0x02	; 2
    28e0:	b9 f1       	breq	.+110    	; 0x2950 <__fpcmp_parts_f+0xa8>
    28e2:	81 81       	ldd	r24, Z+1	; 0x01
    28e4:	88 23       	and	r24, r24
    28e6:	89 f1       	breq	.+98     	; 0x294a <__fpcmp_parts_f+0xa2>
    28e8:	2d c0       	rjmp	.+90     	; 0x2944 <__fpcmp_parts_f+0x9c>
    28ea:	11 96       	adiw	r26, 0x01	; 1
    28ec:	1c 91       	ld	r17, X
    28ee:	11 97       	sbiw	r26, 0x01	; 1
    28f0:	82 30       	cpi	r24, 0x02	; 2
    28f2:	f1 f0       	breq	.+60     	; 0x2930 <__fpcmp_parts_f+0x88>
    28f4:	81 81       	ldd	r24, Z+1	; 0x01
    28f6:	18 17       	cp	r17, r24
    28f8:	d9 f4       	brne	.+54     	; 0x2930 <__fpcmp_parts_f+0x88>
    28fa:	12 96       	adiw	r26, 0x02	; 2
    28fc:	2d 91       	ld	r18, X+
    28fe:	3c 91       	ld	r19, X
    2900:	13 97       	sbiw	r26, 0x03	; 3
    2902:	82 81       	ldd	r24, Z+2	; 0x02
    2904:	93 81       	ldd	r25, Z+3	; 0x03
    2906:	82 17       	cp	r24, r18
    2908:	93 07       	cpc	r25, r19
    290a:	94 f0       	brlt	.+36     	; 0x2930 <__fpcmp_parts_f+0x88>
    290c:	28 17       	cp	r18, r24
    290e:	39 07       	cpc	r19, r25
    2910:	bc f0       	brlt	.+46     	; 0x2940 <__fpcmp_parts_f+0x98>
    2912:	14 96       	adiw	r26, 0x04	; 4
    2914:	8d 91       	ld	r24, X+
    2916:	9d 91       	ld	r25, X+
    2918:	0d 90       	ld	r0, X+
    291a:	bc 91       	ld	r27, X
    291c:	a0 2d       	mov	r26, r0
    291e:	24 81       	ldd	r18, Z+4	; 0x04
    2920:	35 81       	ldd	r19, Z+5	; 0x05
    2922:	46 81       	ldd	r20, Z+6	; 0x06
    2924:	57 81       	ldd	r21, Z+7	; 0x07
    2926:	28 17       	cp	r18, r24
    2928:	39 07       	cpc	r19, r25
    292a:	4a 07       	cpc	r20, r26
    292c:	5b 07       	cpc	r21, r27
    292e:	18 f4       	brcc	.+6      	; 0x2936 <__fpcmp_parts_f+0x8e>
    2930:	11 23       	and	r17, r17
    2932:	41 f0       	breq	.+16     	; 0x2944 <__fpcmp_parts_f+0x9c>
    2934:	0a c0       	rjmp	.+20     	; 0x294a <__fpcmp_parts_f+0xa2>
    2936:	82 17       	cp	r24, r18
    2938:	93 07       	cpc	r25, r19
    293a:	a4 07       	cpc	r26, r20
    293c:	b5 07       	cpc	r27, r21
    293e:	40 f4       	brcc	.+16     	; 0x2950 <__fpcmp_parts_f+0xa8>
    2940:	11 23       	and	r17, r17
    2942:	19 f0       	breq	.+6      	; 0x294a <__fpcmp_parts_f+0xa2>
    2944:	61 e0       	ldi	r22, 0x01	; 1
    2946:	70 e0       	ldi	r23, 0x00	; 0
    2948:	05 c0       	rjmp	.+10     	; 0x2954 <__fpcmp_parts_f+0xac>
    294a:	6f ef       	ldi	r22, 0xFF	; 255
    294c:	7f ef       	ldi	r23, 0xFF	; 255
    294e:	02 c0       	rjmp	.+4      	; 0x2954 <__fpcmp_parts_f+0xac>
    2950:	60 e0       	ldi	r22, 0x00	; 0
    2952:	70 e0       	ldi	r23, 0x00	; 0
    2954:	cb 01       	movw	r24, r22
    2956:	1f 91       	pop	r17
    2958:	08 95       	ret

0000295a <__mulsi3>:
    295a:	62 9f       	mul	r22, r18
    295c:	d0 01       	movw	r26, r0
    295e:	73 9f       	mul	r23, r19
    2960:	f0 01       	movw	r30, r0
    2962:	82 9f       	mul	r24, r18
    2964:	e0 0d       	add	r30, r0
    2966:	f1 1d       	adc	r31, r1
    2968:	64 9f       	mul	r22, r20
    296a:	e0 0d       	add	r30, r0
    296c:	f1 1d       	adc	r31, r1
    296e:	92 9f       	mul	r25, r18
    2970:	f0 0d       	add	r31, r0
    2972:	83 9f       	mul	r24, r19
    2974:	f0 0d       	add	r31, r0
    2976:	74 9f       	mul	r23, r20
    2978:	f0 0d       	add	r31, r0
    297a:	65 9f       	mul	r22, r21
    297c:	f0 0d       	add	r31, r0
    297e:	99 27       	eor	r25, r25
    2980:	72 9f       	mul	r23, r18
    2982:	b0 0d       	add	r27, r0
    2984:	e1 1d       	adc	r30, r1
    2986:	f9 1f       	adc	r31, r25
    2988:	63 9f       	mul	r22, r19
    298a:	b0 0d       	add	r27, r0
    298c:	e1 1d       	adc	r30, r1
    298e:	f9 1f       	adc	r31, r25
    2990:	bd 01       	movw	r22, r26
    2992:	cf 01       	movw	r24, r30
    2994:	11 24       	eor	r1, r1
    2996:	08 95       	ret

00002998 <__udivmodqi4>:
    2998:	99 1b       	sub	r25, r25
    299a:	79 e0       	ldi	r23, 0x09	; 9
    299c:	04 c0       	rjmp	.+8      	; 0x29a6 <__udivmodqi4_ep>

0000299e <__udivmodqi4_loop>:
    299e:	99 1f       	adc	r25, r25
    29a0:	96 17       	cp	r25, r22
    29a2:	08 f0       	brcs	.+2      	; 0x29a6 <__udivmodqi4_ep>
    29a4:	96 1b       	sub	r25, r22

000029a6 <__udivmodqi4_ep>:
    29a6:	88 1f       	adc	r24, r24
    29a8:	7a 95       	dec	r23
    29aa:	c9 f7       	brne	.-14     	; 0x299e <__udivmodqi4_loop>
    29ac:	80 95       	com	r24
    29ae:	08 95       	ret

000029b0 <__udivmodhi4>:
    29b0:	aa 1b       	sub	r26, r26
    29b2:	bb 1b       	sub	r27, r27
    29b4:	51 e1       	ldi	r21, 0x11	; 17
    29b6:	07 c0       	rjmp	.+14     	; 0x29c6 <__udivmodhi4_ep>

000029b8 <__udivmodhi4_loop>:
    29b8:	aa 1f       	adc	r26, r26
    29ba:	bb 1f       	adc	r27, r27
    29bc:	a6 17       	cp	r26, r22
    29be:	b7 07       	cpc	r27, r23
    29c0:	10 f0       	brcs	.+4      	; 0x29c6 <__udivmodhi4_ep>
    29c2:	a6 1b       	sub	r26, r22
    29c4:	b7 0b       	sbc	r27, r23

000029c6 <__udivmodhi4_ep>:
    29c6:	88 1f       	adc	r24, r24
    29c8:	99 1f       	adc	r25, r25
    29ca:	5a 95       	dec	r21
    29cc:	a9 f7       	brne	.-22     	; 0x29b8 <__udivmodhi4_loop>
    29ce:	80 95       	com	r24
    29d0:	90 95       	com	r25
    29d2:	bc 01       	movw	r22, r24
    29d4:	cd 01       	movw	r24, r26
    29d6:	08 95       	ret

000029d8 <__divmodhi4>:
    29d8:	97 fb       	bst	r25, 7
    29da:	09 2e       	mov	r0, r25
    29dc:	07 26       	eor	r0, r23
    29de:	0a d0       	rcall	.+20     	; 0x29f4 <__divmodhi4_neg1>
    29e0:	77 fd       	sbrc	r23, 7
    29e2:	04 d0       	rcall	.+8      	; 0x29ec <__divmodhi4_neg2>
    29e4:	e5 df       	rcall	.-54     	; 0x29b0 <__udivmodhi4>
    29e6:	06 d0       	rcall	.+12     	; 0x29f4 <__divmodhi4_neg1>
    29e8:	00 20       	and	r0, r0
    29ea:	1a f4       	brpl	.+6      	; 0x29f2 <__divmodhi4_exit>

000029ec <__divmodhi4_neg2>:
    29ec:	70 95       	com	r23
    29ee:	61 95       	neg	r22
    29f0:	7f 4f       	sbci	r23, 0xFF	; 255

000029f2 <__divmodhi4_exit>:
    29f2:	08 95       	ret

000029f4 <__divmodhi4_neg1>:
    29f4:	f6 f7       	brtc	.-4      	; 0x29f2 <__divmodhi4_exit>
    29f6:	90 95       	com	r25
    29f8:	81 95       	neg	r24
    29fa:	9f 4f       	sbci	r25, 0xFF	; 255
    29fc:	08 95       	ret

000029fe <__udivmodsi4>:
    29fe:	a1 e2       	ldi	r26, 0x21	; 33
    2a00:	1a 2e       	mov	r1, r26
    2a02:	aa 1b       	sub	r26, r26
    2a04:	bb 1b       	sub	r27, r27
    2a06:	fd 01       	movw	r30, r26
    2a08:	0d c0       	rjmp	.+26     	; 0x2a24 <__udivmodsi4_ep>

00002a0a <__udivmodsi4_loop>:
    2a0a:	aa 1f       	adc	r26, r26
    2a0c:	bb 1f       	adc	r27, r27
    2a0e:	ee 1f       	adc	r30, r30
    2a10:	ff 1f       	adc	r31, r31
    2a12:	a2 17       	cp	r26, r18
    2a14:	b3 07       	cpc	r27, r19
    2a16:	e4 07       	cpc	r30, r20
    2a18:	f5 07       	cpc	r31, r21
    2a1a:	20 f0       	brcs	.+8      	; 0x2a24 <__udivmodsi4_ep>
    2a1c:	a2 1b       	sub	r26, r18
    2a1e:	b3 0b       	sbc	r27, r19
    2a20:	e4 0b       	sbc	r30, r20
    2a22:	f5 0b       	sbc	r31, r21

00002a24 <__udivmodsi4_ep>:
    2a24:	66 1f       	adc	r22, r22
    2a26:	77 1f       	adc	r23, r23
    2a28:	88 1f       	adc	r24, r24
    2a2a:	99 1f       	adc	r25, r25
    2a2c:	1a 94       	dec	r1
    2a2e:	69 f7       	brne	.-38     	; 0x2a0a <__udivmodsi4_loop>
    2a30:	60 95       	com	r22
    2a32:	70 95       	com	r23
    2a34:	80 95       	com	r24
    2a36:	90 95       	com	r25
    2a38:	9b 01       	movw	r18, r22
    2a3a:	ac 01       	movw	r20, r24
    2a3c:	bd 01       	movw	r22, r26
    2a3e:	cf 01       	movw	r24, r30
    2a40:	08 95       	ret

00002a42 <__divmodsi4>:
    2a42:	97 fb       	bst	r25, 7
    2a44:	09 2e       	mov	r0, r25
    2a46:	05 26       	eor	r0, r21
    2a48:	0e d0       	rcall	.+28     	; 0x2a66 <__divmodsi4_neg1>
    2a4a:	57 fd       	sbrc	r21, 7
    2a4c:	04 d0       	rcall	.+8      	; 0x2a56 <__divmodsi4_neg2>
    2a4e:	d7 df       	rcall	.-82     	; 0x29fe <__udivmodsi4>
    2a50:	0a d0       	rcall	.+20     	; 0x2a66 <__divmodsi4_neg1>
    2a52:	00 1c       	adc	r0, r0
    2a54:	38 f4       	brcc	.+14     	; 0x2a64 <__divmodsi4_exit>

00002a56 <__divmodsi4_neg2>:
    2a56:	50 95       	com	r21
    2a58:	40 95       	com	r20
    2a5a:	30 95       	com	r19
    2a5c:	21 95       	neg	r18
    2a5e:	3f 4f       	sbci	r19, 0xFF	; 255
    2a60:	4f 4f       	sbci	r20, 0xFF	; 255
    2a62:	5f 4f       	sbci	r21, 0xFF	; 255

00002a64 <__divmodsi4_exit>:
    2a64:	08 95       	ret

00002a66 <__divmodsi4_neg1>:
    2a66:	f6 f7       	brtc	.-4      	; 0x2a64 <__divmodsi4_exit>
    2a68:	90 95       	com	r25
    2a6a:	80 95       	com	r24
    2a6c:	70 95       	com	r23
    2a6e:	61 95       	neg	r22
    2a70:	7f 4f       	sbci	r23, 0xFF	; 255
    2a72:	8f 4f       	sbci	r24, 0xFF	; 255
    2a74:	9f 4f       	sbci	r25, 0xFF	; 255
    2a76:	08 95       	ret

00002a78 <__prologue_saves__>:
    2a78:	2f 92       	push	r2
    2a7a:	3f 92       	push	r3
    2a7c:	4f 92       	push	r4
    2a7e:	5f 92       	push	r5
    2a80:	6f 92       	push	r6
    2a82:	7f 92       	push	r7
    2a84:	8f 92       	push	r8
    2a86:	9f 92       	push	r9
    2a88:	af 92       	push	r10
    2a8a:	bf 92       	push	r11
    2a8c:	cf 92       	push	r12
    2a8e:	df 92       	push	r13
    2a90:	ef 92       	push	r14
    2a92:	ff 92       	push	r15
    2a94:	0f 93       	push	r16
    2a96:	1f 93       	push	r17
    2a98:	cf 93       	push	r28
    2a9a:	df 93       	push	r29
    2a9c:	cd b7       	in	r28, 0x3d	; 61
    2a9e:	de b7       	in	r29, 0x3e	; 62
    2aa0:	ca 1b       	sub	r28, r26
    2aa2:	db 0b       	sbc	r29, r27
    2aa4:	0f b6       	in	r0, 0x3f	; 63
    2aa6:	f8 94       	cli
    2aa8:	de bf       	out	0x3e, r29	; 62
    2aaa:	0f be       	out	0x3f, r0	; 63
    2aac:	cd bf       	out	0x3d, r28	; 61
    2aae:	09 94       	ijmp

00002ab0 <__epilogue_restores__>:
    2ab0:	2a 88       	ldd	r2, Y+18	; 0x12
    2ab2:	39 88       	ldd	r3, Y+17	; 0x11
    2ab4:	48 88       	ldd	r4, Y+16	; 0x10
    2ab6:	5f 84       	ldd	r5, Y+15	; 0x0f
    2ab8:	6e 84       	ldd	r6, Y+14	; 0x0e
    2aba:	7d 84       	ldd	r7, Y+13	; 0x0d
    2abc:	8c 84       	ldd	r8, Y+12	; 0x0c
    2abe:	9b 84       	ldd	r9, Y+11	; 0x0b
    2ac0:	aa 84       	ldd	r10, Y+10	; 0x0a
    2ac2:	b9 84       	ldd	r11, Y+9	; 0x09
    2ac4:	c8 84       	ldd	r12, Y+8	; 0x08
    2ac6:	df 80       	ldd	r13, Y+7	; 0x07
    2ac8:	ee 80       	ldd	r14, Y+6	; 0x06
    2aca:	fd 80       	ldd	r15, Y+5	; 0x05
    2acc:	0c 81       	ldd	r16, Y+4	; 0x04
    2ace:	1b 81       	ldd	r17, Y+3	; 0x03
    2ad0:	aa 81       	ldd	r26, Y+2	; 0x02
    2ad2:	b9 81       	ldd	r27, Y+1	; 0x01
    2ad4:	ce 0f       	add	r28, r30
    2ad6:	d1 1d       	adc	r29, r1
    2ad8:	0f b6       	in	r0, 0x3f	; 63
    2ada:	f8 94       	cli
    2adc:	de bf       	out	0x3e, r29	; 62
    2ade:	0f be       	out	0x3f, r0	; 63
    2ae0:	cd bf       	out	0x3d, r28	; 61
    2ae2:	ed 01       	movw	r28, r26
    2ae4:	08 95       	ret

00002ae6 <itoa>:
    2ae6:	fb 01       	movw	r30, r22
    2ae8:	9f 01       	movw	r18, r30
    2aea:	e8 94       	clt
    2aec:	42 30       	cpi	r20, 0x02	; 2
    2aee:	c4 f0       	brlt	.+48     	; 0x2b20 <itoa+0x3a>
    2af0:	45 32       	cpi	r20, 0x25	; 37
    2af2:	b4 f4       	brge	.+44     	; 0x2b20 <itoa+0x3a>
    2af4:	4a 30       	cpi	r20, 0x0A	; 10
    2af6:	29 f4       	brne	.+10     	; 0x2b02 <itoa+0x1c>
    2af8:	97 fb       	bst	r25, 7
    2afa:	1e f4       	brtc	.+6      	; 0x2b02 <itoa+0x1c>
    2afc:	90 95       	com	r25
    2afe:	81 95       	neg	r24
    2b00:	9f 4f       	sbci	r25, 0xFF	; 255
    2b02:	64 2f       	mov	r22, r20
    2b04:	77 27       	eor	r23, r23
    2b06:	0e 94 d8 14 	call	0x29b0	; 0x29b0 <__udivmodhi4>
    2b0a:	80 5d       	subi	r24, 0xD0	; 208
    2b0c:	8a 33       	cpi	r24, 0x3A	; 58
    2b0e:	0c f0       	brlt	.+2      	; 0x2b12 <itoa+0x2c>
    2b10:	89 5d       	subi	r24, 0xD9	; 217
    2b12:	81 93       	st	Z+, r24
    2b14:	cb 01       	movw	r24, r22
    2b16:	00 97       	sbiw	r24, 0x00	; 0
    2b18:	a1 f7       	brne	.-24     	; 0x2b02 <itoa+0x1c>
    2b1a:	16 f4       	brtc	.+4      	; 0x2b20 <itoa+0x3a>
    2b1c:	5d e2       	ldi	r21, 0x2D	; 45
    2b1e:	51 93       	st	Z+, r21
    2b20:	10 82       	st	Z, r1
    2b22:	c9 01       	movw	r24, r18
    2b24:	0c 94 94 15 	jmp	0x2b28	; 0x2b28 <strrev>

00002b28 <strrev>:
    2b28:	dc 01       	movw	r26, r24
    2b2a:	fc 01       	movw	r30, r24
    2b2c:	67 2f       	mov	r22, r23
    2b2e:	71 91       	ld	r23, Z+
    2b30:	77 23       	and	r23, r23
    2b32:	e1 f7       	brne	.-8      	; 0x2b2c <strrev+0x4>
    2b34:	32 97       	sbiw	r30, 0x02	; 2
    2b36:	04 c0       	rjmp	.+8      	; 0x2b40 <strrev+0x18>
    2b38:	7c 91       	ld	r23, X
    2b3a:	6d 93       	st	X+, r22
    2b3c:	70 83       	st	Z, r23
    2b3e:	62 91       	ld	r22, -Z
    2b40:	ae 17       	cp	r26, r30
    2b42:	bf 07       	cpc	r27, r31
    2b44:	c8 f3       	brcs	.-14     	; 0x2b38 <strrev+0x10>
    2b46:	08 95       	ret

00002b48 <_exit>:
    2b48:	f8 94       	cli

00002b4a <__stop_program>:
    2b4a:	ff cf       	rjmp	.-2      	; 0x2b4a <__stop_program>
