// Copyright 2026 Fernando Birra
// SPDX-License-Identifier: GPL-2.0-or-later
#pragma once

#include <stdint.h>
#include <stdbool.h>

/* Wall date/time in plain decimal (human-natural: month 1-12, year e.g. 2026). */
typedef struct {
    uint8_t  seconds;  // 0-59
    uint8_t  minutes;  // 0-59
    uint8_t  hours;    // 0-23
    uint8_t  day;      // 1-31
    uint8_t  weekday;  // 0-6
    uint8_t  month;    // 1-12
    uint16_t year;     // e.g. 2026
} rtc_time_t;

/* The clock behind this API is two physical devices that the module hides: an
 * external battery-backed PCF8563 (accurate reference) and the SN32's internal
 * RTC (the live 1 Hz clock the display reads), seeded from and -- with
 * RTC_AUTO_CALIBRATION -- continuously disciplined to the PCF8563. Consumers just
 * ask for the time. */

/* Bring up the clock: start I2C, enable the SN32 1 Hz counter, and take a first
 * seed from the PCF8563. Call once from keyboard_post_init_kb (thread context).
 * If the PCF isn't readable/set yet, rtc_task() keeps retrying. */
void rtc_init(void);

/* Read the current wall time. Returns false until the clock has been seeded from
 * a valid PCF8563 (caller should show an "unset" placeholder in that case). */
bool rtc_get_time(rtc_time_t *out);

/* Set the time: persist to the PCF8563 AND set the running SN32 clock (so the
 * display updates immediately). Returns false if the PCF write failed (i.e. the
 * time was applied but not persisted). Blocking I2C -- call from thread context. */
bool rtc_set_time(const rtc_time_t *t);

/* Free-running count of RTC second interrupts (~seconds since rtc_init) -- cheap,
 * no calendar conversion. For once-per-second edge detection (e.g. pacing the
 * display refresh). NOT wall time; use rtc_get_time() for that. */
uint32_t rtc_get_seconds(void);
/* Live SN32 divider period (trimmed register value). */
uint32_t rtc_get_period(void);

/* Per-housekeeping tick: retries the initial seed until it takes and runs the
 * auto-calibration pass when one is due. Cheap no-op otherwise. Call every
 * housekeeping pass from thread context. */
void rtc_task(void);

/* How many PCF8563 transactions would have collided with a live flash->LCD DMA.
 * See the bus-guard note in rtc.c: the bit-banged I2C shares port A with the
 * flash SPI1 pins, so an overlap glitches the transfer. Nonzero means the
 * hazard is real on this unit. */
uint16_t rtc_i2c_overlaps(void);

/* ---- Sub-second clock (clock-sync plan, Phase 0) ------------------------
 * A coherent snapshot of the live clock: whole seconds plus the SN32 RTC
 * prescaler count (0..period, ~30 us per cycle on this unit's ILRC). Returns
 * false -- with NO timestamp -- if a consistent snapshot could not be taken
 * (a second event pending while its ISR is starved); callers postpone. */
typedef struct {
    rtc_time_t t;              /* whole seconds, as rtc_get_time() */
    uint32_t   cnt;            /* SECCNT at the snapshot */
    uint32_t   period_active;  /* SECCNTV in force at the snapshot (period = +1 cycles) */
    uint32_t   seconds_count;  /* rtc_get_seconds() at the snapshot */
} rtc_stamp_t;
bool rtc_now(rtc_stamp_t *s);

/* Raw-HID status blocks (layouts in PLAN.md section 3.7 / hid_protocol.c).
 * page 1: the 21-byte tail shared with RTC_GET_TIME[11..31]
 * page 2: 28 bytes of counters (stale reads, I2C failures, ISR latency ...)
 * page 3: the last 14 FRMNO deltas, u16 each (Phase 0 observation ring) */
void rtc_status_fill(uint8_t page, uint8_t *out);

/* ---- Phase 1: phase-correct set + deferred PCF write ---------------------- */
#define RTC_MIN_FIRST_MS   20      /* closer than this to a boundary: label the next one */
#define RTC_SETF_FORCE_STEP 0x01   /* (Phase 2: bypass the slew decision) */
#define RTC_SETF_SKIP_PCF   0x02   /* do not queue the PCF write */
enum { RTC_SET_STEPPED = 0, RTC_SET_SLEWING = 1, RTC_SET_RETRY = 0xFE, RTC_SET_REJECT = 0xFF };

/* "At the instant this call is made, true time is t + ms." Sets the software
 * seconds and re-phases the prescaler so the next tick lands on the boundary;
 * queues the PCF write for rtc_fast_task(). Returns an RTC_SET_* status and,
 * when measurable, the offset (t+ms) - board_now in ms via *offset_before.
 * The caller validates the calendar; ms > 999 is rejected here too. */
uint8_t rtc_set_time_ms(const rtc_time_t *t, uint16_t ms, uint8_t flags, int16_t bias_ppm, int16_t *offset_before);

/* Per main-loop pass, BEFORE display_blit_pump(): performs at most one
 * queued PCF transaction, only when no LCD blit is in flight. Never blocks
 * on the LCD. */
void rtc_fast_task(void);

#ifdef WDT_TEST_HOOKS
/* Phase 0 hardware-fact tests (instrumented builds only). These DELIBERATELY
 * mutate the RTC phase / PCF registers; resync the clock afterwards.
 * op codes and reply layouts: see hid_protocol.c HC_RTCTEST. */
void rtc_test_op(uint8_t op, const uint8_t *arg, uint8_t *reply);
#endif
