Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 19 15:24:40 2019
| Host         : Casually running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -rpx top_greedy_snake_timing_summary_routed.rpx -warn_on_violation
| Design       : top_greedy_snake
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/x_pos_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U4/VGA/y_pos_reg[9]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: U4/myclk/clk_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U4/myclk/clk_tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.441        0.000                      0                  626        0.129        0.000                      0                  626        4.500        0.000                       0                   385  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.441        0.000                      0                  626        0.129        0.000                      0                  626        4.500        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.430ns (19.835%)  route 5.779ns (80.165%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.620    11.679    U3/cube_y
    SLICE_X50Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.803 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.577    12.380    U3/cube_x[0][5]_i_1_n_0
    SLICE_X49Y88         FDCE                                         r  U3/cube_x_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.438    14.805    U3/clk_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  U3/cube_x_reg[0][0]/C
                         clock pessimism              0.257    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X49Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U3/cube_x_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.430ns (19.835%)  route 5.779ns (80.165%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.620    11.679    U3/cube_y
    SLICE_X50Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.803 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.577    12.380    U3/cube_x[0][5]_i_1_n_0
    SLICE_X49Y88         FDCE                                         r  U3/cube_x_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.438    14.805    U3/clk_IBUF_BUFG
    SLICE_X49Y88         FDCE                                         r  U3/cube_x_reg[0][2]/C
                         clock pessimism              0.257    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X49Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U3/cube_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.430ns (19.835%)  route 5.779ns (80.165%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.620    11.679    U3/cube_y
    SLICE_X50Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.803 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.577    12.380    U3/cube_x[0][5]_i_1_n_0
    SLICE_X48Y88         FDCE                                         r  U3/cube_x_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.438    14.805    U3/clk_IBUF_BUFG
    SLICE_X48Y88         FDCE                                         r  U3/cube_x_reg[0][5]/C
                         clock pessimism              0.257    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X48Y88         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U3/cube_x_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[0][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 1.430ns (19.969%)  route 5.731ns (80.031%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.620    11.679    U3/cube_y
    SLICE_X50Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.803 r  U3/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.529    12.332    U3/cube_x[0][5]_i_1_n_0
    SLICE_X49Y87         FDPE                                         r  U3/cube_x_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.437    14.804    U3/clk_IBUF_BUFG
    SLICE_X49Y87         FDPE                                         r  U3/cube_x_reg[0][3]/C
                         clock pessimism              0.257    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y87         FDPE (Setup_fdpe_C_CE)      -0.205    14.821    U3/cube_x_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.430ns (20.330%)  route 5.604ns (79.670%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.619    11.678    U3/cube_y
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.802 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.403    12.205    U3/cube_y[0][5]_i_1_n_0
    SLICE_X51Y87         FDCE                                         r  U3/cube_y_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.438    14.805    U3/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  U3/cube_y_reg[0][4]/C
                         clock pessimism              0.257    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U3/cube_y_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.430ns (20.330%)  route 5.604ns (79.670%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         0.619    11.678    U3/cube_y
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.124    11.802 r  U3/cube_y[0][5]_i_1/O
                         net (fo=6, routed)           0.403    12.205    U3/cube_y[0][5]_i_1_n_0
    SLICE_X51Y87         FDCE                                         r  U3/cube_y_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.438    14.805    U3/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  U3/cube_y_reg[0][5]/C
                         clock pessimism              0.257    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X51Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.822    U3/cube_y_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[15][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.306ns (18.608%)  route 5.712ns (81.392%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         1.131    12.189    U3/cube_y
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.442    14.809    U3/clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[15][1]/C
                         clock pessimism              0.257    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X50Y93         FDCE (Setup_fdce_C_CE)      -0.169    14.862    U3/cube_y_reg[15][1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[15][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.306ns (18.608%)  route 5.712ns (81.392%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         1.131    12.189    U3/cube_y
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[15][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.442    14.809    U3/clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[15][2]/C
                         clock pessimism              0.257    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X50Y93         FDCE (Setup_fdce_C_CE)      -0.169    14.862    U3/cube_y_reg[15][2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[15][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.306ns (18.608%)  route 5.712ns (81.392%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         1.131    12.189    U3/cube_y
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.442    14.809    U3/clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[15][4]/C
                         clock pessimism              0.257    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X50Y93         FDCE (Setup_fdce_C_CE)      -0.169    14.862    U3/cube_y_reg[15][4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[14][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_y_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.306ns (18.608%)  route 5.712ns (81.392%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.625     5.171    U3/clk_IBUF_BUFG
    SLICE_X59Y93         FDCE                                         r  U3/cube_x_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDCE (Prop_fdce_C_Q)         0.456     5.627 r  U3/cube_x_reg[14][0]/Q
                         net (fo=5, routed)           1.540     7.167    U3/cube_x_reg[15][4]_0[0]
    SLICE_X55Y94         LUT4 (Prop_lut4_I1_O)        0.152     7.319 r  U3/cube_y[1][5]_i_104/O
                         net (fo=1, routed)           0.688     8.007    U3/cube_y[1][5]_i_104_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I4_O)        0.326     8.333 r  U3/cube_y[1][5]_i_50/O
                         net (fo=1, routed)           0.545     8.878    U3/cube_y[1][5]_i_50_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.002 f  U3/cube_y[1][5]_i_13/O
                         net (fo=1, routed)           0.962     9.965    U3/cube_y[1][5]_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.089 f  U3/cube_y[1][5]_i_4/O
                         net (fo=2, routed)           0.846    10.935    U3/cube_y[1][5]_i_4_n_0
    SLICE_X54Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.059 r  U3/cube_y[1][5]_i_1/O
                         net (fo=182, routed)         1.131    12.189    U3/cube_y
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         1.442    14.809    U3/clk_IBUF_BUFG
    SLICE_X50Y93         FDCE                                         r  U3/cube_y_reg[7][0]/C
                         clock pessimism              0.257    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X50Y93         FDCE (Setup_fdce_C_CE)      -0.169    14.862    U3/cube_y_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  2.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U2/random_num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.588     1.494    U2/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  U2/random_num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U2/random_num_reg[10]/Q
                         net (fo=7, routed)           0.077     1.712    U2/p_0_in_0[5]
    SLICE_X60Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    U2/apple_x[0]_i_1_n_0
    SLICE_X60Y85         FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.856     2.008    U2/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.121     1.628    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U5/right_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/right_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.465    U5/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  U5/right_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U5/right_key_last_reg/Q
                         net (fo=1, routed)           0.057     1.664    U5/right_key_last
    SLICE_X48Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.709 r  U5/right_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.709    U5/right_key_press_i_1_n_0
    SLICE_X48Y83         FDCE                                         r  U5/right_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.826     1.978    U5/clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  U5/right_key_press_reg/C
                         clock pessimism             -0.500     1.478    
    SLICE_X48Y83         FDCE (Hold_fdce_C_D)         0.092     1.570    U5/right_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.588     1.494    U2/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.088     1.723    U2/p_0_in_0[2]
    SLICE_X60Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  U2/apple_x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U2/apple_x[5]_i_1_n_0
    SLICE_X60Y85         FDCE                                         r  U2/apple_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.856     2.008    U2/clk_IBUF_BUFG
    SLICE_X60Y85         FDCE                                         r  U2/apple_x_reg[5]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X60Y85         FDCE (Hold_fdce_C_D)         0.121     1.628    U2/apple_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U3/cube_num_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_num_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.468    U3/clk_IBUF_BUFG
    SLICE_X57Y85         FDPE                                         r  U3/cube_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  U3/cube_num_reg[1]/Q
                         net (fo=16, routed)          0.100     1.709    U3/cube_num_reg_n_0_[1]
    SLICE_X56Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.754 r  U3/cube_num[4]_i_1/O
                         net (fo=1, routed)           0.000     1.754    U3/cube_num[4]_i_1_n_0
    SLICE_X56Y85         FDCE                                         r  U3/cube_num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.829     1.981    U3/clk_IBUF_BUFG
    SLICE_X56Y85         FDCE                                         r  U3/cube_num_reg[4]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.121     1.602    U3/cube_num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[13][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_x_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.564     1.470    U3/clk_IBUF_BUFG
    SLICE_X55Y93         FDCE                                         r  U3/cube_x_reg[13][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U3/cube_x_reg[13][4]/Q
                         net (fo=4, routed)           0.099     1.710    U3/cube_x_reg[13]_20[4]
    SLICE_X54Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  U3/cube_x[14][4]_i_1/O
                         net (fo=1, routed)           0.000     1.755    U3/cube_x[14][4]_i_1_n_0
    SLICE_X54Y93         FDCE                                         r  U3/cube_x_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.834     1.986    U3/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  U3/cube_x_reg[14][4]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X54Y93         FDCE (Hold_fdce_C_D)         0.120     1.603    U3/cube_x_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U5/left_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/left_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.393%)  route 0.146ns (43.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.465    U5/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  U5/left_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U5/left_key_last_reg/Q
                         net (fo=1, routed)           0.146     1.752    U5/left_key_last_reg_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I2_O)        0.048     1.800 r  U5/left_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.800    U5/left_key_press_i_1_n_0
    SLICE_X50Y83         FDCE                                         r  U5/left_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.827     1.979    U5/clk_IBUF_BUFG
    SLICE_X50Y83         FDCE                                         r  U5/left_key_press_reg/C
                         clock pessimism             -0.479     1.500    
    SLICE_X50Y83         FDCE (Hold_fdce_C_D)         0.131     1.631    U5/left_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U5/down_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/down_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.559     1.465    U5/clk_IBUF_BUFG
    SLICE_X49Y83         FDCE                                         r  U5/down_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U5/down_key_last_reg/Q
                         net (fo=1, routed)           0.097     1.703    U5/down_key_last
    SLICE_X48Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.748 r  U5/down_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.748    U5/down_key_press_i_1_n_0
    SLICE_X48Y83         FDCE                                         r  U5/down_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.826     1.978    U5/clk_IBUF_BUFG
    SLICE_X48Y83         FDCE                                         r  U5/down_key_press_reg/C
                         clock pessimism             -0.500     1.478    
    SLICE_X48Y83         FDCE (Hold_fdce_C_D)         0.091     1.569    U5/down_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U3/cube_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/cube_num_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.416%)  route 0.132ns (41.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.562     1.468    U3/clk_IBUF_BUFG
    SLICE_X57Y85         FDCE                                         r  U3/cube_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U3/cube_num_reg[2]/Q
                         net (fo=9, routed)           0.132     1.741    U3/cube_num_reg_n_0_[2]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  U3/cube_num[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    U3/cube_num[5]_i_1_n_0
    SLICE_X56Y85         FDCE                                         r  U3/cube_num_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.829     1.981    U3/clk_IBUF_BUFG
    SLICE_X56Y85         FDCE                                         r  U3/cube_num_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.120     1.601    U3/cube_num_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U2/random_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_y_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.338%)  route 0.151ns (51.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.589     1.495    U2/clk_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  U2/random_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  U2/random_num_reg[3]/Q
                         net (fo=9, routed)           0.151     1.787    U2/random_num_reg_n_0_[3]
    SLICE_X58Y86         FDPE                                         r  U2/apple_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.856     2.008    U2/clk_IBUF_BUFG
    SLICE_X58Y86         FDPE                                         r  U2/apple_y_reg[3]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X58Y86         FDPE (Hold_fdpe_C_D)         0.066     1.595    U2/apple_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U2/random_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/apple_x_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.588     1.494    U2/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  U2/random_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U2/random_num_reg[8]/Q
                         net (fo=9, routed)           0.144     1.779    U2/p_0_in_0[3]
    SLICE_X60Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  U2/apple_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    U2/apple_x[4]_i_1_n_0
    SLICE_X60Y85         FDPE                                         r  U2/apple_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, routed)         0.856     2.008    U2/clk_IBUF_BUFG
    SLICE_X60Y85         FDPE                                         r  U2/apple_x_reg[4]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X60Y85         FDPE (Hold_fdpe_C_D)         0.120     1.627    U2/apple_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y78   U1/clk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y78   U1/clk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y78   U1/clk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y79   U1/clk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y77   U1/clk_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y78   U1/clk_cnt_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y78   U1/clk_cnt_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y75   U1/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y78   U1/clk_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y76   U1/clk_cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y78   U1/clk_cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y76   U1/clk_cnt_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y76   U1/clk_cnt_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y76   U1/clk_cnt_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   U3/cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   U3/cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   U3/cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y82   U3/cnt_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y83   U3/cnt_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y78   U1/clk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   U1/clk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   U1/clk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y78   U1/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y78   U1/clk_cnt_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y78   U1/clk_cnt_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y78   U1/clk_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y78   U1/clk_cnt_reg[24]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y87   U3/cube_x_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y86   U3/cube_x_reg[0][4]/C



