vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 17:46:18 on Nov 30,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/rf/register_file_data
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/jump_address
restart -f
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
restart -f
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# End time: 18:06:18 on Nov 30,2024, Elapsed time: 0:20:00
# Errors: 0, Warnings: 0
