--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml myModule.twx myModule.ncd -o myModule.twr myModule.pcf

Design file:              myModule.ncd
Physical constraint file: myModule.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_12MHz_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 707 paths analyzed, 127 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.718ns.
--------------------------------------------------------------------------------

Paths for end point myclkmod/counter_18 (SLICE_X15Y27.DX), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_1 (FF)
  Destination:          myclkmod/counter_18 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.673ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_1 to myclkmod/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_1
    SLICE_X16Y24.B1      net (fanout=3)        0.737   myclkmod/counter<1>
    SLICE_X16Y24.COUT    Topcyb                0.483   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/counter<1>_rt
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<15>
                                                       myclkmod/Mcount_counter_cy<15>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<15>
    SLICE_X16Y28.CMUX    Tcinc                 0.279   Result<19>
                                                       myclkmod/Mcount_counter_xor<19>
    SLICE_X17Y27.C5      net (fanout=1)        0.409   Result<18>
    SLICE_X17Y27.C       Tilo                  0.259   myclkmod/counter_18_1
                                                       myclkmod/counter_18_rstpot
    SLICE_X15Y27.DX      net (fanout=1)        0.671   myclkmod/counter_18_rstpot
    SLICE_X15Y27.CLK     Tdick                 0.114   myclkmod/counter<18>
                                                       myclkmod/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (1.844ns logic, 1.829ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_0 (FF)
  Destination:          myclkmod/counter_18 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_0 to myclkmod/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_0
    SLICE_X16Y24.A2      net (fanout=3)        0.736   myclkmod/counter<0>
    SLICE_X16Y24.COUT    Topcya                0.474   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/Mcount_counter_lut<0>_INV_0
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<15>
                                                       myclkmod/Mcount_counter_cy<15>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<15>
    SLICE_X16Y28.CMUX    Tcinc                 0.279   Result<19>
                                                       myclkmod/Mcount_counter_xor<19>
    SLICE_X17Y27.C5      net (fanout=1)        0.409   Result<18>
    SLICE_X17Y27.C       Tilo                  0.259   myclkmod/counter_18_1
                                                       myclkmod/counter_18_rstpot
    SLICE_X15Y27.DX      net (fanout=1)        0.671   myclkmod/counter_18_rstpot
    SLICE_X15Y27.CLK     Tdick                 0.114   myclkmod/counter<18>
                                                       myclkmod/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.835ns logic, 1.828ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_2 (FF)
  Destination:          myclkmod/counter_18 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.591ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_2 to myclkmod/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_2
    SLICE_X16Y24.C1      net (fanout=3)        0.810   myclkmod/counter<2>
    SLICE_X16Y24.COUT    Topcyc                0.328   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/counter<2>_rt
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<15>
                                                       myclkmod/Mcount_counter_cy<15>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<15>
    SLICE_X16Y28.CMUX    Tcinc                 0.279   Result<19>
                                                       myclkmod/Mcount_counter_xor<19>
    SLICE_X17Y27.C5      net (fanout=1)        0.409   Result<18>
    SLICE_X17Y27.C       Tilo                  0.259   myclkmod/counter_18_1
                                                       myclkmod/counter_18_rstpot
    SLICE_X15Y27.DX      net (fanout=1)        0.671   myclkmod/counter_18_rstpot
    SLICE_X15Y27.CLK     Tdick                 0.114   myclkmod/counter<18>
                                                       myclkmod/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.689ns logic, 1.902ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point myclkmod/counter_10 (SLICE_X17Y26.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_1 (FF)
  Destination:          myclkmod/counter_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.609ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_1 to myclkmod/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_1
    SLICE_X16Y24.B1      net (fanout=3)        0.737   myclkmod/counter<1>
    SLICE_X16Y24.COUT    Topcyb                0.483   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/counter<1>_rt
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CMUX    Tcinc                 0.279   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X17Y26.D2      net (fanout=1)        1.208   Result<10>
    SLICE_X17Y26.CLK     Tas                   0.373   myclkmod/counter<10>
                                                       myclkmod/counter_10_rstpot
                                                       myclkmod/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (1.658ns logic, 1.951ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_0 (FF)
  Destination:          myclkmod/counter_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_0 to myclkmod/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_0
    SLICE_X16Y24.A2      net (fanout=3)        0.736   myclkmod/counter<0>
    SLICE_X16Y24.COUT    Topcya                0.474   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/Mcount_counter_lut<0>_INV_0
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CMUX    Tcinc                 0.279   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X17Y26.D2      net (fanout=1)        1.208   Result<10>
    SLICE_X17Y26.CLK     Tas                   0.373   myclkmod/counter<10>
                                                       myclkmod/counter_10_rstpot
                                                       myclkmod/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.649ns logic, 1.950ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_2 (FF)
  Destination:          myclkmod/counter_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.188 - 0.194)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_2 to myclkmod/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_2
    SLICE_X16Y24.C1      net (fanout=3)        0.810   myclkmod/counter<2>
    SLICE_X16Y24.COUT    Topcyc                0.328   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/counter<2>_rt
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CMUX    Tcinc                 0.279   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X17Y26.D2      net (fanout=1)        1.208   Result<10>
    SLICE_X17Y26.CLK     Tas                   0.373   myclkmod/counter<10>
                                                       myclkmod/counter_10_rstpot
                                                       myclkmod/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.503ns logic, 2.024ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point myclkmod/counter_13 (SLICE_X14Y27.C3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_1 (FF)
  Destination:          myclkmod/counter_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_1 to myclkmod/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.BQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_1
    SLICE_X16Y24.B1      net (fanout=3)        0.737   myclkmod/counter<1>
    SLICE_X16Y24.COUT    Topcyb                0.483   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/counter<1>_rt
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.BMUX    Tcinb                 0.310   myclkmod/Mcount_counter_cy<15>
                                                       myclkmod/Mcount_counter_cy<15>
    SLICE_X14Y27.C3      net (fanout=1)        1.014   Result<13>
    SLICE_X14Y27.CLK     Tas                   0.349   myclkmod/counter<14>
                                                       myclkmod/counter_13_rstpot
                                                       myclkmod/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.758ns logic, 1.760ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_0 (FF)
  Destination:          myclkmod/counter_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_0 to myclkmod/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_0
    SLICE_X16Y24.A2      net (fanout=3)        0.736   myclkmod/counter<0>
    SLICE_X16Y24.COUT    Topcya                0.474   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/Mcount_counter_lut<0>_INV_0
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.BMUX    Tcinb                 0.310   myclkmod/Mcount_counter_cy<15>
                                                       myclkmod/Mcount_counter_cy<15>
    SLICE_X14Y27.C3      net (fanout=1)        1.014   Result<13>
    SLICE_X14Y27.CLK     Tas                   0.349   myclkmod/counter<14>
                                                       myclkmod/counter_13_rstpot
                                                       myclkmod/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.749ns logic, 1.759ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myclkmod/counter_2 (FF)
  Destination:          myclkmod/counter_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.436ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.291 - 0.301)
  Source Clock:         CLK_12MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myclkmod/counter_2 to myclkmod/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.430   myclkmod/counter<3>
                                                       myclkmod/counter_2
    SLICE_X16Y24.C1      net (fanout=3)        0.810   myclkmod/counter<2>
    SLICE_X16Y24.COUT    Topcyc                0.328   myclkmod/Mcount_counter_cy<3>
                                                       myclkmod/counter<2>_rt
                                                       myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<3>
    SLICE_X16Y25.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<7>
                                                       myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<7>
    SLICE_X16Y26.COUT    Tbyp                  0.093   myclkmod/Mcount_counter_cy<11>
                                                       myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   myclkmod/Mcount_counter_cy<11>
    SLICE_X16Y27.BMUX    Tcinb                 0.310   myclkmod/Mcount_counter_cy<15>
                                                       myclkmod/Mcount_counter_cy<15>
    SLICE_X14Y27.C3      net (fanout=1)        1.014   Result<13>
    SLICE_X14Y27.CLK     Tas                   0.349   myclkmod/counter<14>
                                                       myclkmod/counter_13_rstpot
                                                       myclkmod/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.436ns (1.603ns logic, 1.833ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_12MHz_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myclkmod/counter_13 (SLICE_X14Y27.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myclkmod/counter_18 (FF)
  Destination:          myclkmod/counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         CLK_12MHz_BUFGP rising at 83.333ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myclkmod/counter_18 to myclkmod/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.198   myclkmod/counter<18>
                                                       myclkmod/counter_18
    SLICE_X14Y27.C6      net (fanout=21)       0.052   myclkmod/counter<18>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.190   myclkmod/counter<14>
                                                       myclkmod/counter_13_rstpot
                                                       myclkmod/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.388ns logic, 0.052ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Paths for end point myclkmod/counter_11 (SLICE_X14Y27.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myclkmod/counter_18 (FF)
  Destination:          myclkmod/counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         CLK_12MHz_BUFGP rising at 83.333ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myclkmod/counter_18 to myclkmod/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.198   myclkmod/counter<18>
                                                       myclkmod/counter_18
    SLICE_X14Y27.A3      net (fanout=21)       0.181   myclkmod/counter<18>
    SLICE_X14Y27.CLK     Tah         (-Th)    -0.190   myclkmod/counter<14>
                                                       myclkmod/counter_11_rstpot
                                                       myclkmod/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.388ns logic, 0.181ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point myclkmod/counter_16 (SLICE_X15Y27.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myclkmod/counter_18 (FF)
  Destination:          myclkmod/counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_12MHz_BUFGP rising at 83.333ns
  Destination Clock:    CLK_12MHz_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myclkmod/counter_18 to myclkmod/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.DQ      Tcko                  0.198   myclkmod/counter<18>
                                                       myclkmod/counter_18
    SLICE_X15Y27.B3      net (fanout=21)       0.190   myclkmod/counter<18>
    SLICE_X15Y27.CLK     Tah         (-Th)    -0.215   myclkmod/counter<18>
                                                       myclkmod/counter_16_rstpot
                                                       myclkmod/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.413ns logic, 0.190ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_12MHz_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 80.667ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_12MHz_BUFGP/BUFG/I0
  Logical resource: CLK_12MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_12MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 82.853ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myclkmod/out/CLK
  Logical resource: myclkmod/out/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: CLK_12MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 82.858ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myclkmod/counter<14>/CLK
  Logical resource: myclkmod/counter_11/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: CLK_12MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_12MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_12MHz      |    3.718|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 707 paths, 0 nets, and 195 connections

Design statistics:
   Minimum period:   3.718ns{1}   (Maximum frequency: 268.962MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep  8 22:34:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



