%MSG-i configureMessageFacility:  CorePropertySupervisorBase  12-Dec-2018 11:34:11 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 12-Dec-2018 11:34:11 CST  pre-events TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  CorePropertySupervisorBase 12-Dec-2018 11:34:11 CST  pre-events TCPConnect.cc:241
Resolving ip mu2edaq06.fnal.gov
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  12-Dec-2018 11:34:12 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 12-Dec-2018 11:34:12 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:35:20 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:35:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:35:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:35:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:35:43 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:35:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:23 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:36:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC1 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 12060
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 3791
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 31137
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 30260
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 25854
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 11306
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 34010
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 15661
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 19899
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 10413
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 38160
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 33082
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 17454
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 3398
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 30564
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 28906
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 11670
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 25032
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 30977
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 35142
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 18373
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:38:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 5321
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 38631
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 35235
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 28668
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 29920
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 28280
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 28650
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 29383
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 33899
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 33143
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 10894
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:39:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 31243
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:40:21 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:40:28 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:40:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:40:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:40:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:40:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:29 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:31 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:41:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC1 links OK 0xc3
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:42:07 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:42:13 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:42:13 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:42:13 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:42:13 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:42:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:42:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:15 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC1 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 19140
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 4079
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 15151
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 652
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 17216
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 31855
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 36177
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 27635
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 34676
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 21636
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:43:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 5332
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 12-Dec-2018 11:44:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 12-Dec-2018 11:44:09 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:44:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [28]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:44:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [138]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:44:09 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [655]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:44:32 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [669]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:44:48 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [708]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [778]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [786]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [802]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [90]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [100]	......... Set delay = 0 ... 
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:12 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [104]	......... Read back = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:18 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [810]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:18 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [814]	DTC1 links OK 0xc3
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 21229
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 835
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 4607
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 1742
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 31643
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 7717
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 26574
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 16870
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 17917
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 38561
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:45:52 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 23800
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 0 -> DTC1 timestamp 37048
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 1 -> DTC1 timestamp 28644
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 2 -> DTC1 timestamp 25078
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 3 -> DTC1 timestamp 13933
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 4 -> DTC1 timestamp 37435
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 5 -> DTC1 timestamp 16415
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 6 -> DTC1 timestamp 37965
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 7 -> DTC1 timestamp 16545
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 8 -> DTC1 timestamp 25426
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 9 -> DTC1 timestamp 7391
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  12-Dec-2018 11:51:57 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [992]	Read 10 -> DTC1 timestamp 5405
%MSG
