//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARBPMP_ATCMCFG_H_INC_
#define ___ARBPMP_ATCMCFG_H_INC_

// Register BPMP_ATCMCFG_RESET_VEC_0
#define BPMP_ATCMCFG_RESET_VEC_0                        _MK_ADDR_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_SECURE                         0x0
#define BPMP_ATCMCFG_RESET_VEC_0_SCR                    0
#define BPMP_ATCMCFG_RESET_VEC_0_WORD_COUNT                     0x1
#define BPMP_ATCMCFG_RESET_VEC_0_RESET_VAL                      _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_RESET_VEC_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RESET_VEC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_READ_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_SHIFT                   _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_FIELD                   _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_RESET_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_RANGE                   31:0
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_WOFFSET                 0x0
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_DEFAULT                 _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_VEC_0_VECTOR_INIT_ENUM                       -442503144


// Register BPMP_ATCMCFG_UNDEF_VEC_0
#define BPMP_ATCMCFG_UNDEF_VEC_0                        _MK_ADDR_CONST(0x4)
#define BPMP_ATCMCFG_UNDEF_VEC_0_SECURE                         0x0
#define BPMP_ATCMCFG_UNDEF_VEC_0_SCR                    0
#define BPMP_ATCMCFG_UNDEF_VEC_0_WORD_COUNT                     0x1
#define BPMP_ATCMCFG_UNDEF_VEC_0_RESET_VAL                      _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_UNDEF_VEC_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_UNDEF_VEC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_READ_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_SHIFT                   _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_FIELD                   _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_RANGE                   31:0
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_WOFFSET                 0x0
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_DEFAULT                 _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_VEC_0_VECTOR_INIT_ENUM                       -442503144


// Register BPMP_ATCMCFG_SWI_VEC_0
#define BPMP_ATCMCFG_SWI_VEC_0                  _MK_ADDR_CONST(0x8)
#define BPMP_ATCMCFG_SWI_VEC_0_SECURE                   0x0
#define BPMP_ATCMCFG_SWI_VEC_0_SCR                      0
#define BPMP_ATCMCFG_SWI_VEC_0_WORD_COUNT                       0x1
#define BPMP_ATCMCFG_SWI_VEC_0_RESET_VAL                        _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_SWI_VEC_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_SWI_VEC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_VEC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_VEC_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_VEC_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_FIELD                     _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_SWI_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_RANGE                     31:0
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_WOFFSET                   0x0
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_DEFAULT                   _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_VEC_0_VECTOR_INIT_ENUM                 -442503144


// Register BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0                       _MK_ADDR_CONST(0xc)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_SECURE                        0x0
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_SCR                   0
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_WORD_COUNT                    0x1
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_RESET_VAL                     _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_READ_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_FIELD                  _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_RANGE                  31:0
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_WOFFSET                        0x0
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_DEFAULT                        _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0_VECTOR_INIT_ENUM                      -442503144


// Register BPMP_ATCMCFG_DATA_ABORT_VEC_0
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0                   _MK_ADDR_CONST(0x10)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_SECURE                    0x0
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_SCR                       0
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_RESET_VAL                         _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_READ_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_SHIFT                      _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_FIELD                      _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_RANGE                      31:0
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_WOFFSET                    0x0
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_DEFAULT                    _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_VEC_0_VECTOR_INIT_ENUM                  -442503144


// Register BPMP_ATCMCFG_RSVD_VEC_0
#define BPMP_ATCMCFG_RSVD_VEC_0                 _MK_ADDR_CONST(0x14)
#define BPMP_ATCMCFG_RSVD_VEC_0_SECURE                  0x0
#define BPMP_ATCMCFG_RSVD_VEC_0_SCR                     0
#define BPMP_ATCMCFG_RSVD_VEC_0_WORD_COUNT                      0x1
#define BPMP_ATCMCFG_RSVD_VEC_0_RESET_VAL                       _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_RSVD_VEC_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RSVD_VEC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_VEC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_VEC_0_READ_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_VEC_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_FIELD                    _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_RANGE                    31:0
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_WOFFSET                  0x0
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_DEFAULT                  _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_VEC_0_VECTOR_INIT_ENUM                        -442503144


// Register BPMP_ATCMCFG_IRQ_VEC_0
#define BPMP_ATCMCFG_IRQ_VEC_0                  _MK_ADDR_CONST(0x18)
#define BPMP_ATCMCFG_IRQ_VEC_0_SECURE                   0x0
#define BPMP_ATCMCFG_IRQ_VEC_0_SCR                      0
#define BPMP_ATCMCFG_IRQ_VEC_0_WORD_COUNT                       0x1
#define BPMP_ATCMCFG_IRQ_VEC_0_RESET_VAL                        _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_IRQ_VEC_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_IRQ_VEC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_VEC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_VEC_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_VEC_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_FIELD                     _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_RANGE                     31:0
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_WOFFSET                   0x0
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_DEFAULT                   _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_VEC_0_VECTOR_INIT_ENUM                 -442503144


// Register BPMP_ATCMCFG_FIQ_VEC_0
#define BPMP_ATCMCFG_FIQ_VEC_0                  _MK_ADDR_CONST(0x1c)
#define BPMP_ATCMCFG_FIQ_VEC_0_SECURE                   0x0
#define BPMP_ATCMCFG_FIQ_VEC_0_SCR                      0
#define BPMP_ATCMCFG_FIQ_VEC_0_WORD_COUNT                       0x1
#define BPMP_ATCMCFG_FIQ_VEC_0_RESET_VAL                        _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_FIQ_VEC_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_FIQ_VEC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_VEC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_VEC_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_VEC_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_FIELD                     _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_SHIFT)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_RANGE                     31:0
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_WOFFSET                   0x0
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_DEFAULT                   _MK_MASK_CONST(0xe59ff018)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_VEC_0_VECTOR_INIT_ENUM                 -442503144


// Register BPMP_ATCMCFG_RESET_ADDR_0
#define BPMP_ATCMCFG_RESET_ADDR_0                       _MK_ADDR_CONST(0x20)
#define BPMP_ATCMCFG_RESET_ADDR_0_SECURE                        0x0
#define BPMP_ATCMCFG_RESET_ADDR_0_SCR                   0
#define BPMP_ATCMCFG_RESET_ADDR_0_WORD_COUNT                    0x1
#define BPMP_ATCMCFG_RESET_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x10000)
#define BPMP_ATCMCFG_RESET_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RESET_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_ADDR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RESET_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_RESET_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_RANGE                    31:0
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_WOFFSET                  0x0
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_DEFAULT                  _MK_MASK_CONST(0x10000)
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RESET_ADDR_0_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_UNDEF_ADDR_0
#define BPMP_ATCMCFG_UNDEF_ADDR_0                       _MK_ADDR_CONST(0x24)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_SECURE                        0x0
#define BPMP_ATCMCFG_UNDEF_ADDR_0_SCR                   0
#define BPMP_ATCMCFG_UNDEF_ADDR_0_WORD_COUNT                    0x1
#define BPMP_ATCMCFG_UNDEF_ADDR_0_RESET_VAL                     _MK_MASK_CONST(0x10004)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_RANGE                    31:0
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_WOFFSET                  0x0
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_DEFAULT                  _MK_MASK_CONST(0x10004)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_UNDEF_ADDR_0_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_SWI_ADDR_0
#define BPMP_ATCMCFG_SWI_ADDR_0                 _MK_ADDR_CONST(0x28)
#define BPMP_ATCMCFG_SWI_ADDR_0_SECURE                  0x0
#define BPMP_ATCMCFG_SWI_ADDR_0_SCR                     0
#define BPMP_ATCMCFG_SWI_ADDR_0_WORD_COUNT                      0x1
#define BPMP_ATCMCFG_SWI_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x10008)
#define BPMP_ATCMCFG_SWI_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_SWI_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_SWI_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_SWI_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_RANGE                      31:0
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_WOFFSET                    0x0
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x10008)
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SWI_ADDR_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0                      _MK_ADDR_CONST(0x2c)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_SECURE                       0x0
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_SCR                  0
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x1000c)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_RANGE                   31:0
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_DEFAULT                 _MK_MASK_CONST(0x1000c)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_DATA_ABORT_ADDR_0
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0                  _MK_ADDR_CONST(0x30)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_SECURE                   0x0
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_SCR                      0
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_WORD_COUNT                       0x1
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x10010)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_RANGE                       31:0
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_WOFFSET                     0x0
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_DEFAULT                     _MK_MASK_CONST(0x10010)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DATA_ABORT_ADDR_0_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_RSVD_ADDR_0
#define BPMP_ATCMCFG_RSVD_ADDR_0                        _MK_ADDR_CONST(0x34)
#define BPMP_ATCMCFG_RSVD_ADDR_0_SECURE                         0x0
#define BPMP_ATCMCFG_RSVD_ADDR_0_SCR                    0
#define BPMP_ATCMCFG_RSVD_ADDR_0_WORD_COUNT                     0x1
#define BPMP_ATCMCFG_RSVD_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x10014)
#define BPMP_ATCMCFG_RSVD_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RSVD_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_ADDR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RSVD_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_RANGE                     31:0
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_WOFFSET                   0x0
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_DEFAULT                   _MK_MASK_CONST(0x10014)
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_RSVD_ADDR_0_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_IRQ_ADDR_0
#define BPMP_ATCMCFG_IRQ_ADDR_0                 _MK_ADDR_CONST(0x38)
#define BPMP_ATCMCFG_IRQ_ADDR_0_SECURE                  0x0
#define BPMP_ATCMCFG_IRQ_ADDR_0_SCR                     0
#define BPMP_ATCMCFG_IRQ_ADDR_0_WORD_COUNT                      0x1
#define BPMP_ATCMCFG_IRQ_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x10018)
#define BPMP_ATCMCFG_IRQ_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_IRQ_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_IRQ_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_RANGE                      31:0
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_WOFFSET                    0x0
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x10018)
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_IRQ_ADDR_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_FIQ_ADDR_0
#define BPMP_ATCMCFG_FIQ_ADDR_0                 _MK_ADDR_CONST(0x3c)
#define BPMP_ATCMCFG_FIQ_ADDR_0_SECURE                  0x0
#define BPMP_ATCMCFG_FIQ_ADDR_0_SCR                     0
#define BPMP_ATCMCFG_FIQ_ADDR_0_WORD_COUNT                      0x1
#define BPMP_ATCMCFG_FIQ_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x1001c)
#define BPMP_ATCMCFG_FIQ_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_FIQ_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_FIQ_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_RANGE                      31:0
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_WOFFSET                    0x0
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_DEFAULT                    _MK_MASK_CONST(0x1001c)
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_FIQ_ADDR_0_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_EVP_LOCK_0
#define BPMP_ATCMCFG_EVP_LOCK_0                 _MK_ADDR_CONST(0x100)
#define BPMP_ATCMCFG_EVP_LOCK_0_SECURE                  0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_SCR                     0
#define BPMP_ATCMCFG_EVP_LOCK_0_WORD_COUNT                      0x1
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define BPMP_ATCMCFG_EVP_LOCK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define BPMP_ATCMCFG_EVP_LOCK_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_SHIFT                  _MK_SHIFT_CONST(6)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_RANGE                  6:6
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_WOFFSET                        0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_INIT_ENUM                      UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_UNLOCKED                       _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_FIQ_LOCK_LOCKED                 _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_SHIFT                  _MK_SHIFT_CONST(5)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_RANGE                  5:5
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_WOFFSET                        0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_INIT_ENUM                      UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_UNLOCKED                       _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_IRQ_LOCK_LOCKED                 _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_SHIFT                   _MK_SHIFT_CONST(4)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_FIELD                   _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_RANGE                   4:4
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_WOFFSET                 0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_INIT_ENUM                       UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_UNLOCKED                        _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_DATA_ABORT_LOCK_LOCKED                  _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_SHIFT                       _MK_SHIFT_CONST(3)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_FIELD                       _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_RANGE                       3:3
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_WOFFSET                     0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_INIT_ENUM                   UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_UNLOCKED                    _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_PREFETCH_ABORT_LOCK_LOCKED                      _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_SHIFT                  _MK_SHIFT_CONST(2)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_RANGE                  2:2
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_WOFFSET                        0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_INIT_ENUM                      UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_UNLOCKED                       _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_SWI_LOCK_LOCKED                 _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_SHIFT                        _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_FIELD                        _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_RANGE                        1:1
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_WOFFSET                      0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_INIT_ENUM                    UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_UNLOCKED                     _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_UNDEF_LOCK_LOCKED                       _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_FIELD                        _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_SHIFT)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_RANGE                        0:0
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_WOFFSET                      0x0
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_INIT_ENUM                    UNLOCKED
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_UNLOCKED                     _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_EVP_LOCK_0_RESET_LOCK_LOCKED                       _MK_ENUM_CONST(1)


// Register BPMP_ATCMCFG_SB_CFG_0
#define BPMP_ATCMCFG_SB_CFG_0                   _MK_ADDR_CONST(0x104)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE                    0x0
#define BPMP_ATCMCFG_SB_CFG_0_SCR                       0
#define BPMP_ATCMCFG_SB_CFG_0_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_SB_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x3)
#define BPMP_ATCMCFG_SB_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define BPMP_ATCMCFG_SB_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define BPMP_ATCMCFG_SB_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x7)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_SHIFT                       _MK_SHIFT_CONST(2)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_FIELD                       _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_SHIFT)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_RANGE                       2:2
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_WOFFSET                     0x0
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_INIT_ENUM                   DISABLED
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_DISABLED                    _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_SB_CFG_0_APB2JTAG_LOCK_ENABLED                     _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_SHIFT                        _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_FIELD                        _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_SHIFT)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_RANGE                        1:1
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_WOFFSET                      0x0
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_DEFAULT                      _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_INIT_ENUM                    ENABLED
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_DISABLED                     _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_SB_CFG_0_ACCESS_PIROM_ENABLED                      _MK_ENUM_CONST(1)

#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_FIELD                    _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_SHIFT)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_RANGE                    0:0
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_WOFFSET                  0x0
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_DEFAULT                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_INIT_ENUM                        SECURE
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_NON_SECURE                       _MK_ENUM_CONST(0)
#define BPMP_ATCMCFG_SB_CFG_0_SECURE_BOOT_FLAG_SECURE                   _MK_ENUM_CONST(1)


// Register BPMP_ATCMCFG_SB_PIROM_START_0
#define BPMP_ATCMCFG_SB_PIROM_START_0                   _MK_ADDR_CONST(0x108)
#define BPMP_ATCMCFG_SB_PIROM_START_0_SECURE                    0x0
#define BPMP_ATCMCFG_SB_PIROM_START_0_SCR                       0
#define BPMP_ATCMCFG_SB_PIROM_START_0_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_SB_PIROM_START_0_RESET_VAL                         _MK_MASK_CONST(0x400)
#define BPMP_ATCMCFG_SB_PIROM_START_0_RESET_MASK                        _MK_MASK_CONST(0x7fffff)
#define BPMP_ATCMCFG_SB_PIROM_START_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_PIROM_START_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_PIROM_START_0_READ_MASK                         _MK_MASK_CONST(0x7ffc00)
#define BPMP_ATCMCFG_SB_PIROM_START_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffc00)
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_SHIFT                  _MK_SHIFT_CONST(10)
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_SHIFT)
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_RANGE                  22:10
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_WOFFSET                        0x0
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_DEFAULT                        _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_PIROM_START_0_PROTECTED_ROM_START_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_FIELD                        _MK_FIELD_CONST(0x3ff, BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_SHIFT)
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_RANGE                        9:0
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_SB_PIROM_START_0_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_DUMMY_KEY_CFG_0
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0                    _MK_ADDR_CONST(0x10c)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_SECURE                     0x0
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_SCR                        0
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x2f000)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x7fffff)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_READ_MASK                  _MK_MASK_CONST(0x7ffc00)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_SHIFT                        _MK_SHIFT_CONST(10)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_FIELD                        _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_SHIFT)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_RANGE                        22:10
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_WOFFSET                      0x0
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_DEFAULT                      _MK_MASK_CONST(0xbc)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_PROT_KEY_START_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_FIELD                 _MK_FIELD_CONST(0x3ff, BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_SHIFT)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_RANGE                 9:0
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_CFG_0_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0                     _MK_ADDR_CONST(0x110)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_SECURE                      0x0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_SCR                         0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_RESET_VAL                   _MK_MASK_CONST(0xabcdabcd)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_FIELD                  _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_SHIFT)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_RANGE                  31:0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_WOFFSET                        0x0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_DEFAULT                        _MK_MASK_CONST(0xabcdabcd)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0_WORD_INIT_ENUM                      -1412584499


// Register BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0                     _MK_ADDR_CONST(0x114)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_SECURE                      0x0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_SCR                         0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_RESET_VAL                   _MK_MASK_CONST(0xcdefcdef)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_FIELD                  _MK_FIELD_CONST(0xffffffff, BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_SHIFT)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_RANGE                  31:0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_WOFFSET                        0x0
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_DEFAULT                        _MK_MASK_CONST(0xcdefcdef)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0_WORD_INIT_ENUM                      -839922193


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0                      _MK_ADDR_CONST(0x10000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID                        _MK_ADDR_CONST(0x10000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_SECURE                         0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_SCR                    0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_WORD_COUNT                     0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RESET_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_READ_MASK                      _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_WRITE_MASK                     _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_SHIFT                    _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_FIELD                    _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_RANGE                    31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_WOFFSET                  0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_VALID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_SHIFT                    _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_FIELD                    _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_RANGE                    30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_WOFFSET                  0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_SHIFT                     _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_FIELD                     _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_RANGE                     17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_WOFFSET                   0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_SHIFT                    _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_FIELD                    _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_RANGE                    0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_WOFFSET                  0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_RSVD1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1                      _MK_ADDR_CONST(0x10004)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2                      _MK_ADDR_CONST(0x10008)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3                      _MK_ADDR_CONST(0x1000c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4                      _MK_ADDR_CONST(0x10010)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5                      _MK_ADDR_CONST(0x10014)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6                      _MK_ADDR_CONST(0x10018)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7                      _MK_ADDR_CONST(0x1001c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8                      _MK_ADDR_CONST(0x10020)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9                      _MK_ADDR_CONST(0x10024)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_READ_MASK                    _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_WRITE_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_SHIFT                  _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_RANGE                  31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_VALID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_SHIFT                  _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_FIELD                  _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_RANGE                  30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_SHIFT                   _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_FIELD                   _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_RANGE                   17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_SHIFT                  _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_FIELD                  _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_RANGE                  0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9_RSVD1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10                     _MK_ADDR_CONST(0x10028)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_SECURE                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_SCR                         0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RESET_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_READ_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_WRITE_MASK                  _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_RANGE                 31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_FIELD                 _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_RANGE                 30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_SHIFT                  _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_FIELD                  _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_RANGE                  17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_RANGE                 0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10_RSVD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11                     _MK_ADDR_CONST(0x1002c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_SECURE                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_SCR                         0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RESET_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_READ_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_WRITE_MASK                  _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_RANGE                 31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_FIELD                 _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_RANGE                 30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_SHIFT                  _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_FIELD                  _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_RANGE                  17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_RANGE                 0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11_RSVD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12                     _MK_ADDR_CONST(0x10030)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_SECURE                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_SCR                         0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RESET_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_READ_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_WRITE_MASK                  _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_RANGE                 31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_FIELD                 _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_RANGE                 30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_SHIFT                  _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_FIELD                  _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_RANGE                  17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_RANGE                 0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12_RSVD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13                     _MK_ADDR_CONST(0x10034)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_SECURE                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_SCR                         0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RESET_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_READ_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_WRITE_MASK                  _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_RANGE                 31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_FIELD                 _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_RANGE                 30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_SHIFT                  _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_FIELD                  _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_RANGE                  17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_RANGE                 0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13_RSVD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14                     _MK_ADDR_CONST(0x10038)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_SECURE                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_SCR                         0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RESET_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_READ_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_WRITE_MASK                  _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_RANGE                 31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_FIELD                 _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_RANGE                 30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_SHIFT                  _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_FIELD                  _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_RANGE                  17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_RANGE                 0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14_RSVD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15                     _MK_ADDR_CONST(0x1003c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_SECURE                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_SCR                         0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_WORD_COUNT                  0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RESET_VAL                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_READ_MASK                   _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_WRITE_MASK                  _MK_MASK_CONST(0x8003fffe)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_SHIFT                 _MK_SHIFT_CONST(31)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_RANGE                 31:31
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_VALID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_SHIFT                 _MK_SHIFT_CONST(18)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_FIELD                 _MK_FIELD_CONST(0x1fff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_RANGE                 30:18
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_SHIFT                  _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_FIELD                  _MK_FIELD_CONST(0x1ffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_RANGE                  17:1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_WOFFSET                        0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_FIELD                 _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_RANGE                 0:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15_RSVD1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0                    _MK_ADDR_CONST(0x10100)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA                      _MK_ADDR_CONST(0x10100)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_SCR                  0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RESET_MASK                   _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_READ_MASK                    _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_SHIFT                   _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_FIELD                   _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_RANGE                   31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_RSVD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_FIELD                   _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_RANGE                   15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_WOFFSET                 0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1                    _MK_ADDR_CONST(0x10104)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2                    _MK_ADDR_CONST(0x10108)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3                    _MK_ADDR_CONST(0x1010c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4                    _MK_ADDR_CONST(0x10110)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5                    _MK_ADDR_CONST(0x10114)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6                    _MK_ADDR_CONST(0x10118)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7                    _MK_ADDR_CONST(0x1011c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8                    _MK_ADDR_CONST(0x10120)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9                    _MK_ADDR_CONST(0x10124)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_SECURE                     0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_SCR                        0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_WORD_COUNT                         0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RESET_VAL                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RESET_MASK                         _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_READ_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_SHIFT                 _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_RANGE                 31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_RSVD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_FIELD                 _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_RANGE                 15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_WOFFSET                       0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10                   _MK_ADDR_CONST(0x10128)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_SECURE                    0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_SCR                       0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RESET_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RESET_MASK                        _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_READ_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_RANGE                        31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_RANGE                        15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11                   _MK_ADDR_CONST(0x1012c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_SECURE                    0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_SCR                       0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RESET_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RESET_MASK                        _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_READ_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_RANGE                        31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_RANGE                        15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12                   _MK_ADDR_CONST(0x10130)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_SECURE                    0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_SCR                       0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RESET_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RESET_MASK                        _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_READ_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_RANGE                        31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_RANGE                        15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13                   _MK_ADDR_CONST(0x10134)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_SECURE                    0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_SCR                       0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RESET_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RESET_MASK                        _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_READ_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_RANGE                        31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_RANGE                        15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14                   _MK_ADDR_CONST(0x10138)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_SECURE                    0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_SCR                       0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RESET_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RESET_MASK                        _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_READ_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_RANGE                        31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_RANGE                        15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15                   _MK_ADDR_CONST(0x1013c)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_SECURE                    0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_SCR                       0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_WORD_COUNT                        0x1
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RESET_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RESET_MASK                        _MK_MASK_CONST(0xffff0000)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_READ_MASK                         _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_SHIFT                        _MK_SHIFT_CONST(16)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_RANGE                        31:16
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_RSVD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_SHIFT                        _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_FIELD                        _MK_FIELD_CONST(0xffff, BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_SHIFT)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_RANGE                        15:0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_WOFFSET                      0x0
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_DEFAULT                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15_DATA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_IPATCH_SECURE_0
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0                        _MK_ADDR_CONST(0x10200)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_SECURE                         0x0
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_SCR                    0
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_WORD_COUNT                     0x1
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_SHIFT                     _MK_SHIFT_CONST(1)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_FIELD                     _MK_FIELD_CONST(0x7fffffff, BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_SHIFT)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_RANGE                     31:1
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_WOFFSET                   0x0
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_DEFAULT                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_DEFAULT_MASK                      _MK_MASK_CONST(0x7fffffff)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_RSVD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_SHIFT                      _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_FIELD                      _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_SHIFT)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_RANGE                      0:0
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_WOFFSET                    0x0
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_IPATCH_SECURE_0_IPATCH_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register BPMP_ATCMCFG_ROM_PG_CTRL_0
#define BPMP_ATCMCFG_ROM_PG_CTRL_0                      _MK_ADDR_CONST(0x10300)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SECURE                       0x0
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SCR                  0
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_WORD_COUNT                   0x1
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_FIELD                       _MK_FIELD_CONST(0x1, BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_SHIFT)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_RANGE                       0:0
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_WOFFSET                     0x0
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define BPMP_ATCMCFG_ROM_PG_CTRL_0_SLEEP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARBPMP_ATCMCFG_REGS(_op_) \
_op_(BPMP_ATCMCFG_RESET_VEC_0) \
_op_(BPMP_ATCMCFG_UNDEF_VEC_0) \
_op_(BPMP_ATCMCFG_SWI_VEC_0) \
_op_(BPMP_ATCMCFG_PREFETCH_ABORT_VEC_0) \
_op_(BPMP_ATCMCFG_DATA_ABORT_VEC_0) \
_op_(BPMP_ATCMCFG_RSVD_VEC_0) \
_op_(BPMP_ATCMCFG_IRQ_VEC_0) \
_op_(BPMP_ATCMCFG_FIQ_VEC_0) \
_op_(BPMP_ATCMCFG_RESET_ADDR_0) \
_op_(BPMP_ATCMCFG_UNDEF_ADDR_0) \
_op_(BPMP_ATCMCFG_SWI_ADDR_0) \
_op_(BPMP_ATCMCFG_PREFETCH_ABORT_ADDR_0) \
_op_(BPMP_ATCMCFG_DATA_ABORT_ADDR_0) \
_op_(BPMP_ATCMCFG_RSVD_ADDR_0) \
_op_(BPMP_ATCMCFG_IRQ_ADDR_0) \
_op_(BPMP_ATCMCFG_FIQ_ADDR_0) \
_op_(BPMP_ATCMCFG_EVP_LOCK_0) \
_op_(BPMP_ATCMCFG_SB_CFG_0) \
_op_(BPMP_ATCMCFG_SB_PIROM_START_0) \
_op_(BPMP_ATCMCFG_DUMMY_KEY_CFG_0) \
_op_(BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD0_0) \
_op_(BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_1) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_2) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_3) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_4) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_5) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_6) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_7) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_8) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_9) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_10) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_11) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_12) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_13) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_14) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_1) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_2) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_3) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_4) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_5) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_6) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_7) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_8) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_9) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_10) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_11) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_12) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_13) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_14) \
_op_(BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15) \
_op_(BPMP_ATCMCFG_ROM_IPATCH_SECURE_0) \
_op_(BPMP_ATCMCFG_ROM_PG_CTRL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_BPMP_ATCMCFG       0x00000000

//
// ARBPMP_ATCMCFG REGISTER BANKS
//

#define BPMP_ATCMCFG0_FIRST_REG 0x0000 // BPMP_ATCMCFG_RESET_VEC_0
#define BPMP_ATCMCFG0_LAST_REG 0x003c // BPMP_ATCMCFG_FIQ_ADDR_0
#define BPMP_ATCMCFG1_FIRST_REG 0x0100 // BPMP_ATCMCFG_EVP_LOCK_0
#define BPMP_ATCMCFG1_LAST_REG 0x0114 // BPMP_ATCMCFG_DUMMY_KEY_DATA_WORD1_0
#define BPMP_ATCMCFG2_FIRST_REG 0x10000 // BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_0
#define BPMP_ATCMCFG2_LAST_REG 0x1003c // BPMP_ATCMCFG_ROM_OVERRIDE_CAM_ADDR_VALID_15
#define BPMP_ATCMCFG3_FIRST_REG 0x10100 // BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_0
#define BPMP_ATCMCFG3_LAST_REG 0x1013c // BPMP_ATCMCFG_ROM_OVERRIDE_CAM_DATA_15
#define BPMP_ATCMCFG4_FIRST_REG 0x10200 // BPMP_ATCMCFG_ROM_IPATCH_SECURE_0
#define BPMP_ATCMCFG4_LAST_REG 0x10200 // BPMP_ATCMCFG_ROM_IPATCH_SECURE_0
#define BPMP_ATCMCFG5_FIRST_REG 0x10300 // BPMP_ATCMCFG_ROM_PG_CTRL_0
#define BPMP_ATCMCFG5_LAST_REG 0x10300 // BPMP_ATCMCFG_ROM_PG_CTRL_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARBPMP_ATCMCFG_H_INC_
