```
module top_module (
    input wire clk,
    input wire reset,
    output reg [31:0] q
);
    
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            q <= 32'h1; // Reset the LFSR to 1
        end else begin
            // LFSR feedback calculation
            q <= {q[30:0], (q[31] ^ q[21] ^ q[1] ^ q[0])}; // Feedback from taps at positions 32, 22, 2, and 1
        end
    end
endmodule
```