Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 17:27:47 2022
| Host         : Daniel-DellLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_timing_summary_routed.rpt -pb PWM_timing_summary_routed.pb -rpx PWM_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (88)
5. checking no_input_delay (33)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (88)
-------------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_value[0]
                            (input port)
  Destination:            pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.265ns (55.126%)  route 3.472ns (44.874%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  pwm_value[0] (IN)
                         net (fo=0)                   0.000     0.000    pwm_value[0]
    P14                  IBUF (Prop_ibuf_I_O)         0.980     0.980 r  pwm_value_IBUF[0]_inst/O
                         net (fo=2, routed)           1.435     2.416    pwm_counter/pwm_value_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     2.540 r  pwm_counter/pwm_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.000     2.540    pwm_counter/pwm_OBUF_inst_i_9_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.072 r  pwm_counter/pwm_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.037     5.108    pwm_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.629     7.738 r  pwm_OBUF_inst/O
                         net (fo=0)                   0.000     7.738    pwm
    L18                                                               r  pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 2.232ns (35.263%)  route 4.097ns (64.737%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.590     6.329    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  pwm_counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 2.232ns (35.263%)  route 4.097ns (64.737%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.590     6.329    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  pwm_counter/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 2.232ns (35.263%)  route 4.097ns (64.737%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.590     6.329    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  pwm_counter/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 2.232ns (35.263%)  route 4.097ns (64.737%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.590     6.329    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  pwm_counter/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 2.232ns (35.288%)  route 4.093ns (64.712%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.586     6.324    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  pwm_counter/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 2.232ns (35.288%)  route 4.093ns (64.712%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.586     6.324    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  pwm_counter/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 2.232ns (35.288%)  route 4.093ns (64.712%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.586     6.324    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  pwm_counter/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 2.232ns (35.288%)  route 4.093ns (64.712%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.246     5.057    pwm_counter/E[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     5.181 r  pwm_counter/cnt[7]_i_4/O
                         net (fo=1, routed)           0.433     5.614    pwm_counter/cnt[7]_i_4_n_0
    SLICE_X0Y87          LUT2 (Prop_lut2_I0_O)        0.124     5.738 r  pwm_counter/cnt[7]_i_1/O
                         net (fo=8, routed)           0.586     6.324    pwm_counter/cnt[7]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  pwm_counter/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler[0]
                            (input port)
  Destination:            pwm_counter/cnt_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.271ns  (logic 1.984ns (37.631%)  route 3.288ns (62.369%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  prescaler[0] (IN)
                         net (fo=0)                   0.000     0.000    prescaler[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  prescaler_IBUF[0]_inst/O
                         net (fo=2, routed)           1.827     2.813    prescaler_counter/prescaler_IBUF[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124     2.937 r  prescaler_counter/cnt[7]_i_40/O
                         net (fo=1, routed)           0.000     2.937    prescaler_counter/cnt[7]_i_40_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.469 r  prescaler_counter/cnt_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.469    prescaler_counter/cnt_reg[7]_i_24_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.583 r  prescaler_counter/cnt_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.583    prescaler_counter/cnt_reg[7]_i_15_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.697 r  prescaler_counter/cnt_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.697    prescaler_counter/cnt_reg[7]_i_5_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.811 r  prescaler_counter/cnt_reg[7]_i_2/CO[3]
                         net (fo=9, routed)           1.460     5.271    pwm_counter/E[0]
    SLICE_X0Y87          FDRE                                         r  pwm_counter/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_counter/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.206%)  route 0.164ns (46.794%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  pwm_counter/cnt_reg[0]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_counter/cnt_reg[0]/Q
                         net (fo=9, routed)           0.164     0.305    pwm_counter/cnt_reg[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.350 r  pwm_counter/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    pwm_counter/plusOp[5]
    SLICE_X0Y87          FDRE                                         r  pwm_counter/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[23]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[23]/Q
                         net (fo=4, routed)           0.120     0.261    prescaler_counter/cnt_reg[23]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  prescaler_counter/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    prescaler_counter/cnt_reg[20]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  prescaler_counter/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[3]/C
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     0.261    prescaler_counter/cnt_reg[3]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  prescaler_counter/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    prescaler_counter/cnt_reg[0]_i_2_n_4
    SLICE_X1Y63          FDRE                                         r  prescaler_counter/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[4]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[4]/Q
                         net (fo=3, routed)           0.115     0.256    prescaler_counter/cnt_reg[4]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  prescaler_counter/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    prescaler_counter/cnt_reg[4]_i_1_n_7
    SLICE_X1Y64          FDRE                                         r  prescaler_counter/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_counter/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  pwm_counter/cnt_reg[0]/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_counter/cnt_reg[0]/Q
                         net (fo=9, routed)           0.190     0.331    pwm_counter/cnt_reg[0]
    SLICE_X1Y87          LUT2 (Prop_lut2_I0_O)        0.042     0.373 r  pwm_counter/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    pwm_counter/plusOp[1]
    SLICE_X1Y87          FDRE                                         r  pwm_counter/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[28]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[28]/Q
                         net (fo=4, routed)           0.117     0.258    prescaler_counter/cnt_reg[28]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  prescaler_counter/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    prescaler_counter/cnt_reg[28]_i_1_n_7
    SLICE_X1Y70          FDRE                                         r  prescaler_counter/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[24]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[24]/Q
                         net (fo=4, routed)           0.117     0.258    prescaler_counter/cnt_reg[24]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  prescaler_counter/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    prescaler_counter/cnt_reg[24]_i_1_n_7
    SLICE_X1Y69          FDRE                                         r  prescaler_counter/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[30]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[30]/Q
                         net (fo=4, routed)           0.122     0.263    prescaler_counter/cnt_reg[30]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  prescaler_counter/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    prescaler_counter/cnt_reg[28]_i_1_n_5
    SLICE_X1Y70          FDRE                                         r  prescaler_counter/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[6]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[6]/Q
                         net (fo=4, routed)           0.122     0.263    prescaler_counter/cnt_reg[6]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  prescaler_counter/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    prescaler_counter/cnt_reg[4]_i_1_n_5
    SLICE_X1Y64          FDRE                                         r  prescaler_counter/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prescaler_counter/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prescaler_counter/cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  prescaler_counter/cnt_reg[26]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prescaler_counter/cnt_reg[26]/Q
                         net (fo=4, routed)           0.122     0.263    prescaler_counter/cnt_reg[26]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  prescaler_counter/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    prescaler_counter/cnt_reg[24]_i_1_n_5
    SLICE_X1Y69          FDRE                                         r  prescaler_counter/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------





