--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab4uta.twx lab4uta.ncd -o lab4uta.twr lab4uta.pcf

Design file:              lab4uta.ncd
Physical constraint file: lab4uta.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock instruction<26>
---------------+------------+------------+---------------------+--------+
               |Max Setup to|Max Hold to |                     | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
---------------+------------+------------+---------------------+--------+
instruction<4> |    1.704(R)|    0.718(R)|data_ins_type_not0001|   0.000|
instruction<5> |    0.931(R)|    1.012(R)|data_ins_type_not0001|   0.000|
instruction<6> |    0.811(R)|    1.108(R)|data_ins_type_not0001|   0.000|
instruction<7> |    1.512(R)|    0.958(R)|data_ins_type_not0001|   0.000|
instruction<24>|    1.441(R)|    0.605(R)|data_ins_type_not0001|   0.000|
instruction<25>|    1.416(R)|    1.165(R)|data_ins_type_not0001|   0.000|
---------------+------------+------------+---------------------+--------+

Setup/Hold to clock instruction<27>
---------------+------------+------------+---------------------+--------+
               |Max Setup to|Max Hold to |                     | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
---------------+------------+------------+---------------------+--------+
instruction<4> |    1.785(R)|    0.618(R)|data_ins_type_not0001|   0.000|
instruction<5> |    1.012(R)|    0.912(R)|data_ins_type_not0001|   0.000|
instruction<6> |    0.892(R)|    1.008(R)|data_ins_type_not0001|   0.000|
instruction<7> |    1.593(R)|    0.858(R)|data_ins_type_not0001|   0.000|
instruction<24>|    1.522(R)|    0.505(R)|data_ins_type_not0001|   0.000|
instruction<25>|    1.497(R)|    1.065(R)|data_ins_type_not0001|   0.000|
---------------+------------+------------+---------------------+--------+

Clock instruction<26> to Pad
----------------+------------+---------------------+--------+
                | clk (edge) |                     | Clock  |
Destination     |   to PAD   |Internal Clock(s)    | Phase  |
----------------+------------+---------------------+--------+
data_ins_type<0>|    7.078(R)|data_ins_type_not0001|   0.000|
data_ins_type<1>|    7.078(R)|data_ins_type_not0001|   0.000|
data_ins_type<2>|    7.337(R)|data_ins_type_not0001|   0.000|
----------------+------------+---------------------+--------+

Clock instruction<27> to Pad
----------------+------------+---------------------+--------+
                | clk (edge) |                     | Clock  |
Destination     |   to PAD   |Internal Clock(s)    | Phase  |
----------------+------------+---------------------+--------+
data_ins_type<0>|    6.978(R)|data_ins_type_not0001|   0.000|
data_ins_type<1>|    6.978(R)|data_ins_type_not0001|   0.000|
data_ins_type<2>|    7.237(R)|data_ins_type_not0001|   0.000|
----------------+------------+---------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
instruction<26>|ins_type<0>    |    4.815|
instruction<26>|ins_type<1>    |    6.579|
instruction<27>|ins_type<1>    |    6.421|
---------------+---------------+---------+


Analysis completed Mon Dec 21 23:31:22 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4484 MB



