<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_rtc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_rtc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__rtc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_RTC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_RTC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="union_rtc.html#afb72b2593ce4b734580364ab4703fdea">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#afb72b2593ce4b734580364ab4703fdea">RTC_CR</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="union_rtc.html#ab53b74b5eb11e4d3e55551925479e035">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#ab53b74b5eb11e4d3e55551925479e035">RTC_MR</a>;        </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="union_rtc.html#a83edc38c52e3eb0565d96886a409bf1c">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#a83edc38c52e3eb0565d96886a409bf1c">RTC_TIMR</a>;      </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="union_rtc.html#a7845ed1568f44104aafcfa9b798b8546">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#a7845ed1568f44104aafcfa9b798b8546">RTC_CALR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="union_rtc.html#a07f3b717db48249b4c7eecc59f286cc0">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#a07f3b717db48249b4c7eecc59f286cc0">RTC_TIMALR</a>;    </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="union_rtc.html#a83c314694533d9e4777ec005c362f2e1">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#a83c314694533d9e4777ec005c362f2e1">RTC_CALALR</a>;    </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="union_rtc.html#ae766f0906ce161d59f53f5884c78750d">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="union_rtc.html#ae766f0906ce161d59f53f5884c78750d">RTC_SR</a>;        </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="union_rtc.html#a51652e7622e5b67b29b53733747b9670">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="union_rtc.html#a51652e7622e5b67b29b53733747b9670">RTC_SCCR</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="union_rtc.html#a2731ddbe5978ce5cdceac488a7bb24f6">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="union_rtc.html#a2731ddbe5978ce5cdceac488a7bb24f6">RTC_IER</a>;       </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="union_rtc.html#a01a34dae24df9b336b635be27c1fb22c">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="union_rtc.html#a01a34dae24df9b336b635be27c1fb22c">RTC_IDR</a>;       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="union_rtc.html#a2d13d84d492483b74f0e5e490e6cdebe">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="union_rtc.html#a2d13d84d492483b74f0e5e490e6cdebe">RTC_IMR</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_rtc.html#a4caab59b0d282f3c9ef92d270907bbf6">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="union_rtc.html#a4caab59b0d282f3c9ef92d270907bbf6">RTC_VER</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="union_rtc.html#ac0d8e93984a3b28b7757a3583d9bf6db">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[45];</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_rtc.html#a898d835be0ecc2a7a2bf9fc8e4ba2d6c">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="union_rtc.html#a898d835be0ecc2a7a2bf9fc8e4ba2d6c">RTC_WPMR</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;} <a class="code" href="union_rtc.html">Rtc</a>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* -------- RTC_CR : (RTC Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga12415d9c54194f14fa07603cf93ba86c">   64</a></span>&#160;<span class="preprocessor">#define RTC_CR_UPDTIM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga4c3b8c3f5d87e20d0de1e872598f2ad3">   65</a></span>&#160;<span class="preprocessor">#define RTC_CR_UPDCAL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaac0a98809e93927678041fd50fd91b51">   66</a></span>&#160;<span class="preprocessor">#define RTC_CR_TIMEVSEL_Pos 8</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaf30626f53a17b5514bef340b6de6a467">   67</a></span>&#160;<span class="preprocessor">#define RTC_CR_TIMEVSEL_Msk (0x3u &lt;&lt; RTC_CR_TIMEVSEL_Pos) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga62e89faa032321229280fffefa8d69dd">   68</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_MINUTE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga4879ac1763a927d9f346d0cc37438e8b">   69</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_HOUR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga6592b94a06e0ee8fe40042df80787ab6">   70</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_MIDNIGHT (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga5b39494f964e93e79ba0962cba69f3f3">   71</a></span>&#160;<span class="preprocessor">#define   RTC_CR_TIMEVSEL_NOON (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga7a0f9965af9c5e8aafc75d6acad8dbf8">   72</a></span>&#160;<span class="preprocessor">#define RTC_CR_CALEVSEL_Pos 16</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga121842db54f275664c59bc0e2b2da0f2">   73</a></span>&#160;<span class="preprocessor">#define RTC_CR_CALEVSEL_Msk (0x3u &lt;&lt; RTC_CR_CALEVSEL_Pos) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaa92a90bf66f5413f050eddfc14da56ec">   74</a></span>&#160;<span class="preprocessor">#define   RTC_CR_CALEVSEL_WEEK (0x0u &lt;&lt; 16) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga2cdedf5920ae68202defe61b75a0a042">   75</a></span>&#160;<span class="preprocessor">#define   RTC_CR_CALEVSEL_MONTH (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaa46283550308d073462ae7b9d376fb9c">   76</a></span>&#160;<span class="preprocessor">#define   RTC_CR_CALEVSEL_YEAR (0x2u &lt;&lt; 16) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_MR : (RTC Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga520a55444dbf97ca29aec89e2378f3b6">   78</a></span>&#160;<span class="preprocessor">#define RTC_MR_HRMOD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_TIMR : (RTC Offset: 0x08) Time Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga667a31075091be98629aead4e0243a5d">   80</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_SEC_Pos 0</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gae69bb211308a1305800e23d78ed1b34c">   81</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMR_SEC_Pos) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga0095503083e76d6afa7811cc3c890407">   82</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_SEC(value) ((RTC_TIMR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMR_SEC_Pos)))</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaf1ce6b83b471c047b4f3a17cea07a7e6">   83</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_MIN_Pos 8</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga71ae3719bc2e9b4422d34c4f83977b64">   84</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMR_MIN_Pos) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gacff6e6c3b7f7a48e226e892b00def385">   85</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_MIN(value) ((RTC_TIMR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMR_MIN_Pos)))</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga66b47da3ee0005e4f0d5be44f7bae0f4">   86</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_HOUR_Pos 16</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab7df6661043d147e8baa6b0a16ec66f5">   87</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMR_HOUR_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga65b8f8dfa550adb9dba386350bf21bb7">   88</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_HOUR(value) ((RTC_TIMR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMR_HOUR_Pos)))</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga4706b30b1d4af257f6ea563217f11204">   89</a></span>&#160;<span class="preprocessor">#define RTC_TIMR_AMPM (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_CALR : (RTC Offset: 0x0C) Calendar Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gace8db72928f19d5bac1abd0bf4142d40">   91</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CENT_Pos 0</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga668e24a2eedc1f8f62e3315de9b46ee4">   92</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CENT_Msk (0x7fu &lt;&lt; RTC_CALR_CENT_Pos) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gae3998c659bbab5714e998502de96c4b3">   93</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CENT(value) ((RTC_CALR_CENT_Msk &amp; ((value) &lt;&lt; RTC_CALR_CENT_Pos)))</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaec0414e98f302d6c205b42297ea8c474">   94</a></span>&#160;<span class="preprocessor">#define RTC_CALR_YEAR_Pos 8</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gad07be116feae1fd3c1b9c446e2302341">   95</a></span>&#160;<span class="preprocessor">#define RTC_CALR_YEAR_Msk (0xffu &lt;&lt; RTC_CALR_YEAR_Pos) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga4a770d0062bf527c8c0a74b7acd5ee28">   96</a></span>&#160;<span class="preprocessor">#define RTC_CALR_YEAR(value) ((RTC_CALR_YEAR_Msk &amp; ((value) &lt;&lt; RTC_CALR_YEAR_Pos)))</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga453da7fa9cc9e05fc52270d6aaad76d4">   97</a></span>&#160;<span class="preprocessor">#define RTC_CALR_MONTH_Pos 16</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga210c2afc72777080a611ed9789e98cca">   98</a></span>&#160;<span class="preprocessor">#define RTC_CALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALR_MONTH_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga1bc1619a8f1ef540658ffeaaab4e9c7d">   99</a></span>&#160;<span class="preprocessor">#define RTC_CALR_MONTH(value) ((RTC_CALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALR_MONTH_Pos)))</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga2df37a6f9f9655e51cb97a1d16755c95">  100</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DAY_Pos 21</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga059656d52a04640f48e55cbf1ca3d057">  101</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DAY_Msk (0x7u &lt;&lt; RTC_CALR_DAY_Pos) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga078fe2612ab05de2a2252216dd461153">  102</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DAY(value) ((RTC_CALR_DAY_Msk &amp; ((value) &lt;&lt; RTC_CALR_DAY_Pos)))</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga8331c6f8964eb9c9a2e5e3f194b70554">  103</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DATE_Pos 24</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga71c04754dd77afc67e2fc357b09112c6">  104</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALR_DATE_Pos) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga3c9450b76160d48015ebfb9069573506">  105</a></span>&#160;<span class="preprocessor">#define RTC_CALR_DATE(value) ((RTC_CALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALR_DATE_Pos)))</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* -------- RTC_TIMALR : (RTC Offset: 0x10) Time Alarm Register -------- */</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga5cc9ec382a36e372fcc4e32f1f6d9e36">  107</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SEC_Pos 0</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab085ece8cb906bd22fbf85343d99fad3">  108</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SEC_Msk (0x7fu &lt;&lt; RTC_TIMALR_SEC_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gad5d1bd34a209e22268e28bdcdd0e48d9">  109</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SEC(value) ((RTC_TIMALR_SEC_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_SEC_Pos)))</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaf38cd20938d0d9e5ab90f2424d0f2d8e">  110</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_SECEN (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga8adc31f243a6afa0077186de4202e4a2">  111</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MIN_Pos 8</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga6158cbda3959c4383ad6b11a88740c68">  112</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MIN_Msk (0x7fu &lt;&lt; RTC_TIMALR_MIN_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga5204d7b6f613cdbcf0dcfb612489d723">  113</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MIN(value) ((RTC_TIMALR_MIN_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_MIN_Pos)))</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gac3f6c1e591497c303a124eef26a0aff4">  114</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_MINEN (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gae1eac4668ffb09b96f332b0684f22891">  115</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUR_Pos 16</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga41c6c25b686abc7c75ae1b09538bfecb">  116</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUR_Msk (0x3fu &lt;&lt; RTC_TIMALR_HOUR_Pos) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaa09a1c0a58fb7e16986d961bb9a279a6">  117</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUR(value) ((RTC_TIMALR_HOUR_Msk &amp; ((value) &lt;&lt; RTC_TIMALR_HOUR_Pos)))</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gade12a6abb81dd6a32693be560f1acb43">  118</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_AMPM (0x1u &lt;&lt; 22) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga3c250b751512cc6d462b98549b71e398">  119</a></span>&#160;<span class="preprocessor">#define RTC_TIMALR_HOUREN (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_CALALR : (RTC Offset: 0x14) Calendar Alarm Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga1a6e68d42a9e9ec761ce6d0b250e4b29">  121</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MONTH_Pos 16</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga1c19fd84333d85e1a8e24fca1d039060">  122</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MONTH_Msk (0x1fu &lt;&lt; RTC_CALALR_MONTH_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga376575f7a077436dc951d62eecb2b810">  123</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MONTH(value) ((RTC_CALALR_MONTH_Msk &amp; ((value) &lt;&lt; RTC_CALALR_MONTH_Pos)))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gac62684d061c03d7be59b61b9e3a6347a">  124</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_MTHEN (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gadff1ff28154c24e33a1e38b3f7115670">  125</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATE_Pos 24</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga5e3f08201a982a1f02e3e12537fc76bc">  126</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATE_Msk (0x3fu &lt;&lt; RTC_CALALR_DATE_Pos) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga8fd291baf6b62205a3b15050d434cc52">  127</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATE(value) ((RTC_CALALR_DATE_Msk &amp; ((value) &lt;&lt; RTC_CALALR_DATE_Pos)))</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga7333d0d14f5bd227931d3f0fef950196">  128</a></span>&#160;<span class="preprocessor">#define RTC_CALALR_DATEEN (0x1u &lt;&lt; 31) </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_SR : (RTC Offset: 0x18) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab198902c065ea0da172e333a056a485e">  130</a></span>&#160;<span class="preprocessor">#define RTC_SR_ACKUPD (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab948f660ce8c8a05917509ec7ffb8540">  131</a></span>&#160;<span class="preprocessor">#define RTC_SR_ALARM (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaf3bd7ed4c37d01d728ea5ab95a95df79">  132</a></span>&#160;<span class="preprocessor">#define RTC_SR_SEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga289be85930483751012a4eac2ba6b70c">  133</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIMEV (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab9c906ba367842bb59c120968a8bf2d1">  134</a></span>&#160;<span class="preprocessor">#define RTC_SR_CALEV (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_SCCR : (RTC Offset: 0x1C) Status Clear Command Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga279ec87f3ea89689da716d62cbfaa8b5">  136</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_ACKCLR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gad8a06c6e4dca965f8b9ab9367da00a57">  137</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_ALRCLR (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga0a260965276eb1c3759c47990030ff44">  138</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_SECCLR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga3fbb7b17cd37c736358b08a2afbda193">  139</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_TIMCLR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gae82d3b81c1183c432c0b9705e7eadf4d">  140</a></span>&#160;<span class="preprocessor">#define RTC_SCCR_CALCLR (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_IER : (RTC Offset: 0x20) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga86168c9c1979b7e231641814d6b97f24">  142</a></span>&#160;<span class="preprocessor">#define RTC_IER_ACKEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab5e79a8e9a47f7307c7fa490bf861916">  143</a></span>&#160;<span class="preprocessor">#define RTC_IER_ALREN (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga88a9faa0997c741fb9d180f988ac61f8">  144</a></span>&#160;<span class="preprocessor">#define RTC_IER_SECEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga15d5afdac63669213ed498efee07dc5d">  145</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIMEN (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga76390e4645e6cb7722d270037eb43882">  146</a></span>&#160;<span class="preprocessor">#define RTC_IER_CALEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_IDR : (RTC Offset: 0x24) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga48c74c1acebe989b6d870a559f9c0e51">  148</a></span>&#160;<span class="preprocessor">#define RTC_IDR_ACKDIS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaee81c1d787a72637aa0c0bc616b00949">  149</a></span>&#160;<span class="preprocessor">#define RTC_IDR_ALRDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga8bcce27e52e30cc70994e3c12a3e5080">  150</a></span>&#160;<span class="preprocessor">#define RTC_IDR_SECDIS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga966661422c839d007d53d11ac88a59ec">  151</a></span>&#160;<span class="preprocessor">#define RTC_IDR_TIMDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gabd97761ebacd2524fe6a72c3eb8a5a16">  152</a></span>&#160;<span class="preprocessor">#define RTC_IDR_CALDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_IMR : (RTC Offset: 0x28) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaa52153d9ab99967b471af2d014598e68">  154</a></span>&#160;<span class="preprocessor">#define RTC_IMR_ACK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaf50610689da937fdbc076ddb4315e32f">  155</a></span>&#160;<span class="preprocessor">#define RTC_IMR_ALR (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga7d28b526c38c8e69d6fc91aa3b5ec1dd">  156</a></span>&#160;<span class="preprocessor">#define RTC_IMR_SEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga8c5c649b651d0f45f83dd61c9bcac6b0">  157</a></span>&#160;<span class="preprocessor">#define RTC_IMR_TIM (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga153b89c96464f728d45aa03ea11098ec">  158</a></span>&#160;<span class="preprocessor">#define RTC_IMR_CAL (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_VER : (RTC Offset: 0x2C) Valid Entry Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gacb0c8fee42527edbadd8cd69ae670df3">  160</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVTIM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga3122f0145e2280b4335f63ef6ad5e9d0">  161</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVCAL (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaa285a002b0fa4323013522d2d9a53ac8">  162</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVTIMALR (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga45f188161416910bd42661a97a8cdecf">  163</a></span>&#160;<span class="preprocessor">#define RTC_VER_NVCALALR (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- RTC_WPMR : (RTC Offset: 0xE4) Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaffb64cf9055fe0370f9a126590f60b5f">  165</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gaa554136f6b7d02f7badfbbf2f3a359cb">  166</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#ga9d8cd0365cd37553a4fd55534e5f232c">  167</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; RTC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___r_t_c.html#gab301664b136006ac6efc474a4739e55d">  168</a></span>&#160;<span class="preprocessor">#define RTC_WPMR_WPKEY(value) ((RTC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; RTC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_RTC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="union_rtc_html_a51652e7622e5b67b29b53733747b9670"><div class="ttname"><a href="union_rtc.html#a51652e7622e5b67b29b53733747b9670">Rtc::RTC_SCCR</a></div><div class="ttdeci">WoReg RTC_SCCR</div><div class="ttdoc">(Rtc Offset: 0x1C) Status Clear Command Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00054">component_rtc.h:54</a></div></div>
<div class="ttc" id="union_rtc_html_a7845ed1568f44104aafcfa9b798b8546"><div class="ttname"><a href="union_rtc.html#a7845ed1568f44104aafcfa9b798b8546">Rtc::RTC_CALR</a></div><div class="ttdeci">RwReg RTC_CALR</div><div class="ttdoc">(Rtc Offset: 0x0C) Calendar Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00050">component_rtc.h:50</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="union_rtc_html_a83edc38c52e3eb0565d96886a409bf1c"><div class="ttname"><a href="union_rtc.html#a83edc38c52e3eb0565d96886a409bf1c">Rtc::RTC_TIMR</a></div><div class="ttdeci">RwReg RTC_TIMR</div><div class="ttdoc">(Rtc Offset: 0x08) Time Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00049">component_rtc.h:49</a></div></div>
<div class="ttc" id="union_rtc_html_ab53b74b5eb11e4d3e55551925479e035"><div class="ttname"><a href="union_rtc.html#ab53b74b5eb11e4d3e55551925479e035">Rtc::RTC_MR</a></div><div class="ttdeci">RwReg RTC_MR</div><div class="ttdoc">(Rtc Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00048">component_rtc.h:48</a></div></div>
<div class="ttc" id="union_rtc_html_a01a34dae24df9b336b635be27c1fb22c"><div class="ttname"><a href="union_rtc.html#a01a34dae24df9b336b635be27c1fb22c">Rtc::RTC_IDR</a></div><div class="ttdeci">WoReg RTC_IDR</div><div class="ttdoc">(Rtc Offset: 0x24) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00056">component_rtc.h:56</a></div></div>
<div class="ttc" id="union_rtc_html_afb72b2593ce4b734580364ab4703fdea"><div class="ttname"><a href="union_rtc.html#afb72b2593ce4b734580364ab4703fdea">Rtc::RTC_CR</a></div><div class="ttdeci">RwReg RTC_CR</div><div class="ttdoc">(Rtc Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00047">component_rtc.h:47</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="union_rtc_html_a83c314694533d9e4777ec005c362f2e1"><div class="ttname"><a href="union_rtc.html#a83c314694533d9e4777ec005c362f2e1">Rtc::RTC_CALALR</a></div><div class="ttdeci">RwReg RTC_CALALR</div><div class="ttdoc">(Rtc Offset: 0x14) Calendar Alarm Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00052">component_rtc.h:52</a></div></div>
<div class="ttc" id="union_rtc_html"><div class="ttname"><a href="union_rtc.html">Rtc</a></div><div class="ttdoc">Rtc hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01056">rtc.h:1056</a></div></div>
<div class="ttc" id="union_rtc_html_a4caab59b0d282f3c9ef92d270907bbf6"><div class="ttname"><a href="union_rtc.html#a4caab59b0d282f3c9ef92d270907bbf6">Rtc::RTC_VER</a></div><div class="ttdeci">RoReg RTC_VER</div><div class="ttdoc">(Rtc Offset: 0x2C) Valid Entry Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00058">component_rtc.h:58</a></div></div>
<div class="ttc" id="union_rtc_html_a2d13d84d492483b74f0e5e490e6cdebe"><div class="ttname"><a href="union_rtc.html#a2d13d84d492483b74f0e5e490e6cdebe">Rtc::RTC_IMR</a></div><div class="ttdeci">RoReg RTC_IMR</div><div class="ttdoc">(Rtc Offset: 0x28) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00057">component_rtc.h:57</a></div></div>
<div class="ttc" id="union_rtc_html_a07f3b717db48249b4c7eecc59f286cc0"><div class="ttname"><a href="union_rtc.html#a07f3b717db48249b4c7eecc59f286cc0">Rtc::RTC_TIMALR</a></div><div class="ttdeci">RwReg RTC_TIMALR</div><div class="ttdoc">(Rtc Offset: 0x10) Time Alarm Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00051">component_rtc.h:51</a></div></div>
<div class="ttc" id="union_rtc_html_ae766f0906ce161d59f53f5884c78750d"><div class="ttname"><a href="union_rtc.html#ae766f0906ce161d59f53f5884c78750d">Rtc::RTC_SR</a></div><div class="ttdeci">RoReg RTC_SR</div><div class="ttdoc">(Rtc Offset: 0x18) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00053">component_rtc.h:53</a></div></div>
<div class="ttc" id="union_rtc_html_a2731ddbe5978ce5cdceac488a7bb24f6"><div class="ttname"><a href="union_rtc.html#a2731ddbe5978ce5cdceac488a7bb24f6">Rtc::RTC_IER</a></div><div class="ttdeci">WoReg RTC_IER</div><div class="ttdoc">(Rtc Offset: 0x20) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00055">component_rtc.h:55</a></div></div>
<div class="ttc" id="union_rtc_html_a898d835be0ecc2a7a2bf9fc8e4ba2d6c"><div class="ttname"><a href="union_rtc.html#a898d835be0ecc2a7a2bf9fc8e4ba2d6c">Rtc::RTC_WPMR</a></div><div class="ttdeci">RwReg RTC_WPMR</div><div class="ttdoc">(Rtc Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__rtc_8h_source.html#l00060">component_rtc.h:60</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
