{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492333939001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492333939009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 17:12:18 2017 " "Processing started: Sun Apr 16 17:12:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492333939009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492333939009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492333939009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1492333939380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_01_interface/interface.v 1 1 " "Found 1 design units, including 1 entities, in source file _01_interface/interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interface " "Found entity 1: Interface" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492333949960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492333949960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_02_drive/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file _02_drive/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "_02_Drive/Clock.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_02_Drive/Clock.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492333949961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492333949961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_03_app/led.v 1 1 " "Found 1 design units, including 1 entities, in source file _03_app/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "_03_App/Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_03_App/Led.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492333949963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492333949963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492333949993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led Interface.v(20) " "Output port \"led\" at Interface.v(20) has no driver" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492333949994 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:Drive_Clock " "Elaborating entity \"Clock\" for hierarchy \"Clock:Drive_Clock\"" {  } { { "_01_Interface/Interface.v" "Drive_Clock" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492333949995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Led:App_Led " "Elaborating entity \"Led\" for hierarchy \"Led:App_Led\"" {  } { { "_01_Interface/Interface.v" "App_Led" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492333949996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led Led.v(19) " "Verilog HDL or VHDL warning at Led.v(19): object \"led\" assigned a value but never read" {  } { { "_03_App/Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_03_App/Led.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492333949997 "|Interface|Led:App_Led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Led.v(27) " "Verilog HDL assignment warning at Led.v(27): truncated value with size 32 to match size of target (4)" {  } { { "_03_App/Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_03_App/Led.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492333950009 "|Interface|Led:App_Led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Led.v(28) " "Verilog HDL assignment warning at Led.v(28): truncated value with size 32 to match size of target (4)" {  } { { "_03_App/Led.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_03_App/Led.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492333950009 "|Interface|Led:App_Led"}
{ "Warning" "WSGN_EMPTY_SHELL" "Led " "Entity \"Led\" contains only dangling pins" {  } { { "_01_Interface/Interface.v" "App_Led" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 45 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1492333950010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492333950553 "|Interface|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492333950553 "|Interface|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492333950553 "|Interface|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492333950553 "|Interface|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492333950553 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492333950672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492333950672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492333950703 "|Interface|clk_50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "_01_Interface/Interface.v" "" { Text "E:/_10_EnglishPath/_05_CycloneIV Code/_01_Test/_01_Interface/Interface.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492333950703 "|Interface|clr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1492333950703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492333950704 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492333950704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492333950704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492333950724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 17:12:30 2017 " "Processing ended: Sun Apr 16 17:12:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492333950724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492333950724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492333950724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492333950724 ""}
