{reg: [
  {bits: 7, name: 0x27, attr: 'VSSx'},
  {bits: 5, name: 'vs3', attr: 'store data', type: 2},
  {bits: 3, name: 'width'},
  {bits: 5, name: 'rs1', attr: 'base address', type: 4},
  {bits: 5, name: 'rs2', attr: 'stride', type: 4},
  {bits: 1, name: 'vm'},
  {bits: 3, name: 2, attr: 'mop'},
  {bits: 3, name: 'nf'},
]}
