// Seed: 113680585
module module_0 (
    input  wire id_0,
    input  wire id_1,
    output wand id_2,
    input  tri0 id_3
);
  supply0 id_5;
  tri1 id_6;
  logic [7:0] id_7, id_8 = {id_7{id_8}};
  wire id_9;
  id_10 :
  assert property (@(posedge ~&-1) id_6);
  wire id_11;
  wire id_12;
  tri0 id_13, id_14 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output tri0 id_2,
    input  tri  id_3,
    output tri0 id_4,
    output tri  id_5,
    input  wor  id_6,
    input  wand id_7,
    input  tri1 id_8,
    input  wor  id_9,
    output tri  id_10,
    output tri0 id_11
);
  id_13(
      id_11
  );
  module_0 modCall_1 (
      id_0,
      id_7,
      id_5,
      id_3
  );
  wire id_14;
endmodule
