/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  reg [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_4z[8] & in_data[154]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_4z[6]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_1_0z = ~in_data[144];
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_9z) & celloutsig_1_4z[0]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[4]) & celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z[1] | celloutsig_1_15z[11]) & (celloutsig_1_2z[1] | celloutsig_1_6z[5]));
  assign celloutsig_0_18z = celloutsig_0_10z[8] ^ celloutsig_0_2z;
  assign celloutsig_1_5z = in_data[190] ^ celloutsig_1_2z[1];
  assign celloutsig_0_10z = { celloutsig_0_4z[9:5], celloutsig_0_6z } / { 1'h1, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[29:24] == in_data[72:67];
  assign celloutsig_1_1z = in_data[179:173] === { in_data[181:176], celloutsig_1_0z };
  assign celloutsig_0_11z = in_data[88:67] > { celloutsig_0_3z[11:4], 2'h0, celloutsig_0_3z[1], 1'h0, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_2z[6:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z } > { in_data[156:141], celloutsig_1_8z };
  assign celloutsig_0_19z = celloutsig_0_14z[9:2] % { 1'h1, celloutsig_0_10z[10:4] };
  assign celloutsig_1_14z = celloutsig_1_11z ? { celloutsig_1_2z[7:4], celloutsig_1_9z } : { celloutsig_1_6z[12:11], 1'h0, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_7z = celloutsig_0_5z ? { celloutsig_0_4z[8], celloutsig_0_0z, celloutsig_0_3z[12:4], 2'h0, celloutsig_0_3z[1], 1'h0, celloutsig_0_0z } : in_data[80:65];
  assign celloutsig_0_14z = celloutsig_0_3z[5] ? { celloutsig_0_10z[9:4], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_6z } : { in_data[27:14], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_1_2z = - { in_data[169:164], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[20:16], celloutsig_0_5z, celloutsig_0_2z } << celloutsig_0_4z[7:1];
  assign celloutsig_1_3z = celloutsig_1_2z >> { in_data[160:157], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[168:159] >> { celloutsig_1_2z[3], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[147:144], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } ~^ in_data[187:173];
  assign celloutsig_1_8z = celloutsig_1_2z[7:3] ~^ { celloutsig_1_4z[3:0], celloutsig_1_1z };
  assign celloutsig_1_15z = { in_data[103:97], celloutsig_1_8z } ^ { celloutsig_1_14z[2:0], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_12z = in_data[73:71] ^ celloutsig_0_9z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_4z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_4z = { in_data[34:27], celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_3z[6], celloutsig_0_3z[1], celloutsig_0_3z[12:7], celloutsig_0_3z[5:4] } = { celloutsig_0_1z, celloutsig_0_1z, in_data[44:40], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[54], celloutsig_0_0z, in_data[60:55], in_data[53:52] };
  assign { celloutsig_0_9z[20], celloutsig_0_9z[18:2], celloutsig_0_9z[0], celloutsig_0_9z[1] } = { in_data[27], in_data[25:9], celloutsig_0_0z, celloutsig_0_0z } ~^ { celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_0_3z[3:2], celloutsig_0_3z[0] } = 3'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
