library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity LAColumn is
    Generic ( M : natural := 64 );
    Port (
        G, P : in std_logic_vector(M-1 downto 0);
        bG, BP : out std_logic;
    );
end entity LAColumn;
architecture FLA of BLAN is


begin
		ForGenerate: for i in n-1 downto 0 generate
        begin
			ColumnBlock:	entity work.ColumnBlock
			generic map( N => N )
			port map( G => G, P => P, bG => bG, bP => bP );
			end generate;

end architecture FLA;