

## MPF directories
##
set_global_assignment -name VERILOG_MACRO "MPF_PLATFORM_DCP_PCIE=1"



## MPF directories
set_global_assignment -name SEARCH_PATH ./hw/rtl
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-if
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-if
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-prims
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-shims
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-shims/cci_mpf_shim_edge
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp
set_global_assignment -name SEARCH_PATH ./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro
#set_global_assignment -name SEARCH_PATH ./sw/include/fpga/mpf

## Type and interface Packages and header files
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-if/ccis_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-if/ccis_if_funcs_pkg.sv
#set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-if/ccip_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-if/ccip_if_funcs_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-if/cci_csr_if_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-if/ccip_feature_list_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf_csrs_pkg.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv

## Primary MPF module that instantiates the desired shims
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci_mpf_pipe_std.sv

## Map CCI wires to MPF's primary interface
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv

## Primitives used by MPF shims
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_heap.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_rob.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv

## MPF shims -- the building blocks of constructed MPF instances
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv

## Constraints
set_global_assignment -name SDC_FILE ./hw/par/sdc_cci_mpf.sdc



set_global_assignment -name SYSTEMVERILOG_FILE ./bsp_logic.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./system.v
set_global_assignment -name SYSTEMVERILOG_FILE ./ccip_std_afu.sv

set_global_assignment -name SYSTEMVERILOG_FILE ./ccip_iface/avmm_ccip_host.sv
set_global_assignment -name SYSTEMVERILOG_FILE ./ccip_iface/ccip_avmm_mmio.sv

set_global_assignment -name QIP_FILE ./board/board.qip

set_global_assignment -name VERILOG_FILE ./ip/freeze_wrapper.v
set_global_assignment -name VERILOG_FILE ./ip/kernel_wrapper.v
set_instance_assignment -name MAX_FANOUT 800 -to inst_ccip_interface_reg|inst_green_top|inst_ccip_std_afu|u0|board_inst|cci_interface|mm_cci_bridge_0|*
set_instance_assignment -name MAX_FANOUT 750 -to inst_ccip_interface_reg|inst_ccip_std_afu|u0|board_inst|cci_interface|mm_cci_bridge_0|cci_requester_inst|dfifo_component|staging_reg|r_valid
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to inst_ccip_interface_reg|inst_green_top|inst_ccip_std_afu|u0|board_inst|kernel_clk_generator|kernel_pll|altera_pll_i|twentynm_pll|outclk[0]
set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to inst_ccip_interface_reg|inst_green_top|inst_ccip_std_afu|u0|board_inst|kernel_clk_generator|kernel_pll|altera_pll_i|twentynm_pll|outclk[1]
set_global_assignment -name SDC_FILE ./reset.sdc
set_global_assignment -name SDC_FILE user_clock.sdc

set_global_assignment -name SOURCE_TCL_SCRIPT_FILE ip_include.tcl


set_global_assignment -name IP_FILE ip/board/board_afu_regs.ip
set_global_assignment -name IP_FILE ip/board/board_bridge_reset.ip
set_global_assignment -name IP_FILE ip/board/board_acl_irq_to_polling_slave_0.ip
set_global_assignment -name IP_FILE ip/board/board_global_reset_in.ip
set_global_assignment -name IP_FILE ip/board/board_clk_200.ip
set_global_assignment -name IP_FILE ip/board/board_clk_400.ip
set_global_assignment -name IP_FILE ip/board/board_kernel_interface.ip
set_global_assignment -name IP_FILE ip/board/board_kernel_clk_in.ip
set_global_assignment -name IP_FILE ip/board/board_kernel_clk_export.ip
set_global_assignment -name IP_FILE ip/board/board_pipe_stage_host_ctrl.ip
set_global_assignment -name IP_FILE ip/board/board_version_id_0.ip

set_global_assignment -name QSYS_FILE board.qsys
set_global_assignment -name IP_FILE ip/ddr_board/kernel_clk.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_clk.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_reset_bridge_0.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_reset_bridge_1.ip
set_global_assignment -name QSYS_FILE ddr_board.qsys
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_acl_memory_bank_divider_0.ip

set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_bridge_2.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_bridge_3.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_clock_crossing_bridge_0.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_bridge_4.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_bridge_5.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_clock_crossing_bridge_2.ip
set_global_assignment -name IP_FILE ip/board/board_clock_bridge_0.ip
set_global_assignment -name QSYS_FILE ccip_iface/ccip_avmm_bridge.qsys
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_avst_to_avmm_slave_0.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_reset_bridge_0.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_clock_bridge_0.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_dc_fifo_3.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_dc_fifo_2.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_dc_fifo_0.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_clock_bridge_2.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_avst_to_avmm_master_0.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_dc_fifo_1.ip
set_global_assignment -name IP_FILE ccip_iface/ip/ccip_avmm_bridge/ccip_avmm_bridge_clock_bridge_3.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_clock_crossing_bridge_4.ip
set_global_assignment -name QSYS_FILE msgdma_bbb/msgdma_bbb.qsys
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_pipe_stage_m.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/dma_core_dma_write_master.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_csr.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_mm_bridge_1.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_mm_bridge_0.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_pipe_stage_0.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/dma_core_pipe_stage_dma_read.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/dma_core_pipe_stage_dma_write.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_afu_id_avmm_slave_0.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/dma_core_dma_read_master.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/dma_core_modular_sgdma_dispatcher_0.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_address_span_extender_0.ip
set_global_assignment -name IP_FILE msgdma_bbb/ip/msgdma_bbb/msgdma_bbb_clk.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_bridge_0.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_bridge_1.ip
set_global_assignment -name IP_FILE ip/board/board_clock_bridge_1.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_clock_bridge_0.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_clock_bridge_1.ip
set_global_assignment -name IP_FILE ip/ddr_board/ddr_board_mm_clock_crossing_bridge_1.ip
