{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511995050033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511995050043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 17:37:29 2017 " "Processing started: Wed Nov 29 17:37:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511995050043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995050043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGADEMO -c VGADEMO " "Command: quartus_sta VGADEMO -c VGADEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995050043 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511995050213 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511995051226 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995051226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995051406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995051406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995051446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995051446 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052226 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGADEMO.sdc " "Synopsys Design Constraints File file not found: 'VGADEMO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052426 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511995052446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511995052446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511995052446 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_100hz_reg clk_div:inst11\|clock_100hz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_100hz_reg clk_div:inst11\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_1Khz_reg clk_div:inst11\|clock_1Khz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_1Khz_reg clk_div:inst11\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_10Khz_reg clk_div:inst11\|clock_10Khz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_10Khz_reg clk_div:inst11\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_100Khz_reg clk_div:inst11\|clock_100Khz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_100Khz_reg clk_div:inst11\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_1Mhz_reg clk_div:inst11\|clock_1Mhz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_1Mhz_reg clk_div:inst11\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_10Hz_reg clk_div:inst11\|clock_10Hz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_10Hz_reg clk_div:inst11\|clock_10Hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID_pipe:inst6\|instr_out\[26\] IF_ID_pipe:inst6\|instr_out\[26\] " "create_clock -period 1.000 -name IF_ID_pipe:inst6\|instr_out\[26\] IF_ID_pipe:inst6\|instr_out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX_PIPE:inst14\|instr_out\[0\] ID_EX_PIPE:inst14\|instr_out\[0\] " "create_clock -period 1.000 -name ID_EX_PIPE:inst14\|instr_out\[0\] ID_EX_PIPE:inst14\|instr_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511995052456 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~22  from: dataf  to: combout " "Cell: inst16\|result\[31\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995052486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|stall~0  from: dataf  to: combout " "Cell: inst2\|stall~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995052486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995052486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995052486 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995052486 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052486 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995052516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995065794 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511995065794 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511995065814 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511995066404 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.831 " "Worst-case setup slack is -16.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.831            -481.977 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -16.831            -481.977 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.386           -8585.791 KEY\[0\]  " "  -15.386           -8585.791 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.828            -122.067 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -14.828            -122.067 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.569            -627.574 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -11.569            -627.574 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.209             -22.666 CLOCK_50  " "   -3.209             -22.666 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -7.977 clk_div:inst11\|clock_10Hz_reg  " "   -1.525              -7.977 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496              -7.499 clk_div:inst11\|clock_1Khz_reg  " "   -1.496              -7.499 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482             -10.667 clk_div:inst11\|clock_1Mhz_reg  " "   -1.482             -10.667 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455              -8.120 clk_div:inst11\|clock_100Khz_reg  " "   -1.455              -8.120 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.330              -8.983 clk_div:inst11\|clock_10Khz_reg  " "   -1.330              -8.983 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.319              -7.439 clk_div:inst11\|clock_100hz_reg  " "   -1.319              -7.439 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.577 " "Worst-case hold slack is -4.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.577             -30.430 KEY\[0\]  " "   -4.577             -30.430 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249              -0.549 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.249              -0.549 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 CLOCK_50  " "    0.119               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.282               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.785               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.814               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.839               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.870               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.870               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.880               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.887               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.777               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.777               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.497 " "Worst-case recovery slack is -14.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.497             -97.405 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -14.497             -97.405 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.761            -335.169 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -11.761            -335.169 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.740 " "Worst-case removal slack is 0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.740               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.731               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.731               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2247.075 KEY\[0\]  " "   -2.636           -2247.075 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.147 clk_div:inst11\|clock_1Mhz_reg  " "   -0.538              -6.147 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.382 clk_div:inst11\|clock_10Khz_reg  " "   -0.538              -5.382 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.625 clk_div:inst11\|clock_100hz_reg  " "   -0.538              -4.625 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.618 clk_div:inst11\|clock_100Khz_reg  " "   -0.538              -4.618 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.618 clk_div:inst11\|clock_1Khz_reg  " "   -0.538              -4.618 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.612 clk_div:inst11\|clock_10Hz_reg  " "   -0.538              -4.612 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -1.078 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.220              -1.078 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -0.289 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.136              -0.289 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.135               0.000 CLOCK_50  " "    9.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.535               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.535               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995066524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066524 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511995066624 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066624 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511995066634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995066694 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995074879 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~22  from: dataf  to: combout " "Cell: inst16\|result\[31\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995075297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|stall~0  from: dataf  to: combout " "Cell: inst2\|stall~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995075297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995075297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995075297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995075297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995075297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995088986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511995089186 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.127 " "Worst-case setup slack is -16.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.127            -470.367 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -16.127            -470.367 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.064           -8260.042 KEY\[0\]  " "  -15.064           -8260.042 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.367            -118.362 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -14.367            -118.362 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.218            -603.817 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -11.218            -603.817 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021             -20.708 CLOCK_50  " "   -3.021             -20.708 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.575              -8.063 clk_div:inst11\|clock_10Hz_reg  " "   -1.575              -8.063 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.534              -7.470 clk_div:inst11\|clock_1Khz_reg  " "   -1.534              -7.470 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531             -10.952 clk_div:inst11\|clock_1Mhz_reg  " "   -1.531             -10.952 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503              -8.294 clk_div:inst11\|clock_100Khz_reg  " "   -1.503              -8.294 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342              -9.072 clk_div:inst11\|clock_10Khz_reg  " "   -1.342              -9.072 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334              -7.349 clk_div:inst11\|clock_100hz_reg  " "   -1.334              -7.349 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.349 " "Worst-case hold slack is -4.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.349             -28.883 KEY\[0\]  " "   -4.349             -28.883 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235              -0.235 CLOCK_50  " "   -0.235              -0.235 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.162 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.084              -0.162 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.262               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.728               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.757               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.771               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.806               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.808               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.815               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.569               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.015 " "Worst-case recovery slack is -14.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.015             -94.158 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -14.015             -94.158 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.759            -336.908 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -11.759            -336.908 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.053 " "Worst-case removal slack is 1.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.053               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    1.053               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.450               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2293.252 KEY\[0\]  " "   -2.636           -2293.252 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.163 clk_div:inst11\|clock_1Mhz_reg  " "   -0.538              -6.163 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.394 clk_div:inst11\|clock_10Khz_reg  " "   -0.538              -5.394 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.639 clk_div:inst11\|clock_1Khz_reg  " "   -0.538              -4.639 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.636 clk_div:inst11\|clock_100hz_reg  " "   -0.538              -4.636 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.620 clk_div:inst11\|clock_10Hz_reg  " "   -0.538              -4.620 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.619 clk_div:inst11\|clock_100Khz_reg  " "   -0.538              -4.619 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.310              -1.698 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.310              -1.698 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.424 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.150              -0.424 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.142               0.000 CLOCK_50  " "    9.142               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.484               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.484               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995089296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089296 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511995089406 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089406 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511995089416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995089656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995097878 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~22  from: dataf  to: combout " "Cell: inst16\|result\[31\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995098308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|stall~0  from: dataf  to: combout " "Cell: inst2\|stall~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995098308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995098308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995098308 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995098308 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995098308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995111816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511995111896 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995111896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.966 " "Worst-case setup slack is -8.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.966            -244.593 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -8.966            -244.593 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.895           -4413.528 KEY\[0\]  " "   -7.895           -4413.528 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.884             -62.206 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -7.884             -62.206 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.429            -344.490 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.429            -344.490 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061             -14.994 CLOCK_50  " "   -2.061             -14.994 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446              -2.283 clk_div:inst11\|clock_10Hz_reg  " "   -0.446              -2.283 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432              -2.756 clk_div:inst11\|clock_1Mhz_reg  " "   -0.432              -2.756 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -2.058 clk_div:inst11\|clock_1Khz_reg  " "   -0.421              -2.058 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -2.157 clk_div:inst11\|clock_100Khz_reg  " "   -0.401              -2.157 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -2.488 clk_div:inst11\|clock_10Khz_reg  " "   -0.385              -2.488 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352              -2.043 clk_div:inst11\|clock_100hz_reg  " "   -0.352              -2.043 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995111896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.252 " "Worst-case hold slack is -2.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.252             -15.400 KEY\[0\]  " "   -2.252             -15.400 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -4.009 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.474              -4.009 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 CLOCK_50  " "    0.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.306               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.351               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.352               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.353               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.363               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.369               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.907               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995111986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.567 " "Worst-case recovery slack is -7.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.567             -50.799 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -7.567             -50.799 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.467            -148.074 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -5.467            -148.074 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995111996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995111996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.259 " "Worst-case removal slack is -0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -0.459 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.259              -0.459 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    1.177               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995112006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1409.215 KEY\[0\]  " "   -2.174           -1409.215 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -1.729 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.165              -1.729 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.046               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.046               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.125               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.129               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.139               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.143               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.143               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.157               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.144               0.000 CLOCK_50  " "    9.144               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.792               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.792               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995112016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995112016 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511995112116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995112116 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511995112126 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~22  from: dataf  to: combout " "Cell: inst16\|result\[31\]~22  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995112546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|stall~0  from: dataf  to: combout " "Cell: inst2\|stall~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995112546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995112546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995112546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511995112546 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995112546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511995126074 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.951 " "Worst-case setup slack is -7.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.951            -219.111 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -7.951            -219.111 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.972             -55.477 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -6.972             -55.477 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.948           -3761.618 KEY\[0\]  " "   -6.948           -3761.618 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.976            -314.486 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.976            -314.486 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.640             -11.579 CLOCK_50  " "   -1.640             -11.579 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.383              -1.872 clk_div:inst11\|clock_10Hz_reg  " "   -0.383              -1.872 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -2.310 clk_div:inst11\|clock_1Mhz_reg  " "   -0.371              -2.310 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361              -1.646 clk_div:inst11\|clock_1Khz_reg  " "   -0.361              -1.646 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -1.795 clk_div:inst11\|clock_100Khz_reg  " "   -0.343              -1.795 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -2.030 clk_div:inst11\|clock_10Khz_reg  " "   -0.314              -2.030 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -1.618 clk_div:inst11\|clock_100hz_reg  " "   -0.286              -1.618 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.085 " "Worst-case hold slack is -2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085             -14.583 KEY\[0\]  " "   -2.085             -14.583 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -1.820 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.285              -1.820 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140              -0.237 CLOCK_50  " "   -0.140              -0.237 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.259               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.298               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.301               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.301               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.310               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.321               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.813               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.697 " "Worst-case recovery slack is -6.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.697             -44.972 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -6.697             -44.972 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.010            -136.786 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -5.010            -136.786 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.109 " "Worst-case removal slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.114 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.109              -0.114 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.953               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.953               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1321.013 KEY\[0\]  " "   -2.174           -1321.013 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.118 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.048              -0.118 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.127               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.127               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.132               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.144               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.145               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.145               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.160               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.155               0.000 CLOCK_50  " "    9.155               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.794               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.794               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511995126194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126194 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511995126294 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995126294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995128094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995128104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511995128244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 17:38:48 2017 " "Processing ended: Wed Nov 29 17:38:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511995128244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511995128244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511995128244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511995128244 ""}
