
NUCLEO-F446ZE_UART_DMA_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037f8  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080039bc  080039bc  000139bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a0c  08003a0c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003a0c  08003a0c  00013a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a14  08003a14  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a14  08003a14  00013a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a18  08003a18  00013a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003a1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000510  20000010  08003a2c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000520  08003a2c  00020520  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c1f1  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023b2  00000000  00000000  0002c274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dc8  00000000  00000000  0002e628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a36  00000000  00000000  0002f3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023dd0  00000000  00000000  0002fe26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cee0  00000000  00000000  00053bf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d73ca  00000000  00000000  00060ad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003990  00000000  00000000  00137ea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0013b830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080039a4 	.word	0x080039a4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	080039a4 	.word	0x080039a4

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b970 	b.w	80004fc <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	460f      	mov	r7, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4694      	mov	ip, r2
 8000248:	d965      	bls.n	8000316 <__udivmoddi4+0xe2>
 800024a:	fab2 f382 	clz	r3, r2
 800024e:	b143      	cbz	r3, 8000262 <__udivmoddi4+0x2e>
 8000250:	fa02 fc03 	lsl.w	ip, r2, r3
 8000254:	f1c3 0220 	rsb	r2, r3, #32
 8000258:	409f      	lsls	r7, r3
 800025a:	fa20 f202 	lsr.w	r2, r0, r2
 800025e:	4317      	orrs	r7, r2
 8000260:	409c      	lsls	r4, r3
 8000262:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000266:	fa1f f58c 	uxth.w	r5, ip
 800026a:	fbb7 f1fe 	udiv	r1, r7, lr
 800026e:	0c22      	lsrs	r2, r4, #16
 8000270:	fb0e 7711 	mls	r7, lr, r1, r7
 8000274:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000278:	fb01 f005 	mul.w	r0, r1, r5
 800027c:	4290      	cmp	r0, r2
 800027e:	d90a      	bls.n	8000296 <__udivmoddi4+0x62>
 8000280:	eb1c 0202 	adds.w	r2, ip, r2
 8000284:	f101 37ff 	add.w	r7, r1, #4294967295
 8000288:	f080 811c 	bcs.w	80004c4 <__udivmoddi4+0x290>
 800028c:	4290      	cmp	r0, r2
 800028e:	f240 8119 	bls.w	80004c4 <__udivmoddi4+0x290>
 8000292:	3902      	subs	r1, #2
 8000294:	4462      	add	r2, ip
 8000296:	1a12      	subs	r2, r2, r0
 8000298:	b2a4      	uxth	r4, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002a6:	fb00 f505 	mul.w	r5, r0, r5
 80002aa:	42a5      	cmp	r5, r4
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x90>
 80002ae:	eb1c 0404 	adds.w	r4, ip, r4
 80002b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b6:	f080 8107 	bcs.w	80004c8 <__udivmoddi4+0x294>
 80002ba:	42a5      	cmp	r5, r4
 80002bc:	f240 8104 	bls.w	80004c8 <__udivmoddi4+0x294>
 80002c0:	4464      	add	r4, ip
 80002c2:	3802      	subs	r0, #2
 80002c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11e      	cbz	r6, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40dc      	lsrs	r4, r3
 80002d0:	2300      	movs	r3, #0
 80002d2:	e9c6 4300 	strd	r4, r3, [r6]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d908      	bls.n	80002f0 <__udivmoddi4+0xbc>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80ed 	beq.w	80004be <__udivmoddi4+0x28a>
 80002e4:	2100      	movs	r1, #0
 80002e6:	e9c6 0500 	strd	r0, r5, [r6]
 80002ea:	4608      	mov	r0, r1
 80002ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f0:	fab3 f183 	clz	r1, r3
 80002f4:	2900      	cmp	r1, #0
 80002f6:	d149      	bne.n	800038c <__udivmoddi4+0x158>
 80002f8:	42ab      	cmp	r3, r5
 80002fa:	d302      	bcc.n	8000302 <__udivmoddi4+0xce>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	f200 80f8 	bhi.w	80004f2 <__udivmoddi4+0x2be>
 8000302:	1a84      	subs	r4, r0, r2
 8000304:	eb65 0203 	sbc.w	r2, r5, r3
 8000308:	2001      	movs	r0, #1
 800030a:	4617      	mov	r7, r2
 800030c:	2e00      	cmp	r6, #0
 800030e:	d0e2      	beq.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	e9c6 4700 	strd	r4, r7, [r6]
 8000314:	e7df      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xe6>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f382 	clz	r3, r2
 800031e:	2b00      	cmp	r3, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x210>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2101      	movs	r1, #1
 8000330:	fbb2 f5f7 	udiv	r5, r2, r7
 8000334:	fb07 2015 	mls	r0, r7, r5, r2
 8000338:	0c22      	lsrs	r2, r4, #16
 800033a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800033e:	fb0e f005 	mul.w	r0, lr, r5
 8000342:	4290      	cmp	r0, r2
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x124>
 8000346:	eb1c 0202 	adds.w	r2, ip, r2
 800034a:	f105 38ff 	add.w	r8, r5, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4290      	cmp	r0, r2
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2b8>
 8000356:	4645      	mov	r5, r8
 8000358:	1a12      	subs	r2, r2, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000360:	fb07 2210 	mls	r2, r7, r0, r2
 8000364:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x14e>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 32ff 	add.w	r2, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x14c>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2c2>
 8000380:	4610      	mov	r0, r2
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800038a:	e79f      	b.n	80002cc <__udivmoddi4+0x98>
 800038c:	f1c1 0720 	rsb	r7, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa05 f401 	lsl.w	r4, r5, r1
 800039e:	fa20 f307 	lsr.w	r3, r0, r7
 80003a2:	40fd      	lsrs	r5, r7
 80003a4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	fb09 5518 	mls	r5, r9, r8, r5
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003bc:	fb08 f50e 	mul.w	r5, r8, lr
 80003c0:	42a5      	cmp	r5, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	fa00 f001 	lsl.w	r0, r0, r1
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2b4>
 80003d8:	42a5      	cmp	r5, r4
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2b4>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4464      	add	r4, ip
 80003e4:	1b64      	subs	r4, r4, r5
 80003e6:	b29d      	uxth	r5, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003f4:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f103 35ff 	add.w	r5, r3, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2ac>
 8000406:	45a6      	cmp	lr, r4
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2ac>
 800040a:	3b02      	subs	r3, #2
 800040c:	4464      	add	r4, ip
 800040e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000412:	fba3 9502 	umull	r9, r5, r3, r2
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	42ac      	cmp	r4, r5
 800041c:	46c8      	mov	r8, r9
 800041e:	46ae      	mov	lr, r5
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x29c>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x298>
 8000424:	b156      	cbz	r6, 800043c <__udivmoddi4+0x208>
 8000426:	ebb0 0208 	subs.w	r2, r0, r8
 800042a:	eb64 040e 	sbc.w	r4, r4, lr
 800042e:	fa04 f707 	lsl.w	r7, r4, r7
 8000432:	40ca      	lsrs	r2, r1
 8000434:	40cc      	lsrs	r4, r1
 8000436:	4317      	orrs	r7, r2
 8000438:	e9c6 7400 	strd	r7, r4, [r6]
 800043c:	4618      	mov	r0, r3
 800043e:	2100      	movs	r1, #0
 8000440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000444:	f1c3 0120 	rsb	r1, r3, #32
 8000448:	fa02 fc03 	lsl.w	ip, r2, r3
 800044c:	fa20 f201 	lsr.w	r2, r0, r1
 8000450:	fa25 f101 	lsr.w	r1, r5, r1
 8000454:	409d      	lsls	r5, r3
 8000456:	432a      	orrs	r2, r5
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb1 f0f7 	udiv	r0, r1, r7
 8000464:	fb07 1510 	mls	r5, r7, r0, r1
 8000468:	0c11      	lsrs	r1, r2, #16
 800046a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800046e:	fb00 f50e 	mul.w	r5, r0, lr
 8000472:	428d      	cmp	r5, r1
 8000474:	fa04 f403 	lsl.w	r4, r4, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x258>
 800047a:	eb1c 0101 	adds.w	r1, ip, r1
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 8000484:	428d      	cmp	r5, r1
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 8000488:	3802      	subs	r0, #2
 800048a:	4461      	add	r1, ip
 800048c:	1b49      	subs	r1, r1, r5
 800048e:	b292      	uxth	r2, r2
 8000490:	fbb1 f5f7 	udiv	r5, r1, r7
 8000494:	fb07 1115 	mls	r1, r7, r5, r1
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	fb05 f10e 	mul.w	r1, r5, lr
 80004a0:	4291      	cmp	r1, r2
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x282>
 80004a4:	eb1c 0202 	adds.w	r2, ip, r2
 80004a8:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2a8>
 80004ae:	4291      	cmp	r1, r2
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2a8>
 80004b2:	3d02      	subs	r5, #2
 80004b4:	4462      	add	r2, ip
 80004b6:	1a52      	subs	r2, r2, r1
 80004b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0xfc>
 80004be:	4631      	mov	r1, r6
 80004c0:	4630      	mov	r0, r6
 80004c2:	e708      	b.n	80002d6 <__udivmoddi4+0xa2>
 80004c4:	4639      	mov	r1, r7
 80004c6:	e6e6      	b.n	8000296 <__udivmoddi4+0x62>
 80004c8:	4610      	mov	r0, r2
 80004ca:	e6fb      	b.n	80002c4 <__udivmoddi4+0x90>
 80004cc:	4548      	cmp	r0, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d8:	3b01      	subs	r3, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004dc:	4645      	mov	r5, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x282>
 80004e0:	462b      	mov	r3, r5
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1da>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x258>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ec:	3d02      	subs	r5, #2
 80004ee:	4462      	add	r2, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x124>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e70a      	b.n	800030c <__udivmoddi4+0xd8>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x14e>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800050a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800050e:	2b00      	cmp	r3, #0
 8000510:	db0b      	blt.n	800052a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	f003 021f 	and.w	r2, r3, #31
 8000518:	4907      	ldr	r1, [pc, #28]	; (8000538 <__NVIC_EnableIRQ+0x38>)
 800051a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800051e:	095b      	lsrs	r3, r3, #5
 8000520:	2001      	movs	r0, #1
 8000522:	fa00 f202 	lsl.w	r2, r0, r2
 8000526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800052a:	bf00      	nop
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	e000e100 	.word	0xe000e100

0800053c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	6039      	str	r1, [r7, #0]
 8000546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054c:	2b00      	cmp	r3, #0
 800054e:	db0a      	blt.n	8000566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	b2da      	uxtb	r2, r3
 8000554:	490c      	ldr	r1, [pc, #48]	; (8000588 <__NVIC_SetPriority+0x4c>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	0112      	lsls	r2, r2, #4
 800055c:	b2d2      	uxtb	r2, r2
 800055e:	440b      	add	r3, r1
 8000560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000564:	e00a      	b.n	800057c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	b2da      	uxtb	r2, r3
 800056a:	4908      	ldr	r1, [pc, #32]	; (800058c <__NVIC_SetPriority+0x50>)
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	f003 030f 	and.w	r3, r3, #15
 8000572:	3b04      	subs	r3, #4
 8000574:	0112      	lsls	r2, r2, #4
 8000576:	b2d2      	uxtb	r2, r2
 8000578:	440b      	add	r3, r1
 800057a:	761a      	strb	r2, [r3, #24]
}
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr
 8000588:	e000e100 	.word	0xe000e100
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800059a:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <LL_DMA_EnableStream+0x3c>)
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	461a      	mov	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4413      	add	r3, r2
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4908      	ldr	r1, [pc, #32]	; (80005cc <LL_DMA_EnableStream+0x3c>)
 80005ac:	683a      	ldr	r2, [r7, #0]
 80005ae:	440a      	add	r2, r1
 80005b0:	7812      	ldrb	r2, [r2, #0]
 80005b2:	4611      	mov	r1, r2
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	440a      	add	r2, r1
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6013      	str	r3, [r2, #0]
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	080039bc 	.word	0x080039bc

080005d0 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  *@retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
 80005dc:	4a0e      	ldr	r2, [pc, #56]	; (8000618 <LL_DMA_ConfigTransfer+0x48>)
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	4413      	add	r3, r2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	461a      	mov	r2, r3
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	4413      	add	r3, r2
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f423 335f 	bic.w	r3, r3, #228352	; 0x37c00
 80005f0:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 80005f4:	4908      	ldr	r1, [pc, #32]	; (8000618 <LL_DMA_ConfigTransfer+0x48>)
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	440a      	add	r2, r1
 80005fa:	7812      	ldrb	r2, [r2, #0]
 80005fc:	4611      	mov	r1, r2
 80005fe:	68fa      	ldr	r2, [r7, #12]
 8000600:	440a      	add	r2, r1
 8000602:	4611      	mov	r1, r2
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	4313      	orrs	r3, r2
 8000608:	600b      	str	r3, [r1, #0]
             DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_SxCR_MSIZE | DMA_SxCR_PL | DMA_SxCR_PFCTRL,
             Configuration);
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	080039bc 	.word	0x080039bc

0800061c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000628:	4a0d      	ldr	r2, [pc, #52]	; (8000660 <LL_DMA_SetDataLength+0x44>)
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	4413      	add	r3, r2
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	4413      	add	r3, r2
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	0c1b      	lsrs	r3, r3, #16
 800063a:	041b      	lsls	r3, r3, #16
 800063c:	4908      	ldr	r1, [pc, #32]	; (8000660 <LL_DMA_SetDataLength+0x44>)
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	440a      	add	r2, r1
 8000642:	7812      	ldrb	r2, [r2, #0]
 8000644:	4611      	mov	r1, r2
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	440a      	add	r2, r1
 800064a:	4611      	mov	r1, r2
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	4313      	orrs	r3, r2
 8000650:	604b      	str	r3, [r1, #4]
}
 8000652:	bf00      	nop
 8000654:	3714      	adds	r7, #20
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	080039bc 	.word	0x080039bc

08000664 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
 8000670:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	2b40      	cmp	r3, #64	; 0x40
 8000676:	d114      	bne.n	80006a2 <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 8000678:	4a17      	ldr	r2, [pc, #92]	; (80006d8 <LL_DMA_ConfigAddresses+0x74>)
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	4413      	add	r3, r2
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	461a      	mov	r2, r3
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	4413      	add	r3, r2
 8000686:	461a      	mov	r2, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 800068c:	4a12      	ldr	r2, [pc, #72]	; (80006d8 <LL_DMA_ConfigAddresses+0x74>)
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	4413      	add	r3, r2
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	461a      	mov	r2, r3
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	4413      	add	r3, r2
 800069a:	461a      	mov	r2, r3
 800069c:	683b      	ldr	r3, [r7, #0]
 800069e:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
  }
}
 80006a0:	e013      	b.n	80006ca <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 80006a2:	4a0d      	ldr	r2, [pc, #52]	; (80006d8 <LL_DMA_ConfigAddresses+0x74>)
 80006a4:	68bb      	ldr	r3, [r7, #8]
 80006a6:	4413      	add	r3, r2
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	461a      	mov	r2, r3
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	4413      	add	r3, r2
 80006b0:	461a      	mov	r2, r3
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 80006b6:	4a08      	ldr	r2, [pc, #32]	; (80006d8 <LL_DMA_ConfigAddresses+0x74>)
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	4413      	add	r3, r2
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	461a      	mov	r2, r3
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	4413      	add	r3, r2
 80006c4:	461a      	mov	r2, r3
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	60d3      	str	r3, [r2, #12]
}
 80006ca:	bf00      	nop
 80006cc:	3714      	adds	r7, #20
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	080039bc 	.word	0x080039bc

080006dc <LL_DMA_IsActiveFlag_TC5>:
  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	685b      	ldr	r3, [r3, #4]
 80006e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80006ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80006f0:	bf0c      	ite	eq
 80006f2:	2301      	moveq	r3, #1
 80006f4:	2300      	movne	r3, #0
 80006f6:	b2db      	uxtb	r3, r3
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <LL_DMA_IsActiveFlag_TE5>:
  * @rmtoll HISR  TEIF0    LL_DMA_IsActiveFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
{
 8000704:	b480      	push	{r7}
 8000706:	b083      	sub	sp, #12
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF5)==(DMA_HISR_TEIF5));
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000718:	bf0c      	ite	eq
 800071a:	2301      	moveq	r3, #1
 800071c:	2300      	movne	r3, #0
 800071e:	b2db      	uxtb	r3, r3
}
 8000720:	4618      	mov	r0, r3
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <LL_DMA_ClearFlag_TC5>:
  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800073a:	60da      	str	r2, [r3, #12]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr

08000748 <LL_DMA_ClearFlag_TE5>:
  * @rmtoll HIFCR  CTEIF5    LL_DMA_ClearFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF5);
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000756:	60da      	str	r2, [r3, #12]
}
 8000758:	bf00      	nop
 800075a:	370c      	adds	r7, #12
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
 800076e:	4a0c      	ldr	r2, [pc, #48]	; (80007a0 <LL_DMA_EnableIT_TE+0x3c>)
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	4413      	add	r3, r2
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	461a      	mov	r2, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4413      	add	r3, r2
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4908      	ldr	r1, [pc, #32]	; (80007a0 <LL_DMA_EnableIT_TE+0x3c>)
 8000780:	683a      	ldr	r2, [r7, #0]
 8000782:	440a      	add	r2, r1
 8000784:	7812      	ldrb	r2, [r2, #0]
 8000786:	4611      	mov	r1, r2
 8000788:	687a      	ldr	r2, [r7, #4]
 800078a:	440a      	add	r2, r1
 800078c:	f043 0304 	orr.w	r3, r3, #4
 8000790:	6013      	str	r3, [r2, #0]
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	080039bc 	.word	0x080039bc

080007a4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 80007ae:	4a0c      	ldr	r2, [pc, #48]	; (80007e0 <LL_DMA_EnableIT_TC+0x3c>)
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	4413      	add	r3, r2
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	461a      	mov	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4413      	add	r3, r2
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4908      	ldr	r1, [pc, #32]	; (80007e0 <LL_DMA_EnableIT_TC+0x3c>)
 80007c0:	683a      	ldr	r2, [r7, #0]
 80007c2:	440a      	add	r2, r1
 80007c4:	7812      	ldrb	r2, [r2, #0]
 80007c6:	4611      	mov	r1, r2
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	440a      	add	r2, r1
 80007cc:	f043 0310 	orr.w	r3, r3, #16
 80007d0:	6013      	str	r3, [r2, #0]
}
 80007d2:	bf00      	nop
 80007d4:	370c      	adds	r7, #12
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	080039bc 	.word	0x080039bc

080007e4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80007ec:	4b08      	ldr	r3, [pc, #32]	; (8000810 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007f0:	4907      	ldr	r1, [pc, #28]	; (8000810 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	4313      	orrs	r3, r2
 80007f6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80007f8:	4b05      	ldr	r3, [pc, #20]	; (8000810 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4013      	ands	r3, r2
 8000800:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000802:	68fb      	ldr	r3, [r7, #12]
}
 8000804:	bf00      	nop
 8000806:	3714      	adds	r7, #20
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	40023800 	.word	0x40023800

08000814 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8000814:	b480      	push	{r7}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	330c      	adds	r3, #12
 8000820:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	e853 3f00 	ldrex	r3, [r3]
 8000828:	60bb      	str	r3, [r7, #8]
   return(result);
 800082a:	68bb      	ldr	r3, [r7, #8]
 800082c:	f043 0310 	orr.w	r3, r3, #16
 8000830:	61fb      	str	r3, [r7, #28]
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	330c      	adds	r3, #12
 8000836:	69fa      	ldr	r2, [r7, #28]
 8000838:	61ba      	str	r2, [r7, #24]
 800083a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800083c:	6979      	ldr	r1, [r7, #20]
 800083e:	69ba      	ldr	r2, [r7, #24]
 8000840:	e841 2300 	strex	r3, r2, [r1]
 8000844:	613b      	str	r3, [r7, #16]
   return(result);
 8000846:	693b      	ldr	r3, [r7, #16]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d1e7      	bne.n	800081c <LL_USART_EnableIT_IDLE+0x8>
}
 800084c:	bf00      	nop
 800084e:	bf00      	nop
 8000850:	3724      	adds	r7, #36	; 0x24
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr

0800085a <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 800085a:	b480      	push	{r7}
 800085c:	b089      	sub	sp, #36	; 0x24
 800085e:	af00      	add	r7, sp, #0
 8000860:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3314      	adds	r3, #20
 8000866:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	e853 3f00 	ldrex	r3, [r3]
 800086e:	60bb      	str	r3, [r7, #8]
   return(result);
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000876:	61fb      	str	r3, [r7, #28]
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	3314      	adds	r3, #20
 800087c:	69fa      	ldr	r2, [r7, #28]
 800087e:	61ba      	str	r2, [r7, #24]
 8000880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000882:	6979      	ldr	r1, [r7, #20]
 8000884:	69ba      	ldr	r2, [r7, #24]
 8000886:	e841 2300 	strex	r3, r2, [r1]
 800088a:	613b      	str	r3, [r7, #16]
   return(result);
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d1e7      	bne.n	8000862 <LL_USART_EnableDMAReq_RX+0x8>
}
 8000892:	bf00      	nop
 8000894:	bf00      	nop
 8000896:	3724      	adds	r7, #36	; 0x24
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr

080008a0 <LL_USART_DMA_GetRegAddr>:
  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
  * @param  USARTx USART Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* return address of DR register */
  return ((uint32_t) &(USARTx->DR));
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	3304      	adds	r3, #4
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <LL_UART_DMA_RX_Config>:
 * @Function_Output : None
 * @Function_Brief  : Config function for LL Uart Rx. Use this function in the
 * 					  MX_USART2_UART_Init() or use after UART and DMA Init func.
 ******************************************************************************/

void LL_UART_DMA_RX_Config(USART_TypeDef *USARTx ,DMA_TypeDef *DMAx, uint32_t Periphs , uint32_t Stream, IRQn_Type IRQn, uint8_t DstAddress[], uint8_t Rx_Buffer_Size) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af02      	add	r7, sp, #8
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	607a      	str	r2, [r7, #4]
 80008c4:	603b      	str	r3, [r7, #0]

	// Enable DMA Clock.
	LL_AHB1_GRP1_EnableClock(Periphs);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ff8c 	bl	80007e4 <LL_AHB1_GRP1_EnableClock>

	/*ENABLE DMA NVIC PRIOTIRY*/
	NVIC_SetPriority(IRQn, 0);
 80008cc:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff fe32 	bl	800053c <__NVIC_SetPriority>

	/*ENABLE DMA NVIC IRQN*/
	NVIC_EnableIRQ(IRQn);
 80008d8:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fe0f 	bl	8000500 <__NVIC_EnableIRQ>

	/*CONFIGURE DMA TRANSFER*/
	LL_DMA_ConfigTransfer(	 DMAx, Stream,
 80008e2:	4a13      	ldr	r2, [pc, #76]	; (8000930 <LL_UART_DMA_RX_Config+0x78>)
 80008e4:	6839      	ldr	r1, [r7, #0]
 80008e6:	68b8      	ldr	r0, [r7, #8]
 80008e8:	f7ff fe72 	bl	80005d0 <LL_DMA_ConfigTransfer>
	  						 LL_DMA_MEMORY_INCREMENT			|
	  						 LL_DMA_PDATAALIGN_BYTE				|
	  						 LL_DMA_MDATAALIGN_BYTE				);

	/*Configure transfer address and direction*/
	LL_DMA_ConfigAddresses(	 DMAx,
 80008ec:	68f8      	ldr	r0, [r7, #12]
 80008ee:	f7ff ffd7 	bl	80008a0 <LL_USART_DMA_GetRegAddr>
 80008f2:	4602      	mov	r2, r0
 80008f4:	69fb      	ldr	r3, [r7, #28]
 80008f6:	2100      	movs	r1, #0
 80008f8:	9100      	str	r1, [sp, #0]
 80008fa:	6839      	ldr	r1, [r7, #0]
 80008fc:	68b8      	ldr	r0, [r7, #8]
 80008fe:	f7ff feb1 	bl	8000664 <LL_DMA_ConfigAddresses>
							 LL_USART_DMA_GetRegAddr(USARTx),
	  		  	  	  	  	 (uint32_t)DstAddress,
							 LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	/* Set data lenght */
	LL_DMA_SetDataLength(DMAx, Stream, Rx_Buffer_Size);
 8000902:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000906:	461a      	mov	r2, r3
 8000908:	6839      	ldr	r1, [r7, #0]
 800090a:	68b8      	ldr	r0, [r7, #8]
 800090c:	f7ff fe86 	bl	800061c <LL_DMA_SetDataLength>

	/* Enable DMA Complate, IDLE and Error Interrupt. */
	LL_DMA_EnableIT_TC(DMAx, Stream);
 8000910:	6839      	ldr	r1, [r7, #0]
 8000912:	68b8      	ldr	r0, [r7, #8]
 8000914:	f7ff ff46 	bl	80007a4 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMAx, Stream);
 8000918:	6839      	ldr	r1, [r7, #0]
 800091a:	68b8      	ldr	r0, [r7, #8]
 800091c:	f7ff ff22 	bl	8000764 <LL_DMA_EnableIT_TE>

	LL_USART_EnableIT_IDLE(USARTx);
 8000920:	68f8      	ldr	r0, [r7, #12]
 8000922:	f7ff ff77 	bl	8000814 <LL_USART_EnableIT_IDLE>
}
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	00020500 	.word	0x00020500

08000934 <LL_UART_DMA_RX_Start>:
 * @Function_Input  : USARTx, DMAx, Stream
 * @Function_Output : None
 * @Function_Brief  : Start func. Uart Rx LL
 ******************************************************************************/

void LL_UART_DMA_RX_Start(USART_TypeDef *USARTx, DMA_TypeDef *DMAx, uint32_t Stream){
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]

	LL_USART_EnableDMAReq_RX(USARTx);
 8000940:	68f8      	ldr	r0, [r7, #12]
 8000942:	f7ff ff8a 	bl	800085a <LL_USART_EnableDMAReq_RX>
	LL_DMA_EnableStream(DMAx, Stream);
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	68b8      	ldr	r0, [r7, #8]
 800094a:	f7ff fe21 	bl	8000590 <LL_DMA_EnableStream>

}
 800094e:	bf00      	nop
 8000950:	3710      	adds	r7, #16
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <LL_UART_DMA_RX_Interrupt>:
 * @Function_Input  : DMAx
 * @Function_Output : None
 * @Function_Brief  : Interrupt func.
 ******************************************************************************/

void LL_UART_DMA_RX_Interrupt(DMA_TypeDef *DMAx){
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

	if(LL_DMA_IsActiveFlag_TC5(DMAx)){
 8000960:	6878      	ldr	r0, [r7, #4]
 8000962:	f7ff febb 	bl	80006dc <LL_DMA_IsActiveFlag_TC5>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d006      	beq.n	800097a <LL_UART_DMA_RX_Interrupt+0x22>

			LL_DMA_ClearFlag_TC5(DMAx);
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f7ff fedd 	bl	800072c <LL_DMA_ClearFlag_TC5>

			Rx_Cmplt = 1;
 8000972:	4b0a      	ldr	r3, [pc, #40]	; (800099c <LL_UART_DMA_RX_Interrupt+0x44>)
 8000974:	2201      	movs	r2, #1
 8000976:	701a      	strb	r2, [r3, #0]

			LL_DMA_ClearFlag_TE5(DMAx);
			Rx_Error = 1;
	}

}
 8000978:	e00b      	b.n	8000992 <LL_UART_DMA_RX_Interrupt+0x3a>
	else if(LL_DMA_IsActiveFlag_TE5(DMAx)){
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff fec2 	bl	8000704 <LL_DMA_IsActiveFlag_TE5>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d005      	beq.n	8000992 <LL_UART_DMA_RX_Interrupt+0x3a>
			LL_DMA_ClearFlag_TE5(DMAx);
 8000986:	6878      	ldr	r0, [r7, #4]
 8000988:	f7ff fede 	bl	8000748 <LL_DMA_ClearFlag_TE5>
			Rx_Error = 1;
 800098c:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <LL_UART_DMA_RX_Interrupt+0x48>)
 800098e:	2201      	movs	r2, #1
 8000990:	701a      	strb	r2, [r3, #0]
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20000031 	.word	0x20000031
 80009a0:	20000030 	.word	0x20000030

080009a4 <__NVIC_GetPriorityGrouping>:
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a8:	4b04      	ldr	r3, [pc, #16]	; (80009bc <__NVIC_GetPriorityGrouping+0x18>)
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	0a1b      	lsrs	r3, r3, #8
 80009ae:	f003 0307 	and.w	r3, r3, #7
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <__NVIC_EnableIRQ>:
{
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	4603      	mov	r3, r0
 80009c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	db0b      	blt.n	80009ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	f003 021f 	and.w	r2, r3, #31
 80009d8:	4907      	ldr	r1, [pc, #28]	; (80009f8 <__NVIC_EnableIRQ+0x38>)
 80009da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009de:	095b      	lsrs	r3, r3, #5
 80009e0:	2001      	movs	r0, #1
 80009e2:	fa00 f202 	lsl.w	r2, r0, r2
 80009e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	e000e100 	.word	0xe000e100

080009fc <__NVIC_SetPriority>:
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	6039      	str	r1, [r7, #0]
 8000a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	db0a      	blt.n	8000a26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	490c      	ldr	r1, [pc, #48]	; (8000a48 <__NVIC_SetPriority+0x4c>)
 8000a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a1a:	0112      	lsls	r2, r2, #4
 8000a1c:	b2d2      	uxtb	r2, r2
 8000a1e:	440b      	add	r3, r1
 8000a20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000a24:	e00a      	b.n	8000a3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	b2da      	uxtb	r2, r3
 8000a2a:	4908      	ldr	r1, [pc, #32]	; (8000a4c <__NVIC_SetPriority+0x50>)
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	f003 030f 	and.w	r3, r3, #15
 8000a32:	3b04      	subs	r3, #4
 8000a34:	0112      	lsls	r2, r2, #4
 8000a36:	b2d2      	uxtb	r2, r2
 8000a38:	440b      	add	r3, r1
 8000a3a:	761a      	strb	r2, [r3, #24]
}
 8000a3c:	bf00      	nop
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	e000e100 	.word	0xe000e100
 8000a4c:	e000ed00 	.word	0xe000ed00

08000a50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b089      	sub	sp, #36	; 0x24
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	f1c3 0307 	rsb	r3, r3, #7
 8000a6a:	2b04      	cmp	r3, #4
 8000a6c:	bf28      	it	cs
 8000a6e:	2304      	movcs	r3, #4
 8000a70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a72:	69fb      	ldr	r3, [r7, #28]
 8000a74:	3304      	adds	r3, #4
 8000a76:	2b06      	cmp	r3, #6
 8000a78:	d902      	bls.n	8000a80 <NVIC_EncodePriority+0x30>
 8000a7a:	69fb      	ldr	r3, [r7, #28]
 8000a7c:	3b03      	subs	r3, #3
 8000a7e:	e000      	b.n	8000a82 <NVIC_EncodePriority+0x32>
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a84:	f04f 32ff 	mov.w	r2, #4294967295
 8000a88:	69bb      	ldr	r3, [r7, #24]
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	43da      	mvns	r2, r3
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	401a      	ands	r2, r3
 8000a94:	697b      	ldr	r3, [r7, #20]
 8000a96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a98:	f04f 31ff 	mov.w	r1, #4294967295
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa2:	43d9      	mvns	r1, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa8:	4313      	orrs	r3, r2
         );
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3724      	adds	r7, #36	; 0x24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
	...

08000ab8 <LL_DMA_ConfigTransfer>:
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b085      	sub	sp, #20
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
 8000ac4:	4a0e      	ldr	r2, [pc, #56]	; (8000b00 <LL_DMA_ConfigTransfer+0x48>)
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	4413      	add	r3, r2
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	461a      	mov	r2, r3
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f423 335f 	bic.w	r3, r3, #228352	; 0x37c00
 8000ad8:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 8000adc:	4908      	ldr	r1, [pc, #32]	; (8000b00 <LL_DMA_ConfigTransfer+0x48>)
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	440a      	add	r2, r1
 8000ae2:	7812      	ldrb	r2, [r2, #0]
 8000ae4:	4611      	mov	r1, r2
 8000ae6:	68fa      	ldr	r2, [r7, #12]
 8000ae8:	440a      	add	r2, r1
 8000aea:	4611      	mov	r1, r2
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	600b      	str	r3, [r1, #0]
}
 8000af2:	bf00      	nop
 8000af4:	3714      	adds	r7, #20
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	080039c4 	.word	0x080039c4

08000b04 <LL_DMA_SetDataTransferDirection>:
{
 8000b04:	b480      	push	{r7}
 8000b06:	b085      	sub	sp, #20
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8000b10:	4a0d      	ldr	r2, [pc, #52]	; (8000b48 <LL_DMA_SetDataTransferDirection+0x44>)
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	4413      	add	r3, r2
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	461a      	mov	r2, r3
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8000b24:	4908      	ldr	r1, [pc, #32]	; (8000b48 <LL_DMA_SetDataTransferDirection+0x44>)
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	440b      	add	r3, r1
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	440b      	add	r3, r1
 8000b32:	4619      	mov	r1, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4313      	orrs	r3, r2
 8000b38:	600b      	str	r3, [r1, #0]
}
 8000b3a:	bf00      	nop
 8000b3c:	3714      	adds	r7, #20
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	080039c4 	.word	0x080039c4

08000b4c <LL_DMA_SetMode>:
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8000b58:	4a0d      	ldr	r2, [pc, #52]	; (8000b90 <LL_DMA_SetMode+0x44>)
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	461a      	mov	r2, r3
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	4413      	add	r3, r2
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8000b6c:	4908      	ldr	r1, [pc, #32]	; (8000b90 <LL_DMA_SetMode+0x44>)
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	440b      	add	r3, r1
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	4619      	mov	r1, r3
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	440b      	add	r3, r1
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	600b      	str	r3, [r1, #0]
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	080039c4 	.word	0x080039c4

08000b94 <LL_DMA_SetPeriphIncMode>:
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	60f8      	str	r0, [r7, #12]
 8000b9c:	60b9      	str	r1, [r7, #8]
 8000b9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	; (8000bd8 <LL_DMA_SetPeriphIncMode+0x44>)
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	4413      	add	r3, r2
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000bb4:	4908      	ldr	r1, [pc, #32]	; (8000bd8 <LL_DMA_SetPeriphIncMode+0x44>)
 8000bb6:	68bb      	ldr	r3, [r7, #8]
 8000bb8:	440b      	add	r3, r1
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	440b      	add	r3, r1
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	600b      	str	r3, [r1, #0]
}
 8000bca:	bf00      	nop
 8000bcc:	3714      	adds	r7, #20
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop
 8000bd8:	080039c4 	.word	0x080039c4

08000bdc <LL_DMA_SetMemoryIncMode>:
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8000be8:	4a0d      	ldr	r2, [pc, #52]	; (8000c20 <LL_DMA_SetMemoryIncMode+0x44>)
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	4413      	add	r3, r2
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	461a      	mov	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000bfc:	4908      	ldr	r1, [pc, #32]	; (8000c20 <LL_DMA_SetMemoryIncMode+0x44>)
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	440b      	add	r3, r1
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	4619      	mov	r1, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	440b      	add	r3, r1
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	600b      	str	r3, [r1, #0]
}
 8000c12:	bf00      	nop
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	080039c4 	.word	0x080039c4

08000c24 <LL_DMA_SetPeriphSize>:
{
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8000c30:	4a0d      	ldr	r2, [pc, #52]	; (8000c68 <LL_DMA_SetPeriphSize+0x44>)
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	4413      	add	r3, r2
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	4413      	add	r3, r2
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8000c44:	4908      	ldr	r1, [pc, #32]	; (8000c68 <LL_DMA_SetPeriphSize+0x44>)
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	440b      	add	r3, r1
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	440b      	add	r3, r1
 8000c52:	4619      	mov	r1, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	600b      	str	r3, [r1, #0]
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	080039c4 	.word	0x080039c4

08000c6c <LL_DMA_SetMemorySize>:
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000c78:	4a0d      	ldr	r2, [pc, #52]	; (8000cb0 <LL_DMA_SetMemorySize+0x44>)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4413      	add	r3, r2
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8000c8c:	4908      	ldr	r1, [pc, #32]	; (8000cb0 <LL_DMA_SetMemorySize+0x44>)
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	440b      	add	r3, r1
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	4619      	mov	r1, r3
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	440b      	add	r3, r1
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	600b      	str	r3, [r1, #0]
}
 8000ca2:	bf00      	nop
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	080039c4 	.word	0x080039c4

08000cb4 <LL_DMA_SetStreamPriorityLevel>:
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8000cc0:	4a0d      	ldr	r2, [pc, #52]	; (8000cf8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	461a      	mov	r2, r3
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	4413      	add	r3, r2
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000cd4:	4908      	ldr	r1, [pc, #32]	; (8000cf8 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000cd6:	68bb      	ldr	r3, [r7, #8]
 8000cd8:	440b      	add	r3, r1
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	440b      	add	r3, r1
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	600b      	str	r3, [r1, #0]
}
 8000cea:	bf00      	nop
 8000cec:	3714      	adds	r7, #20
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	080039c4 	.word	0x080039c4

08000cfc <LL_DMA_SetDataLength>:
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000d08:	4a0d      	ldr	r2, [pc, #52]	; (8000d40 <LL_DMA_SetDataLength+0x44>)
 8000d0a:	68bb      	ldr	r3, [r7, #8]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	461a      	mov	r2, r3
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	4413      	add	r3, r2
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	0c1b      	lsrs	r3, r3, #16
 8000d1a:	041b      	lsls	r3, r3, #16
 8000d1c:	4908      	ldr	r1, [pc, #32]	; (8000d40 <LL_DMA_SetDataLength+0x44>)
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	440a      	add	r2, r1
 8000d22:	7812      	ldrb	r2, [r2, #0]
 8000d24:	4611      	mov	r1, r2
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	440a      	add	r2, r1
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	604b      	str	r3, [r1, #4]
}
 8000d32:	bf00      	nop
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	080039c4 	.word	0x080039c4

08000d44 <LL_DMA_SetChannelSelection>:
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <LL_DMA_SetChannelSelection+0x44>)
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	4413      	add	r3, r2
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8000d64:	4908      	ldr	r1, [pc, #32]	; (8000d88 <LL_DMA_SetChannelSelection+0x44>)
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	440b      	add	r3, r1
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	440b      	add	r3, r1
 8000d72:	4619      	mov	r1, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	600b      	str	r3, [r1, #0]
}
 8000d7a:	bf00      	nop
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	080039c4 	.word	0x080039c4

08000d8c <LL_DMA_DisableFifoMode>:
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8000d96:	4a0c      	ldr	r2, [pc, #48]	; (8000dc8 <LL_DMA_DisableFifoMode+0x3c>)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	461a      	mov	r2, r3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4413      	add	r3, r2
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	4908      	ldr	r1, [pc, #32]	; (8000dc8 <LL_DMA_DisableFifoMode+0x3c>)
 8000da8:	683a      	ldr	r2, [r7, #0]
 8000daa:	440a      	add	r2, r1
 8000dac:	7812      	ldrb	r2, [r2, #0]
 8000dae:	4611      	mov	r1, r2
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	440a      	add	r2, r1
 8000db4:	f023 0304 	bic.w	r3, r3, #4
 8000db8:	6153      	str	r3, [r2, #20]
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	080039c4 	.word	0x080039c4

08000dcc <LL_DMA_ConfigAddresses>:
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
 8000dd8:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8000dda:	69bb      	ldr	r3, [r7, #24]
 8000ddc:	2b40      	cmp	r3, #64	; 0x40
 8000dde:	d114      	bne.n	8000e0a <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 8000de0:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <LL_DMA_ConfigAddresses+0x74>)
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	4413      	add	r3, r2
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	461a      	mov	r2, r3
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	4413      	add	r3, r2
 8000dee:	461a      	mov	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 8000df4:	4a12      	ldr	r2, [pc, #72]	; (8000e40 <LL_DMA_ConfigAddresses+0x74>)
 8000df6:	68bb      	ldr	r3, [r7, #8]
 8000df8:	4413      	add	r3, r2
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	4413      	add	r3, r2
 8000e02:	461a      	mov	r2, r3
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	6093      	str	r3, [r2, #8]
}
 8000e08:	e013      	b.n	8000e32 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 8000e0a:	4a0d      	ldr	r2, [pc, #52]	; (8000e40 <LL_DMA_ConfigAddresses+0x74>)
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	4413      	add	r3, r2
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	461a      	mov	r2, r3
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4413      	add	r3, r2
 8000e18:	461a      	mov	r2, r3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 8000e1e:	4a08      	ldr	r2, [pc, #32]	; (8000e40 <LL_DMA_ConfigAddresses+0x74>)
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	4413      	add	r3, r2
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	461a      	mov	r2, r3
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	60d3      	str	r3, [r2, #12]
}
 8000e32:	bf00      	nop
 8000e34:	3714      	adds	r7, #20
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	080039c4 	.word	0x080039c4

08000e44 <LL_DMA_EnableIT_TE>:
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
 8000e4e:	4a0c      	ldr	r2, [pc, #48]	; (8000e80 <LL_DMA_EnableIT_TE+0x3c>)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	4413      	add	r3, r2
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	461a      	mov	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4908      	ldr	r1, [pc, #32]	; (8000e80 <LL_DMA_EnableIT_TE+0x3c>)
 8000e60:	683a      	ldr	r2, [r7, #0]
 8000e62:	440a      	add	r2, r1
 8000e64:	7812      	ldrb	r2, [r2, #0]
 8000e66:	4611      	mov	r1, r2
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	440a      	add	r2, r1
 8000e6c:	f043 0304 	orr.w	r3, r3, #4
 8000e70:	6013      	str	r3, [r2, #0]
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	080039c4 	.word	0x080039c4

08000e84 <LL_DMA_EnableIT_TC>:
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8000e8e:	4a0c      	ldr	r2, [pc, #48]	; (8000ec0 <LL_DMA_EnableIT_TC+0x3c>)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	4413      	add	r3, r2
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	461a      	mov	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4413      	add	r3, r2
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4908      	ldr	r1, [pc, #32]	; (8000ec0 <LL_DMA_EnableIT_TC+0x3c>)
 8000ea0:	683a      	ldr	r2, [r7, #0]
 8000ea2:	440a      	add	r2, r1
 8000ea4:	7812      	ldrb	r2, [r2, #0]
 8000ea6:	4611      	mov	r1, r2
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	440a      	add	r2, r1
 8000eac:	f043 0310 	orr.w	r3, r3, #16
 8000eb0:	6013      	str	r3, [r2, #0]
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	080039c4 	.word	0x080039c4

08000ec4 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <LL_RCC_HSE_EnableBypass+0x1c>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <LL_RCC_HSE_EnableBypass+0x1c>)
 8000ece:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ed2:	6013      	str	r3, [r2, #0]
}
 8000ed4:	bf00      	nop
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	40023800 	.word	0x40023800

08000ee4 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <LL_RCC_HSE_Enable+0x1c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a04      	ldr	r2, [pc, #16]	; (8000f00 <LL_RCC_HSE_Enable+0x1c>)
 8000eee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	40023800 	.word	0x40023800

08000f04 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000f08:	4b07      	ldr	r3, [pc, #28]	; (8000f28 <LL_RCC_HSE_IsReady+0x24>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000f14:	bf0c      	ite	eq
 8000f16:	2301      	moveq	r3, #1
 8000f18:	2300      	movne	r3, #0
 8000f1a:	b2db      	uxtb	r3, r3
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	40023800 	.word	0x40023800

08000f2c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <LL_RCC_SetSysClkSource+0x24>)
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	f023 0203 	bic.w	r2, r3, #3
 8000f3c:	4904      	ldr	r1, [pc, #16]	; (8000f50 <LL_RCC_SetSysClkSource+0x24>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	608b      	str	r3, [r1, #8]
}
 8000f44:	bf00      	nop
 8000f46:	370c      	adds	r7, #12
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	40023800 	.word	0x40023800

08000f54 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f58:	4b04      	ldr	r3, [pc, #16]	; (8000f6c <LL_RCC_GetSysClkSource+0x18>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f003 030c 	and.w	r3, r3, #12
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40023800 	.word	0x40023800

08000f70 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000f78:	4b06      	ldr	r3, [pc, #24]	; (8000f94 <LL_RCC_SetAHBPrescaler+0x24>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000f80:	4904      	ldr	r1, [pc, #16]	; (8000f94 <LL_RCC_SetAHBPrescaler+0x24>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	608b      	str	r3, [r1, #8]
}
 8000f88:	bf00      	nop
 8000f8a:	370c      	adds	r7, #12
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	40023800 	.word	0x40023800

08000f98 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <LL_RCC_SetAPB1Prescaler+0x24>)
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000fa8:	4904      	ldr	r1, [pc, #16]	; (8000fbc <LL_RCC_SetAPB1Prescaler+0x24>)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	608b      	str	r3, [r1, #8]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	40023800 	.word	0x40023800

08000fc0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000fd0:	4904      	ldr	r1, [pc, #16]	; (8000fe4 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	608b      	str	r3, [r1, #8]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <LL_RCC_SetTIMPrescaler+0x28>)
 8000ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000ff6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8000ffa:	4905      	ldr	r1, [pc, #20]	; (8001010 <LL_RCC_SetTIMPrescaler+0x28>)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40023800 	.word	0x40023800

08001014 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <LL_RCC_PLL_Enable+0x1c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a04      	ldr	r2, [pc, #16]	; (8001030 <LL_RCC_PLL_Enable+0x1c>)
 800101e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001022:	6013      	str	r3, [r2, #0]
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	40023800 	.word	0x40023800

08001034 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001038:	4b07      	ldr	r3, [pc, #28]	; (8001058 <LL_RCC_PLL_IsReady+0x24>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001040:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001044:	bf0c      	ite	eq
 8001046:	2301      	moveq	r3, #1
 8001048:	2300      	movne	r3, #0
 800104a:	b2db      	uxtb	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	40023800 	.word	0x40023800

0800105c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
 8001068:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800106c:	685a      	ldr	r2, [r3, #4]
 800106e:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 8001070:	4013      	ands	r3, r2
 8001072:	68f9      	ldr	r1, [r7, #12]
 8001074:	68ba      	ldr	r2, [r7, #8]
 8001076:	4311      	orrs	r1, r2
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	0192      	lsls	r2, r2, #6
 800107c:	430a      	orrs	r2, r1
 800107e:	490c      	ldr	r1, [pc, #48]	; (80010b0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001080:	4313      	orrs	r3, r2
 8001082:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800108c:	4908      	ldr	r1, [pc, #32]	; (80010b0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	4313      	orrs	r3, r2
 8001092:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800109c:	4904      	ldr	r1, [pc, #16]	; (80010b0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80010a4:	bf00      	nop
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	40023800 	.word	0x40023800
 80010b4:	ffbf8000 	.word	0xffbf8000

080010b8 <LL_RCC_PLL_ConfigDomain_48M>:
  *         @arg @ref LL_RCC_PLLQ_DIV_14
  *         @arg @ref LL_RCC_PLLQ_DIV_15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
 80010c4:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 80010c8:	685a      	ldr	r2, [r3, #4]
 80010ca:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <LL_RCC_PLL_ConfigDomain_48M+0x3c>)
 80010cc:	4013      	ands	r3, r2
 80010ce:	68f9      	ldr	r1, [r7, #12]
 80010d0:	68ba      	ldr	r2, [r7, #8]
 80010d2:	4311      	orrs	r1, r2
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	0192      	lsls	r2, r2, #6
 80010d8:	4311      	orrs	r1, r2
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	430a      	orrs	r2, r1
 80010de:	4904      	ldr	r1, [pc, #16]	; (80010f0 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 80010e0:	4313      	orrs	r3, r2
 80010e2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLQ);
}
 80010e4:	bf00      	nop
 80010e6:	3714      	adds	r7, #20
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	40023800 	.word	0x40023800
 80010f4:	f0bf8000 	.word	0xf0bf8000

080010f8 <LL_AHB1_GRP1_EnableClock>:
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001100:	4b08      	ldr	r3, [pc, #32]	; (8001124 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001104:	4907      	ldr	r1, [pc, #28]	; (8001124 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4313      	orrs	r3, r2
 800110a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800110c:	4b05      	ldr	r3, [pc, #20]	; (8001124 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800110e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	4013      	ands	r3, r2
 8001114:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001116:	68fb      	ldr	r3, [r7, #12]
}
 8001118:	bf00      	nop
 800111a:	3714      	adds	r7, #20
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	40023800 	.word	0x40023800

08001128 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001132:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001134:	4907      	ldr	r1, [pc, #28]	; (8001154 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4313      	orrs	r3, r2
 800113a:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <LL_APB1_GRP1_EnableClock+0x2c>)
 800113e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4013      	ands	r3, r2
 8001144:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001146:	68fb      	ldr	r3, [r7, #12]
}
 8001148:	bf00      	nop
 800114a:	3714      	adds	r7, #20
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	40023800 	.word	0x40023800

08001158 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001158:	b480      	push	{r7}
 800115a:	b087      	sub	sp, #28
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001162:	4a17      	ldr	r2, [pc, #92]	; (80011c0 <LL_SYSCFG_SetEXTISource+0x68>)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	b2db      	uxtb	r3, r3
 8001168:	3302      	adds	r3, #2
 800116a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	0c1b      	lsrs	r3, r3, #16
 8001172:	43db      	mvns	r3, r3
 8001174:	ea02 0103 	and.w	r1, r2, r3
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	0c1b      	lsrs	r3, r3, #16
 800117c:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	fa93 f3a3 	rbit	r3, r3
 8001184:	60fb      	str	r3, [r7, #12]
  return result;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d101      	bne.n	8001194 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8001190:	2320      	movs	r3, #32
 8001192:	e003      	b.n	800119c <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	fab3 f383 	clz	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	fa03 f202 	lsl.w	r2, r3, r2
 80011a4:	4806      	ldr	r0, [pc, #24]	; (80011c0 <LL_SYSCFG_SetEXTISource+0x68>)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	430a      	orrs	r2, r1
 80011ac:	3302      	adds	r3, #2
 80011ae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80011b2:	bf00      	nop
 80011b4:	371c      	adds	r7, #28
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	40013800 	.word	0x40013800

080011c4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <LL_FLASH_SetLatency+0x24>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f023 020f 	bic.w	r2, r3, #15
 80011d4:	4904      	ldr	r1, [pc, #16]	; (80011e8 <LL_FLASH_SetLatency+0x24>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4313      	orrs	r3, r2
 80011da:	600b      	str	r3, [r1, #0]
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	40023c00 	.word	0x40023c00

080011ec <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80011f0:	4b04      	ldr	r3, [pc, #16]	; (8001204 <LL_FLASH_GetLatency+0x18>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 030f 	and.w	r3, r3, #15
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	40023c00 	.word	0x40023c00

08001208 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 800120c:	4b05      	ldr	r3, [pc, #20]	; (8001224 <LL_PWR_DisableOverDriveMode+0x1c>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a04      	ldr	r2, [pc, #16]	; (8001224 <LL_PWR_DisableOverDriveMode+0x1c>)
 8001212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40007000 	.word	0x40007000

08001228 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001238:	4904      	ldr	r1, [pc, #16]	; (800124c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4313      	orrs	r3, r2
 800123e:	600b      	str	r3, [r1, #0]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	40007000 	.word	0x40007000

08001250 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800125c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001260:	bf0c      	ite	eq
 8001262:	2301      	moveq	r3, #1
 8001264:	2300      	movne	r3, #0
 8001266:	b2db      	uxtb	r3, r3
}
 8001268:	4618      	mov	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40007000 	.word	0x40007000

08001278 <LL_USART_Enable>:
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	60da      	str	r2, [r3, #12]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <LL_USART_ConfigAsyncMode>:
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	691b      	ldr	r3, [r3, #16]
 80012a4:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	615a      	str	r2, [r3, #20]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <LL_USART_DMA_GetRegAddr>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  return ((uint32_t) &(USARTx->DR));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3304      	adds	r3, #4
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	370c      	adds	r7, #12
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80012dc:	b480      	push	{r7}
 80012de:	b08b      	sub	sp, #44	; 0x2c
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	fa93 f3a3 	rbit	r3, r3
 80012f6:	613b      	str	r3, [r7, #16]
  return result;
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80012fc:	69bb      	ldr	r3, [r7, #24]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d101      	bne.n	8001306 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001302:	2320      	movs	r3, #32
 8001304:	e003      	b.n	800130e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	fab3 f383 	clz	r3, r3
 800130c:	b2db      	uxtb	r3, r3
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	2103      	movs	r1, #3
 8001312:	fa01 f303 	lsl.w	r3, r1, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	401a      	ands	r2, r3
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131e:	6a3b      	ldr	r3, [r7, #32]
 8001320:	fa93 f3a3 	rbit	r3, r3
 8001324:	61fb      	str	r3, [r7, #28]
  return result;
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800132a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001330:	2320      	movs	r3, #32
 8001332:	e003      	b.n	800133c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001336:	fab3 f383 	clz	r3, r3
 800133a:	b2db      	uxtb	r3, r3
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	fa01 f303 	lsl.w	r3, r1, r3
 8001344:	431a      	orrs	r2, r3
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	601a      	str	r2, [r3, #0]
}
 800134a:	bf00      	nop
 800134c:	372c      	adds	r7, #44	; 0x2c
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001356:	b480      	push	{r7}
 8001358:	b08b      	sub	sp, #44	; 0x2c
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	68bb      	ldr	r3, [r7, #8]
 8001368:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	fa93 f3a3 	rbit	r3, r3
 8001370:	613b      	str	r3, [r7, #16]
  return result;
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d101      	bne.n	8001380 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800137c:	2320      	movs	r3, #32
 800137e:	e003      	b.n	8001388 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	fab3 f383 	clz	r3, r3
 8001386:	b2db      	uxtb	r3, r3
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	2103      	movs	r1, #3
 800138c:	fa01 f303 	lsl.w	r3, r1, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	401a      	ands	r2, r3
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001398:	6a3b      	ldr	r3, [r7, #32]
 800139a:	fa93 f3a3 	rbit	r3, r3
 800139e:	61fb      	str	r3, [r7, #28]
  return result;
 80013a0:	69fb      	ldr	r3, [r7, #28]
 80013a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80013a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80013aa:	2320      	movs	r3, #32
 80013ac:	e003      	b.n	80013b6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80013ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b0:	fab3 f383 	clz	r3, r3
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	fa01 f303 	lsl.w	r3, r1, r3
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	60da      	str	r2, [r3, #12]
}
 80013c4:	bf00      	nop
 80013c6:	372c      	adds	r7, #44	; 0x2c
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	041a      	lsls	r2, r3, #16
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	619a      	str	r2, [r3, #24]
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
	...

080013f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f6:	f000 fc19 	bl	8001c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fa:	f000 f823 	bl	8001444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013fe:	f000 fa15 	bl	800182c <MX_GPIO_Init>
  MX_DMA_Init();
 8001402:	f000 f9eb 	bl	80017dc <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001406:	f000 f969 	bl	80016dc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800140a:	f000 f9b9 	bl	8001780 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 800140e:	f000 f877 	bl	8001500 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_UART_DMA_RX_Config(USART2, DMA1, LL_AHB1_GRP1_PERIPH_DMA1, LL_DMA_STREAM_5,
 8001412:	2304      	movs	r3, #4
 8001414:	9302      	str	r3, [sp, #8]
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <main+0x48>)
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	2310      	movs	r3, #16
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	2305      	movs	r3, #5
 8001420:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001424:	4905      	ldr	r1, [pc, #20]	; (800143c <main+0x4c>)
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <main+0x50>)
 8001428:	f7ff fa46 	bl	80008b8 <LL_UART_DMA_RX_Config>
		  DMA1_Stream5_IRQn, Rx_Buffer, sizeof(Rx_Buffer));
  LL_UART_DMA_RX_Start(USART2, DMA1, LL_DMA_STREAM_5);
 800142c:	2205      	movs	r2, #5
 800142e:	4903      	ldr	r1, [pc, #12]	; (800143c <main+0x4c>)
 8001430:	4803      	ldr	r0, [pc, #12]	; (8001440 <main+0x50>)
 8001432:	f7ff fa7f 	bl	8000934 <LL_UART_DMA_RX_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001436:	e7fe      	b.n	8001436 <main+0x46>
 8001438:	2000002c 	.word	0x2000002c
 800143c:	40026000 	.word	0x40026000
 8001440:	40004400 	.word	0x40004400

08001444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8001448:	2005      	movs	r0, #5
 800144a:	f7ff febb 	bl	80011c4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 800144e:	bf00      	nop
 8001450:	f7ff fecc 	bl	80011ec <LL_FLASH_GetLatency>
 8001454:	4603      	mov	r3, r0
 8001456:	2b05      	cmp	r3, #5
 8001458:	d1fa      	bne.n	8001450 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 800145a:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 800145e:	f7ff fee3 	bl	8001228 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 8001462:	f7ff fed1 	bl	8001208 <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 8001466:	f7ff fd2d 	bl	8000ec4 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 800146a:	f7ff fd3b 	bl	8000ee4 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800146e:	bf00      	nop
 8001470:	f7ff fd48 	bl	8000f04 <LL_RCC_HSE_IsReady>
 8001474:	4603      	mov	r3, r0
 8001476:	2b01      	cmp	r3, #1
 8001478:	d1fa      	bne.n	8001470 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 800147a:	2300      	movs	r3, #0
 800147c:	22a8      	movs	r2, #168	; 0xa8
 800147e:	2104      	movs	r1, #4
 8001480:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001484:	f7ff fdea 	bl	800105c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_ConfigDomain_48M(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLQ_DIV_7);
 8001488:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 800148c:	22a8      	movs	r2, #168	; 0xa8
 800148e:	2104      	movs	r1, #4
 8001490:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001494:	f7ff fe10 	bl	80010b8 <LL_RCC_PLL_ConfigDomain_48M>
  LL_RCC_PLL_Enable();
 8001498:	f7ff fdbc 	bl	8001014 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800149c:	bf00      	nop
 800149e:	f7ff fdc9 	bl	8001034 <LL_RCC_PLL_IsReady>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d1fa      	bne.n	800149e <SystemClock_Config+0x5a>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80014a8:	bf00      	nop
 80014aa:	f7ff fed1 	bl	8001250 <LL_PWR_IsActiveFlag_VOS>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0fa      	beq.n	80014aa <SystemClock_Config+0x66>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80014b4:	2000      	movs	r0, #0
 80014b6:	f7ff fd5b 	bl	8000f70 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 80014ba:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80014be:	f7ff fd6b 	bl	8000f98 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 80014c2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80014c6:	f7ff fd7b 	bl	8000fc0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80014ca:	2002      	movs	r0, #2
 80014cc:	f7ff fd2e 	bl	8000f2c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80014d0:	bf00      	nop
 80014d2:	f7ff fd3f 	bl	8000f54 <LL_RCC_GetSysClkSource>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d1fa      	bne.n	80014d2 <SystemClock_Config+0x8e>
  {

  }
  LL_SetSystemCoreClock(168000000);
 80014dc:	4807      	ldr	r0, [pc, #28]	; (80014fc <SystemClock_Config+0xb8>)
 80014de:	f002 fa2d 	bl	800393c <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 fbc4 	bl	8001c70 <HAL_InitTick>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014ee:	f000 fa1d 	bl	800192c <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 80014f2:	2000      	movs	r0, #0
 80014f4:	f7ff fd78 	bl	8000fe8 <LL_RCC_SetTIMPrescaler>
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	0a037a00 	.word	0x0a037a00

08001500 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b090      	sub	sp, #64	; 0x40
 8001504:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
 8001516:	615a      	str	r2, [r3, #20]
 8001518:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	605a      	str	r2, [r3, #4]
 8001522:	609a      	str	r2, [r3, #8]
 8001524:	60da      	str	r2, [r3, #12]
 8001526:	611a      	str	r2, [r3, #16]
 8001528:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800152a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800152e:	f7ff fdfb 	bl	8001128 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001532:	2001      	movs	r0, #1
 8001534:	f7ff fde0 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8001538:	230c      	movs	r3, #12
 800153a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800153c:	2302      	movs	r3, #2
 800153e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001540:	2303      	movs	r3, #3
 8001542:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001544:	2300      	movs	r3, #0
 8001546:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001548:	2300      	movs	r3, #0
 800154a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800154c:	2307      	movs	r3, #7
 800154e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	4619      	mov	r1, r3
 8001554:	485b      	ldr	r0, [pc, #364]	; (80016c4 <MX_USART2_UART_Init+0x1c4>)
 8001556:	f001 fa15 	bl	8002984 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 800155a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800155e:	2105      	movs	r1, #5
 8001560:	4859      	ldr	r0, [pc, #356]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001562:	f7ff fbef 	bl	8000d44 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001566:	2200      	movs	r2, #0
 8001568:	2105      	movs	r1, #5
 800156a:	4857      	ldr	r0, [pc, #348]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 800156c:	f7ff faca 	bl	8000b04 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_HIGH);
 8001570:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001574:	2105      	movs	r1, #5
 8001576:	4854      	ldr	r0, [pc, #336]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001578:	f7ff fb9c 	bl	8000cb4 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 800157c:	2200      	movs	r2, #0
 800157e:	2105      	movs	r1, #5
 8001580:	4851      	ldr	r0, [pc, #324]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001582:	f7ff fae3 	bl	8000b4c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8001586:	2200      	movs	r2, #0
 8001588:	2105      	movs	r1, #5
 800158a:	484f      	ldr	r0, [pc, #316]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 800158c:	f7ff fb02 	bl	8000b94 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 8001590:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001594:	2105      	movs	r1, #5
 8001596:	484c      	ldr	r0, [pc, #304]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001598:	f7ff fb20 	bl	8000bdc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 800159c:	2200      	movs	r2, #0
 800159e:	2105      	movs	r1, #5
 80015a0:	4849      	ldr	r0, [pc, #292]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015a2:	f7ff fb3f 	bl	8000c24 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2105      	movs	r1, #5
 80015aa:	4847      	ldr	r0, [pc, #284]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015ac:	f7ff fb5e 	bl	8000c6c <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 80015b0:	2105      	movs	r1, #5
 80015b2:	4845      	ldr	r0, [pc, #276]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015b4:	f7ff fbea 	bl	8000d8c <LL_DMA_DisableFifoMode>

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 80015b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015bc:	2106      	movs	r1, #6
 80015be:	4842      	ldr	r0, [pc, #264]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015c0:	f7ff fbc0 	bl	8000d44 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80015c4:	2240      	movs	r2, #64	; 0x40
 80015c6:	2106      	movs	r1, #6
 80015c8:	483f      	ldr	r0, [pc, #252]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015ca:	f7ff fa9b 	bl	8000b04 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_HIGH);
 80015ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015d2:	2106      	movs	r1, #6
 80015d4:	483c      	ldr	r0, [pc, #240]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015d6:	f7ff fb6d 	bl	8000cb4 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 80015da:	2200      	movs	r2, #0
 80015dc:	2106      	movs	r1, #6
 80015de:	483a      	ldr	r0, [pc, #232]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015e0:	f7ff fab4 	bl	8000b4c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2106      	movs	r1, #6
 80015e8:	4837      	ldr	r0, [pc, #220]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015ea:	f7ff fad3 	bl	8000b94 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 80015ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015f2:	2106      	movs	r1, #6
 80015f4:	4834      	ldr	r0, [pc, #208]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 80015f6:	f7ff faf1 	bl	8000bdc <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2106      	movs	r1, #6
 80015fe:	4832      	ldr	r0, [pc, #200]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001600:	f7ff fb10 	bl	8000c24 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8001604:	2200      	movs	r2, #0
 8001606:	2106      	movs	r1, #6
 8001608:	482f      	ldr	r0, [pc, #188]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 800160a:	f7ff fb2f 	bl	8000c6c <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 800160e:	2106      	movs	r1, #6
 8001610:	482d      	ldr	r0, [pc, #180]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001612:	f7ff fbbb 	bl	8000d8c <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001616:	f7ff f9c5 	bl	80009a4 <__NVIC_GetPriorityGrouping>
 800161a:	4603      	mov	r3, r0
 800161c:	2200      	movs	r2, #0
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fa15 	bl	8000a50 <NVIC_EncodePriority>
 8001626:	4603      	mov	r3, r0
 8001628:	4619      	mov	r1, r3
 800162a:	2026      	movs	r0, #38	; 0x26
 800162c:	f7ff f9e6 	bl	80009fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001630:	2026      	movs	r0, #38	; 0x26
 8001632:	f7ff f9c5 	bl	80009c0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /*ENABLE DMA NVIC PRIOTIRY*/

  NVIC_SetPriority(DMA1_Stream6_IRQn, 0);
 8001636:	2100      	movs	r1, #0
 8001638:	2011      	movs	r0, #17
 800163a:	f7ff f9df 	bl	80009fc <__NVIC_SetPriority>

  /*ENABLE DMA NVIC IRQN*/

  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800163e:	2011      	movs	r0, #17
 8001640:	f7ff f9be 	bl	80009c0 <__NVIC_EnableIRQ>

  /*CONFIGURE DMA TRANSFER*/
  LL_DMA_ConfigTransfer(DMA1, LL_DMA_STREAM_6,
 8001644:	4a21      	ldr	r2, [pc, #132]	; (80016cc <MX_USART2_UART_Init+0x1cc>)
 8001646:	2106      	movs	r1, #6
 8001648:	481f      	ldr	r0, [pc, #124]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 800164a:	f7ff fa35 	bl	8000ab8 <LL_DMA_ConfigTransfer>
						 LL_DMA_PDATAALIGN_BYTE				|
						 LL_DMA_MDATAALIGN_BYTE				);

  /*Configure transfer address and direction*/

  LL_DMA_ConfigAddresses(DMA1,
 800164e:	4820      	ldr	r0, [pc, #128]	; (80016d0 <MX_USART2_UART_Init+0x1d0>)
 8001650:	f7ff fe38 	bl	80012c4 <LL_USART_DMA_GetRegAddr>
 8001654:	4602      	mov	r2, r0
 8001656:	491f      	ldr	r1, [pc, #124]	; (80016d4 <MX_USART2_UART_Init+0x1d4>)
 8001658:	2340      	movs	r3, #64	; 0x40
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	460b      	mov	r3, r1
 800165e:	2106      	movs	r1, #6
 8001660:	4819      	ldr	r0, [pc, #100]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001662:	f7ff fbb3 	bl	8000dcc <LL_DMA_ConfigAddresses>
		  	  	  	  	 (uint32_t)Tx_Buffer,
						 LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

  /* Set data lenght */

  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_6, Tx_Data_Size);
 8001666:	4b1c      	ldr	r3, [pc, #112]	; (80016d8 <MX_USART2_UART_Init+0x1d8>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	461a      	mov	r2, r3
 800166c:	2106      	movs	r1, #6
 800166e:	4816      	ldr	r0, [pc, #88]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001670:	f7ff fb44 	bl	8000cfc <LL_DMA_SetDataLength>


  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_6);
 8001674:	2106      	movs	r1, #6
 8001676:	4814      	ldr	r0, [pc, #80]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001678:	f7ff fc04 	bl	8000e84 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TE(DMA1, LL_DMA_STREAM_6);
 800167c:	2106      	movs	r1, #6
 800167e:	4812      	ldr	r0, [pc, #72]	; (80016c8 <MX_USART2_UART_Init+0x1c8>)
 8001680:	f7ff fbe0 	bl	8000e44 <LL_DMA_EnableIT_TE>

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001684:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001688:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800168a:	2300      	movs	r3, #0
 800168c:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800168e:	2300      	movs	r3, #0
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001692:	2300      	movs	r3, #0
 8001694:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001696:	230c      	movs	r3, #12
 8001698:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800169a:	2300      	movs	r3, #0
 800169c:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800169e:	2300      	movs	r3, #0
 80016a0:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80016a2:	f107 031c 	add.w	r3, r7, #28
 80016a6:	4619      	mov	r1, r3
 80016a8:	4809      	ldr	r0, [pc, #36]	; (80016d0 <MX_USART2_UART_Init+0x1d0>)
 80016aa:	f001 fdcd 	bl	8003248 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80016ae:	4808      	ldr	r0, [pc, #32]	; (80016d0 <MX_USART2_UART_Init+0x1d0>)
 80016b0:	f7ff fdf2 	bl	8001298 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80016b4:	4806      	ldr	r0, [pc, #24]	; (80016d0 <MX_USART2_UART_Init+0x1d0>)
 80016b6:	f7ff fddf 	bl	8001278 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	3738      	adds	r7, #56	; 0x38
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40020000 	.word	0x40020000
 80016c8:	40026000 	.word	0x40026000
 80016cc:	00020440 	.word	0x00020440
 80016d0:	40004400 	.word	0x40004400
 80016d4:	080039cc 	.word	0x080039cc
 80016d8:	20000000 	.word	0x20000000

080016dc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08e      	sub	sp, #56	; 0x38
 80016e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80016e2:	f107 031c 	add.w	r3, r7, #28
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
 80016f0:	611a      	str	r2, [r3, #16]
 80016f2:	615a      	str	r2, [r3, #20]
 80016f4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
 8001704:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8001706:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800170a:	f7ff fd0d 	bl	8001128 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800170e:	2008      	movs	r0, #8
 8001710:	f7ff fcf2 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001714:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001718:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800171a:	2302      	movs	r3, #2
 800171c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800171e:	2303      	movs	r3, #3
 8001720:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800172a:	2307      	movs	r3, #7
 800172c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	4619      	mov	r1, r3
 8001732:	4811      	ldr	r0, [pc, #68]	; (8001778 <MX_USART3_UART_Init+0x9c>)
 8001734:	f001 f926 	bl	8002984 <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001738:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800173c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800173e:	2300      	movs	r3, #0
 8001740:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001742:	2300      	movs	r3, #0
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001746:	2300      	movs	r3, #0
 8001748:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800174a:	230c      	movs	r3, #12
 800174c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800174e:	2300      	movs	r3, #0
 8001750:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001752:	2300      	movs	r3, #0
 8001754:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 8001756:	f107 031c 	add.w	r3, r7, #28
 800175a:	4619      	mov	r1, r3
 800175c:	4807      	ldr	r0, [pc, #28]	; (800177c <MX_USART3_UART_Init+0xa0>)
 800175e:	f001 fd73 	bl	8003248 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 8001762:	4806      	ldr	r0, [pc, #24]	; (800177c <MX_USART3_UART_Init+0xa0>)
 8001764:	f7ff fd98 	bl	8001298 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8001768:	4804      	ldr	r0, [pc, #16]	; (800177c <MX_USART3_UART_Init+0xa0>)
 800176a:	f7ff fd85 	bl	8001278 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	3738      	adds	r7, #56	; 0x38
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40020c00 	.word	0x40020c00
 800177c:	40004800 	.word	0x40004800

08001780 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001784:	4b14      	ldr	r3, [pc, #80]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001786:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800178a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800178e:	2206      	movs	r2, #6
 8001790:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001792:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001794:	2202      	movs	r2, #2
 8001796:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001798:	4b0f      	ldr	r3, [pc, #60]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800179a:	2200      	movs	r2, #0
 800179c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800179e:	4b0e      	ldr	r3, [pc, #56]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a0:	2202      	movs	r2, #2
 80017a2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80017aa:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80017b0:	4b09      	ldr	r3, [pc, #36]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80017b6:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80017bc:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80017c2:	4805      	ldr	r0, [pc, #20]	; (80017d8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80017c4:	f000 fd42 	bl	800224c <HAL_PCD_Init>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80017ce:	f000 f8ad 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20000034 	.word	0x20000034

080017dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80017e0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80017e4:	f7ff fc88 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80017e8:	f7ff f8dc 	bl	80009a4 <__NVIC_GetPriorityGrouping>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2200      	movs	r2, #0
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff f92c 	bl	8000a50 <NVIC_EncodePriority>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4619      	mov	r1, r3
 80017fc:	2010      	movs	r0, #16
 80017fe:	f7ff f8fd 	bl	80009fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001802:	2010      	movs	r0, #16
 8001804:	f7ff f8dc 	bl	80009c0 <__NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001808:	f7ff f8cc 	bl	80009a4 <__NVIC_GetPriorityGrouping>
 800180c:	4603      	mov	r3, r0
 800180e:	2200      	movs	r2, #0
 8001810:	2100      	movs	r1, #0
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff f91c 	bl	8000a50 <NVIC_EncodePriority>
 8001818:	4603      	mov	r3, r0
 800181a:	4619      	mov	r1, r3
 800181c:	2011      	movs	r0, #17
 800181e:	f7ff f8ed 	bl	80009fc <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001822:	2011      	movs	r0, #17
 8001824:	f7ff f8cc 	bl	80009c0 <__NVIC_EnableIRQ>

}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}

0800182c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b088      	sub	sp, #32
 8001830:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001832:	f107 0318 	add.w	r3, r7, #24
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183c:	463b      	mov	r3, r7
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
 8001848:	611a      	str	r2, [r3, #16]
 800184a:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800184c:	2004      	movs	r0, #4
 800184e:	f7ff fc53 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001852:	2080      	movs	r0, #128	; 0x80
 8001854:	f7ff fc50 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001858:	2001      	movs	r0, #1
 800185a:	f7ff fc4d 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800185e:	2002      	movs	r0, #2
 8001860:	f7ff fc4a 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001864:	2008      	movs	r0, #8
 8001866:	f7ff fc47 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 800186a:	2040      	movs	r0, #64	; 0x40
 800186c:	f7ff fc44 	bl	80010f8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 8001870:	f244 0181 	movw	r1, #16513	; 0x4081
 8001874:	4829      	ldr	r0, [pc, #164]	; (800191c <MX_GPIO_Init+0xf0>)
 8001876:	f7ff fdab 	bl	80013d0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin);
 800187a:	2140      	movs	r1, #64	; 0x40
 800187c:	4828      	ldr	r0, [pc, #160]	; (8001920 <MX_GPIO_Init+0xf4>)
 800187e:	f7ff fda7 	bl	80013d0 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001882:	4928      	ldr	r1, [pc, #160]	; (8001924 <MX_GPIO_Init+0xf8>)
 8001884:	2002      	movs	r0, #2
 8001886:	f7ff fc67 	bl	8001158 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 800188a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800188e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001890:	2301      	movs	r3, #1
 8001892:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001894:	2300      	movs	r3, #0
 8001896:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001898:	2301      	movs	r3, #1
 800189a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800189c:	f107 0318 	add.w	r3, r7, #24
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 fea5 	bl	80025f0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_PULL_NO);
 80018a6:	2200      	movs	r2, #0
 80018a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018ac:	481e      	ldr	r0, [pc, #120]	; (8001928 <MX_GPIO_Init+0xfc>)
 80018ae:	f7ff fd52 	bl	8001356 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_MODE_INPUT);
 80018b2:	2200      	movs	r2, #0
 80018b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018b8:	481b      	ldr	r0, [pc, #108]	; (8001928 <MX_GPIO_Init+0xfc>)
 80018ba:	f7ff fd0f 	bl	80012dc <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80018be:	f244 0381 	movw	r3, #16513	; 0x4081
 80018c2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018c4:	2301      	movs	r3, #1
 80018c6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018d0:	2300      	movs	r3, #0
 80018d2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d4:	463b      	mov	r3, r7
 80018d6:	4619      	mov	r1, r3
 80018d8:	4810      	ldr	r0, [pc, #64]	; (800191c <MX_GPIO_Init+0xf0>)
 80018da:	f001 f853 	bl	8002984 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018de:	2340      	movs	r3, #64	; 0x40
 80018e0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80018e2:	2301      	movs	r3, #1
 80018e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018f2:	463b      	mov	r3, r7
 80018f4:	4619      	mov	r1, r3
 80018f6:	480a      	ldr	r0, [pc, #40]	; (8001920 <MX_GPIO_Init+0xf4>)
 80018f8:	f001 f844 	bl	8002984 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018fc:	2380      	movs	r3, #128	; 0x80
 80018fe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001900:	2300      	movs	r3, #0
 8001902:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001904:	2300      	movs	r3, #0
 8001906:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001908:	463b      	mov	r3, r7
 800190a:	4619      	mov	r1, r3
 800190c:	4804      	ldr	r0, [pc, #16]	; (8001920 <MX_GPIO_Init+0xf4>)
 800190e:	f001 f839 	bl	8002984 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001912:	bf00      	nop
 8001914:	3720      	adds	r7, #32
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40020400 	.word	0x40020400
 8001920:	40021800 	.word	0x40021800
 8001924:	00f00003 	.word	0x00f00003
 8001928:	40020800 	.word	0x40020800

0800192c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001930:	b672      	cpsid	i
}
 8001932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001934:	e7fe      	b.n	8001934 <Error_Handler+0x8>
	...

08001938 <LL_RCC_SetUSBClockSource>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);
 8001940:	4b07      	ldr	r3, [pc, #28]	; (8001960 <LL_RCC_SetUSBClockSource+0x28>)
 8001942:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001946:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800194a:	4905      	ldr	r1, [pc, #20]	; (8001960 <LL_RCC_SetUSBClockSource+0x28>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4313      	orrs	r3, r2
 8001950:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	40023800 	.word	0x40023800

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <HAL_MspInit+0x4c>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <HAL_MspInit+0x4c>)
 8001974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001978:	6453      	str	r3, [r2, #68]	; 0x44
 800197a:	4b0d      	ldr	r3, [pc, #52]	; (80019b0 <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b09      	ldr	r3, [pc, #36]	; (80019b0 <HAL_MspInit+0x4c>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	4a08      	ldr	r2, [pc, #32]	; (80019b0 <HAL_MspInit+0x4c>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	; 0x40
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40023800 	.word	0x40023800

080019b4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	; 0x28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019d4:	d142      	bne.n	8001a5c <HAL_PCD_MspInit+0xa8>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
    LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_PLL);
 80019d6:	2000      	movs	r0, #0
 80019d8:	f7ff ffae 	bl	8001938 <LL_RCC_SetUSBClockSource>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	4b20      	ldr	r3, [pc, #128]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e4:	4a1f      	ldr	r2, [pc, #124]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6313      	str	r3, [r2, #48]	; 0x30
 80019ec:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80019f8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a0a:	230a      	movs	r3, #10
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	4814      	ldr	r0, [pc, #80]	; (8001a68 <HAL_PCD_MspInit+0xb4>)
 8001a16:	f000 fa85 	bl	8001f24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480e      	ldr	r0, [pc, #56]	; (8001a68 <HAL_PCD_MspInit+0xb4>)
 8001a30:	f000 fa78 	bl	8001f24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a34:	4b0b      	ldr	r3, [pc, #44]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 8001a36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a38:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 8001a3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a3e:	6353      	str	r3, [r2, #52]	; 0x34
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 8001a46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a48:	4a06      	ldr	r2, [pc, #24]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 8001a4a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a4e:	6453      	str	r3, [r2, #68]	; 0x44
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <HAL_PCD_MspInit+0xb0>)
 8001a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001a5c:	bf00      	nop
 8001a5e:	3728      	adds	r7, #40	; 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40020000 	.word	0x40020000

08001a6c <LL_DMA_IsActiveFlag_TC6>:
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a7c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a80:	bf0c      	ite	eq
 8001a82:	2301      	moveq	r3, #1
 8001a84:	2300      	movne	r3, #0
 8001a86:	b2db      	uxtb	r3, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <LL_DMA_IsActiveFlag_TE6>:
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001aa4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001aa8:	bf0c      	ite	eq
 8001aaa:	2301      	moveq	r3, #1
 8001aac:	2300      	movne	r3, #0
 8001aae:	b2db      	uxtb	r3, r3
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <LL_DMA_ClearFlag_TC6>:
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LL_DMA_ClearFlag_TE6>:
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001ae6:	60da      	str	r2, [r3, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001af8:	e7fe      	b.n	8001af8 <NMI_Handler+0x4>

08001afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001afe:	e7fe      	b.n	8001afe <HardFault_Handler+0x4>

08001b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <MemManage_Handler+0x4>

08001b06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0a:	e7fe      	b.n	8001b0a <BusFault_Handler+0x4>

08001b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <UsageFault_Handler+0x4>

08001b12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr

08001b3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b40:	f000 f8c6 	bl	8001cd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	LL_UART_DMA_RX_Interrupt(DMA1);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <DMA1_Stream5_IRQHandler+0x10>)
 8001b4e:	f7fe ff03 	bl	8000958 <LL_UART_DMA_RX_Interrupt>
  /* USER CODE END DMA1_Stream5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40026000 	.word	0x40026000

08001b5c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC6(DMA1)){
 8001b60:	480d      	ldr	r0, [pc, #52]	; (8001b98 <DMA1_Stream6_IRQHandler+0x3c>)
 8001b62:	f7ff ff83 	bl	8001a6c <LL_DMA_IsActiveFlag_TC6>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d006      	beq.n	8001b7a <DMA1_Stream6_IRQHandler+0x1e>

		LL_DMA_ClearFlag_TC6(DMA1);
 8001b6c:	480a      	ldr	r0, [pc, #40]	; (8001b98 <DMA1_Stream6_IRQHandler+0x3c>)
 8001b6e:	f7ff ffa5 	bl	8001abc <LL_DMA_ClearFlag_TC6>

		Tx_Cmplt = 1;
 8001b72:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <DMA1_Stream6_IRQHandler+0x40>)
 8001b74:	2201      	movs	r2, #1
 8001b76:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Stream6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001b78:	e00b      	b.n	8001b92 <DMA1_Stream6_IRQHandler+0x36>
	else if(LL_DMA_IsActiveFlag_TE6(DMA1)){
 8001b7a:	4807      	ldr	r0, [pc, #28]	; (8001b98 <DMA1_Stream6_IRQHandler+0x3c>)
 8001b7c:	f7ff ff8a 	bl	8001a94 <LL_DMA_IsActiveFlag_TE6>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d005      	beq.n	8001b92 <DMA1_Stream6_IRQHandler+0x36>
			LL_DMA_ClearFlag_TE6(DMA1);
 8001b86:	4804      	ldr	r0, [pc, #16]	; (8001b98 <DMA1_Stream6_IRQHandler+0x3c>)
 8001b88:	f7ff ffa6 	bl	8001ad8 <LL_DMA_ClearFlag_TE6>
		Tx_Error = 1;
 8001b8c:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <DMA1_Stream6_IRQHandler+0x44>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40026000 	.word	0x40026000
 8001b9c:	20000518 	.word	0x20000518
 8001ba0:	20000519 	.word	0x20000519

08001ba4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <SystemInit+0x20>)
 8001bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bbe:	4a05      	ldr	r2, [pc, #20]	; (8001bd4 <SystemInit+0x20>)
 8001bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001bdc:	f7ff ffea 	bl	8001bb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001be0:	480c      	ldr	r0, [pc, #48]	; (8001c14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001be2:	490d      	ldr	r1, [pc, #52]	; (8001c18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be8:	e002      	b.n	8001bf0 <LoopCopyDataInit>

08001bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bee:	3304      	adds	r3, #4

08001bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf4:	d3f9      	bcc.n	8001bea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bf8:	4c0a      	ldr	r4, [pc, #40]	; (8001c24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bfc:	e001      	b.n	8001c02 <LoopFillZerobss>

08001bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c00:	3204      	adds	r2, #4

08001c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c04:	d3fb      	bcc.n	8001bfe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c06:	f001 fea9 	bl	800395c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0a:	f7ff fbf1 	bl	80013f0 <main>
  bx  lr    
 8001c0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c18:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001c1c:	08003a1c 	.word	0x08003a1c
  ldr r2, =_sbss
 8001c20:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001c24:	20000520 	.word	0x20000520

08001c28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c30:	4b0e      	ldr	r3, [pc, #56]	; (8001c6c <HAL_Init+0x40>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a0d      	ldr	r2, [pc, #52]	; (8001c6c <HAL_Init+0x40>)
 8001c36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_Init+0x40>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_Init+0x40>)
 8001c42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c48:	4b08      	ldr	r3, [pc, #32]	; (8001c6c <HAL_Init+0x40>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a07      	ldr	r2, [pc, #28]	; (8001c6c <HAL_Init+0x40>)
 8001c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c54:	2003      	movs	r0, #3
 8001c56:	f000 f931 	bl	8001ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	f000 f808 	bl	8001c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c60:	f7ff fe80 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40023c00 	.word	0x40023c00

08001c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c78:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <HAL_InitTick+0x54>)
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <HAL_InitTick+0x58>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	4619      	mov	r1, r3
 8001c82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f000 f93b 	bl	8001f0a <HAL_SYSTICK_Config>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e00e      	b.n	8001cbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2b0f      	cmp	r3, #15
 8001ca2:	d80a      	bhi.n	8001cba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	6879      	ldr	r1, [r7, #4]
 8001ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cac:	f000 f911 	bl	8001ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cb0:	4a06      	ldr	r2, [pc, #24]	; (8001ccc <HAL_InitTick+0x5c>)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	e000      	b.n	8001cbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000004 	.word	0x20000004
 8001cc8:	2000000c 	.word	0x2000000c
 8001ccc:	20000008 	.word	0x20000008

08001cd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_IncTick+0x20>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_IncTick+0x24>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4413      	add	r3, r2
 8001ce0:	4a04      	ldr	r2, [pc, #16]	; (8001cf4 <HAL_IncTick+0x24>)
 8001ce2:	6013      	str	r3, [r2, #0]
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	2000000c 	.word	0x2000000c
 8001cf4:	2000051c 	.word	0x2000051c

08001cf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return uwTick;
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <HAL_GetTick+0x14>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	2000051c 	.word	0x2000051c

08001d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d18:	f7ff ffee 	bl	8001cf8 <HAL_GetTick>
 8001d1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d28:	d005      	beq.n	8001d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_Delay+0x44>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4413      	add	r3, r2
 8001d34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d36:	bf00      	nop
 8001d38:	f7ff ffde 	bl	8001cf8 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d8f7      	bhi.n	8001d38 <HAL_Delay+0x28>
  {
  }
}
 8001d48:	bf00      	nop
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000000c 	.word	0x2000000c

08001d58 <__NVIC_SetPriorityGrouping>:
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d68:	4b0c      	ldr	r3, [pc, #48]	; (8001d9c <__NVIC_SetPriorityGrouping+0x44>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d74:	4013      	ands	r3, r2
 8001d76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d8a:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <__NVIC_SetPriorityGrouping+0x44>)
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	60d3      	str	r3, [r2, #12]
}
 8001d90:	bf00      	nop
 8001d92:	3714      	adds	r7, #20
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <__NVIC_GetPriorityGrouping>:
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <__NVIC_GetPriorityGrouping+0x18>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	0a1b      	lsrs	r3, r3, #8
 8001daa:	f003 0307 	and.w	r3, r3, #7
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <__NVIC_SetPriority>:
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	6039      	str	r1, [r7, #0]
 8001dc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	db0a      	blt.n	8001de6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	490c      	ldr	r1, [pc, #48]	; (8001e08 <__NVIC_SetPriority+0x4c>)
 8001dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dda:	0112      	lsls	r2, r2, #4
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	440b      	add	r3, r1
 8001de0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001de4:	e00a      	b.n	8001dfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	4908      	ldr	r1, [pc, #32]	; (8001e0c <__NVIC_SetPriority+0x50>)
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	3b04      	subs	r3, #4
 8001df4:	0112      	lsls	r2, r2, #4
 8001df6:	b2d2      	uxtb	r2, r2
 8001df8:	440b      	add	r3, r1
 8001dfa:	761a      	strb	r2, [r3, #24]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000e100 	.word	0xe000e100
 8001e0c:	e000ed00 	.word	0xe000ed00

08001e10 <NVIC_EncodePriority>:
{
 8001e10:	b480      	push	{r7}
 8001e12:	b089      	sub	sp, #36	; 0x24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	f1c3 0307 	rsb	r3, r3, #7
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	bf28      	it	cs
 8001e2e:	2304      	movcs	r3, #4
 8001e30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	3304      	adds	r3, #4
 8001e36:	2b06      	cmp	r3, #6
 8001e38:	d902      	bls.n	8001e40 <NVIC_EncodePriority+0x30>
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3b03      	subs	r3, #3
 8001e3e:	e000      	b.n	8001e42 <NVIC_EncodePriority+0x32>
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	f04f 32ff 	mov.w	r2, #4294967295
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43da      	mvns	r2, r3
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	401a      	ands	r2, r3
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e58:	f04f 31ff 	mov.w	r1, #4294967295
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e62:	43d9      	mvns	r1, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e68:	4313      	orrs	r3, r2
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3724      	adds	r7, #36	; 0x24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
	...

08001e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3b01      	subs	r3, #1
 8001e84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e88:	d301      	bcc.n	8001e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e00f      	b.n	8001eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e8e:	4a0a      	ldr	r2, [pc, #40]	; (8001eb8 <SysTick_Config+0x40>)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e96:	210f      	movs	r1, #15
 8001e98:	f04f 30ff 	mov.w	r0, #4294967295
 8001e9c:	f7ff ff8e 	bl	8001dbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea0:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <SysTick_Config+0x40>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ea6:	4b04      	ldr	r3, [pc, #16]	; (8001eb8 <SysTick_Config+0x40>)
 8001ea8:	2207      	movs	r2, #7
 8001eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3708      	adds	r7, #8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	e000e010 	.word	0xe000e010

08001ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b082      	sub	sp, #8
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff ff47 	bl	8001d58 <__NVIC_SetPriorityGrouping>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b086      	sub	sp, #24
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	4603      	mov	r3, r0
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
 8001ede:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ee4:	f7ff ff5c 	bl	8001da0 <__NVIC_GetPriorityGrouping>
 8001ee8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	68b9      	ldr	r1, [r7, #8]
 8001eee:	6978      	ldr	r0, [r7, #20]
 8001ef0:	f7ff ff8e 	bl	8001e10 <NVIC_EncodePriority>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff ff5d 	bl	8001dbc <__NVIC_SetPriority>
}
 8001f02:	bf00      	nop
 8001f04:	3718      	adds	r7, #24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b082      	sub	sp, #8
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f7ff ffb0 	bl	8001e78 <SysTick_Config>
 8001f18:	4603      	mov	r3, r0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	; 0x24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	e165      	b.n	800220c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f40:	2201      	movs	r2, #1
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	4013      	ands	r3, r2
 8001f52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	f040 8154 	bne.w	8002206 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d005      	beq.n	8001f76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d130      	bne.n	8001fd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	2203      	movs	r2, #3
 8001f82:	fa02 f303 	lsl.w	r3, r2, r3
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fac:	2201      	movs	r2, #1
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 0201 	and.w	r2, r3, #1
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	69ba      	ldr	r2, [r7, #24]
 8001fd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d017      	beq.n	8002014 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	2203      	movs	r2, #3
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	69ba      	ldr	r2, [r7, #24]
 800200a:	4313      	orrs	r3, r2
 800200c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	69ba      	ldr	r2, [r7, #24]
 8002012:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f003 0303 	and.w	r3, r3, #3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d123      	bne.n	8002068 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	08da      	lsrs	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	3208      	adds	r2, #8
 8002028:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800202c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	220f      	movs	r2, #15
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0307 	and.w	r3, r3, #7
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4313      	orrs	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	08da      	lsrs	r2, r3, #3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3208      	adds	r2, #8
 8002062:	69b9      	ldr	r1, [r7, #24]
 8002064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	2203      	movs	r2, #3
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43db      	mvns	r3, r3
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	4013      	ands	r3, r2
 800207e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 0203 	and.w	r2, r3, #3
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	4313      	orrs	r3, r2
 8002094:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80ae 	beq.w	8002206 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	4b5d      	ldr	r3, [pc, #372]	; (8002224 <HAL_GPIO_Init+0x300>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b2:	4a5c      	ldr	r2, [pc, #368]	; (8002224 <HAL_GPIO_Init+0x300>)
 80020b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020b8:	6453      	str	r3, [r2, #68]	; 0x44
 80020ba:	4b5a      	ldr	r3, [pc, #360]	; (8002224 <HAL_GPIO_Init+0x300>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020c6:	4a58      	ldr	r2, [pc, #352]	; (8002228 <HAL_GPIO_Init+0x304>)
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	089b      	lsrs	r3, r3, #2
 80020cc:	3302      	adds	r3, #2
 80020ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	220f      	movs	r2, #15
 80020de:	fa02 f303 	lsl.w	r3, r2, r3
 80020e2:	43db      	mvns	r3, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4013      	ands	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a4f      	ldr	r2, [pc, #316]	; (800222c <HAL_GPIO_Init+0x308>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d025      	beq.n	800213e <HAL_GPIO_Init+0x21a>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a4e      	ldr	r2, [pc, #312]	; (8002230 <HAL_GPIO_Init+0x30c>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d01f      	beq.n	800213a <HAL_GPIO_Init+0x216>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a4d      	ldr	r2, [pc, #308]	; (8002234 <HAL_GPIO_Init+0x310>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d019      	beq.n	8002136 <HAL_GPIO_Init+0x212>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a4c      	ldr	r2, [pc, #304]	; (8002238 <HAL_GPIO_Init+0x314>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d013      	beq.n	8002132 <HAL_GPIO_Init+0x20e>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a4b      	ldr	r2, [pc, #300]	; (800223c <HAL_GPIO_Init+0x318>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d00d      	beq.n	800212e <HAL_GPIO_Init+0x20a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a4a      	ldr	r2, [pc, #296]	; (8002240 <HAL_GPIO_Init+0x31c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d007      	beq.n	800212a <HAL_GPIO_Init+0x206>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a49      	ldr	r2, [pc, #292]	; (8002244 <HAL_GPIO_Init+0x320>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d101      	bne.n	8002126 <HAL_GPIO_Init+0x202>
 8002122:	2306      	movs	r3, #6
 8002124:	e00c      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 8002126:	2307      	movs	r3, #7
 8002128:	e00a      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800212a:	2305      	movs	r3, #5
 800212c:	e008      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800212e:	2304      	movs	r3, #4
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 8002132:	2303      	movs	r3, #3
 8002134:	e004      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 8002136:	2302      	movs	r3, #2
 8002138:	e002      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <HAL_GPIO_Init+0x21c>
 800213e:	2300      	movs	r3, #0
 8002140:	69fa      	ldr	r2, [r7, #28]
 8002142:	f002 0203 	and.w	r2, r2, #3
 8002146:	0092      	lsls	r2, r2, #2
 8002148:	4093      	lsls	r3, r2
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	4313      	orrs	r3, r2
 800214e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002150:	4935      	ldr	r1, [pc, #212]	; (8002228 <HAL_GPIO_Init+0x304>)
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	089b      	lsrs	r3, r3, #2
 8002156:	3302      	adds	r3, #2
 8002158:	69ba      	ldr	r2, [r7, #24]
 800215a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800215e:	4b3a      	ldr	r3, [pc, #232]	; (8002248 <HAL_GPIO_Init+0x324>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002182:	4a31      	ldr	r2, [pc, #196]	; (8002248 <HAL_GPIO_Init+0x324>)
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002188:	4b2f      	ldr	r3, [pc, #188]	; (8002248 <HAL_GPIO_Init+0x324>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	43db      	mvns	r3, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4013      	ands	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021ac:	4a26      	ldr	r2, [pc, #152]	; (8002248 <HAL_GPIO_Init+0x324>)
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021b2:	4b25      	ldr	r3, [pc, #148]	; (8002248 <HAL_GPIO_Init+0x324>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021d6:	4a1c      	ldr	r2, [pc, #112]	; (8002248 <HAL_GPIO_Init+0x324>)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021dc:	4b1a      	ldr	r3, [pc, #104]	; (8002248 <HAL_GPIO_Init+0x324>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002200:	4a11      	ldr	r2, [pc, #68]	; (8002248 <HAL_GPIO_Init+0x324>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3301      	adds	r3, #1
 800220a:	61fb      	str	r3, [r7, #28]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2b0f      	cmp	r3, #15
 8002210:	f67f ae96 	bls.w	8001f40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	3724      	adds	r7, #36	; 0x24
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	40013800 	.word	0x40013800
 800222c:	40020000 	.word	0x40020000
 8002230:	40020400 	.word	0x40020400
 8002234:	40020800 	.word	0x40020800
 8002238:	40020c00 	.word	0x40020c00
 800223c:	40021000 	.word	0x40021000
 8002240:	40021400 	.word	0x40021400
 8002244:	40021800 	.word	0x40021800
 8002248:	40013c00 	.word	0x40013c00

0800224c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af02      	add	r7, sp, #8
 8002252:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e108      	b.n	8002470 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d106      	bne.n	800227e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f7ff fb9b 	bl	80019b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2203      	movs	r2, #3
 8002282:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800228c:	d102      	bne.n	8002294 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4618      	mov	r0, r3
 800229a:	f001 f8b9 	bl	8003410 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6818      	ldr	r0, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	7c1a      	ldrb	r2, [r3, #16]
 80022a6:	f88d 2000 	strb.w	r2, [sp]
 80022aa:	3304      	adds	r3, #4
 80022ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ae:	f001 f84b 	bl	8003348 <USB_CoreInit>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d005      	beq.n	80022c4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2202      	movs	r2, #2
 80022bc:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e0d5      	b.n	8002470 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2100      	movs	r1, #0
 80022ca:	4618      	mov	r0, r3
 80022cc:	f001 f8b1 	bl	8003432 <USB_SetCurrentMode>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d005      	beq.n	80022e2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2202      	movs	r2, #2
 80022da:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e0c6      	b.n	8002470 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	73fb      	strb	r3, [r7, #15]
 80022e6:	e04a      	b.n	800237e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022e8:	7bfa      	ldrb	r2, [r7, #15]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	00db      	lsls	r3, r3, #3
 80022f0:	4413      	add	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	3315      	adds	r3, #21
 80022f8:	2201      	movs	r2, #1
 80022fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022fc:	7bfa      	ldrb	r2, [r7, #15]
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	4413      	add	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	3314      	adds	r3, #20
 800230c:	7bfa      	ldrb	r2, [r7, #15]
 800230e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002310:	7bfa      	ldrb	r2, [r7, #15]
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	b298      	uxth	r0, r3
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4413      	add	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	332e      	adds	r3, #46	; 0x2e
 8002324:	4602      	mov	r2, r0
 8002326:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002328:	7bfa      	ldrb	r2, [r7, #15]
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	4613      	mov	r3, r2
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	4413      	add	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	3318      	adds	r3, #24
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800233c:	7bfa      	ldrb	r2, [r7, #15]
 800233e:	6879      	ldr	r1, [r7, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4413      	add	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	440b      	add	r3, r1
 800234a:	331c      	adds	r3, #28
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002350:	7bfa      	ldrb	r2, [r7, #15]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	4413      	add	r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	3320      	adds	r3, #32
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	440b      	add	r3, r1
 8002372:	3324      	adds	r3, #36	; 0x24
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002378:	7bfb      	ldrb	r3, [r7, #15]
 800237a:	3301      	adds	r3, #1
 800237c:	73fb      	strb	r3, [r7, #15]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	791b      	ldrb	r3, [r3, #4]
 8002382:	7bfa      	ldrb	r2, [r7, #15]
 8002384:	429a      	cmp	r2, r3
 8002386:	d3af      	bcc.n	80022e8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002388:	2300      	movs	r3, #0
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	e044      	b.n	8002418 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	4413      	add	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	f203 2355 	addw	r3, r3, #597	; 0x255
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80023a4:	7bfa      	ldrb	r2, [r7, #15]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	4413      	add	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	f503 7315 	add.w	r3, r3, #596	; 0x254
 80023b6:	7bfa      	ldrb	r2, [r7, #15]
 80023b8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80023ba:	7bfa      	ldrb	r2, [r7, #15]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4413      	add	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80023d0:	7bfa      	ldrb	r2, [r7, #15]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4413      	add	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023e6:	7bfa      	ldrb	r2, [r7, #15]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	f503 7318 	add.w	r3, r3, #608	; 0x260
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023fc:	7bfa      	ldrb	r2, [r7, #15]
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	4413      	add	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	f503 7319 	add.w	r3, r3, #612	; 0x264
 800240e:	2200      	movs	r2, #0
 8002410:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002412:	7bfb      	ldrb	r3, [r7, #15]
 8002414:	3301      	adds	r3, #1
 8002416:	73fb      	strb	r3, [r7, #15]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	791b      	ldrb	r3, [r3, #4]
 800241c:	7bfa      	ldrb	r2, [r7, #15]
 800241e:	429a      	cmp	r2, r3
 8002420:	d3b5      	bcc.n	800238e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6818      	ldr	r0, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	7c1a      	ldrb	r2, [r3, #16]
 800242a:	f88d 2000 	strb.w	r2, [sp]
 800242e:	3304      	adds	r3, #4
 8002430:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002432:	f001 f84b 	bl	80034cc <USB_DevInit>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d005      	beq.n	8002448 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2202      	movs	r2, #2
 8002440:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e013      	b.n	8002470 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	7b1b      	ldrb	r3, [r3, #12]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d102      	bne.n	8002464 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f80a 	bl	8002478 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f001 fa06 	bl	800387a <USB_DevDisconnect>

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2201      	movs	r2, #1
 800248a:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024aa:	f043 0303 	orr.w	r3, r3, #3
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80024c8:	4b05      	ldr	r3, [pc, #20]	; (80024e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	4904      	ldr	r1, [pc, #16]	; (80024e0 <LL_EXTI_EnableIT_0_31+0x20>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	600b      	str	r3, [r1, #0]
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	40013c00 	.word	0x40013c00

080024e4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80024ec:	4b06      	ldr	r3, [pc, #24]	; (8002508 <LL_EXTI_DisableIT_0_31+0x24>)
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	43db      	mvns	r3, r3
 80024f4:	4904      	ldr	r1, [pc, #16]	; (8002508 <LL_EXTI_DisableIT_0_31+0x24>)
 80024f6:	4013      	ands	r3, r2
 80024f8:	600b      	str	r3, [r1, #0]
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40013c00 	.word	0x40013c00

0800250c <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002514:	4b05      	ldr	r3, [pc, #20]	; (800252c <LL_EXTI_EnableEvent_0_31+0x20>)
 8002516:	685a      	ldr	r2, [r3, #4]
 8002518:	4904      	ldr	r1, [pc, #16]	; (800252c <LL_EXTI_EnableEvent_0_31+0x20>)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4313      	orrs	r3, r2
 800251e:	604b      	str	r3, [r1, #4]

}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	40013c00 	.word	0x40013c00

08002530 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <LL_EXTI_DisableEvent_0_31+0x24>)
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	43db      	mvns	r3, r3
 8002540:	4904      	ldr	r1, [pc, #16]	; (8002554 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002542:	4013      	ands	r3, r2
 8002544:	604b      	str	r3, [r1, #4]
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40013c00 	.word	0x40013c00

08002558 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	4904      	ldr	r1, [pc, #16]	; (8002578 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4313      	orrs	r3, r2
 800256a:	608b      	str	r3, [r1, #8]

}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	40013c00 	.word	0x40013c00

0800257c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002584:	4b06      	ldr	r3, [pc, #24]	; (80025a0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	43db      	mvns	r3, r3
 800258c:	4904      	ldr	r1, [pc, #16]	; (80025a0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800258e:	4013      	ands	r3, r2
 8002590:	608b      	str	r3, [r1, #8]

}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40013c00 	.word	0x40013c00

080025a4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80025ac:	4b05      	ldr	r3, [pc, #20]	; (80025c4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	4904      	ldr	r1, [pc, #16]	; (80025c4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	60cb      	str	r3, [r1, #12]
}
 80025b8:	bf00      	nop
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	40013c00 	.word	0x40013c00

080025c8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80025d0:	4b06      	ldr	r3, [pc, #24]	; (80025ec <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	4904      	ldr	r1, [pc, #16]	; (80025ec <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80025da:	4013      	ands	r3, r2
 80025dc:	60cb      	str	r3, [r1, #12]
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	40013c00 	.word	0x40013c00

080025f0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80025f8:	2300      	movs	r3, #0
 80025fa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	791b      	ldrb	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d065      	beq.n	80026d0 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d06b      	beq.n	80026e4 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	795b      	ldrb	r3, [r3, #5]
 8002610:	2b02      	cmp	r3, #2
 8002612:	d01c      	beq.n	800264e <LL_EXTI_Init+0x5e>
 8002614:	2b02      	cmp	r3, #2
 8002616:	dc25      	bgt.n	8002664 <LL_EXTI_Init+0x74>
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <LL_EXTI_Init+0x32>
 800261c:	2b01      	cmp	r3, #1
 800261e:	d00b      	beq.n	8002638 <LL_EXTI_Init+0x48>
 8002620:	e020      	b.n	8002664 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff ff82 	bl	8002530 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff ff45 	bl	80024c0 <LL_EXTI_EnableIT_0_31>
          break;
 8002636:	e018      	b.n	800266a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f7ff ff51 	bl	80024e4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff ff60 	bl	800250c <LL_EXTI_EnableEvent_0_31>
          break;
 800264c:	e00d      	b.n	800266a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff ff34 	bl	80024c0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff55 	bl	800250c <LL_EXTI_EnableEvent_0_31>
          break;
 8002662:	e002      	b.n	800266a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	73fb      	strb	r3, [r7, #15]
          break;
 8002668:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	799b      	ldrb	r3, [r3, #6]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d038      	beq.n	80026e4 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	799b      	ldrb	r3, [r3, #6]
 8002676:	2b03      	cmp	r3, #3
 8002678:	d01c      	beq.n	80026b4 <LL_EXTI_Init+0xc4>
 800267a:	2b03      	cmp	r3, #3
 800267c:	dc25      	bgt.n	80026ca <LL_EXTI_Init+0xda>
 800267e:	2b01      	cmp	r3, #1
 8002680:	d002      	beq.n	8002688 <LL_EXTI_Init+0x98>
 8002682:	2b02      	cmp	r3, #2
 8002684:	d00b      	beq.n	800269e <LL_EXTI_Init+0xae>
 8002686:	e020      	b.n	80026ca <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f7ff ff9b 	bl	80025c8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff ff5e 	bl	8002558 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800269c:	e022      	b.n	80026e4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff ff6a 	bl	800257c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff79 	bl	80025a4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80026b2:	e017      	b.n	80026e4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff ff4d 	bl	8002558 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7ff ff6e 	bl	80025a4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80026c8:	e00c      	b.n	80026e4 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	73fb      	strb	r3, [r7, #15]
            break;
 80026ce:	e009      	b.n	80026e4 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff ff05 	bl	80024e4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff ff26 	bl	8002530 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <LL_GPIO_SetPinMode>:
{
 80026ee:	b480      	push	{r7}
 80026f0:	b08b      	sub	sp, #44	; 0x2c
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	60f8      	str	r0, [r7, #12]
 80026f6:	60b9      	str	r1, [r7, #8]
 80026f8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	fa93 f3a3 	rbit	r3, r3
 8002708:	613b      	str	r3, [r7, #16]
  return result;
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8002714:	2320      	movs	r3, #32
 8002716:	e003      	b.n	8002720 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	fab3 f383 	clz	r3, r3
 800271e:	b2db      	uxtb	r3, r3
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	2103      	movs	r1, #3
 8002724:	fa01 f303 	lsl.w	r3, r1, r3
 8002728:	43db      	mvns	r3, r3
 800272a:	401a      	ands	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002730:	6a3b      	ldr	r3, [r7, #32]
 8002732:	fa93 f3a3 	rbit	r3, r3
 8002736:	61fb      	str	r3, [r7, #28]
  return result;
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800273c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002742:	2320      	movs	r3, #32
 8002744:	e003      	b.n	800274e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	fab3 f383 	clz	r3, r3
 800274c:	b2db      	uxtb	r3, r3
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	fa01 f303 	lsl.w	r3, r1, r3
 8002756:	431a      	orrs	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	601a      	str	r2, [r3, #0]
}
 800275c:	bf00      	nop
 800275e:	372c      	adds	r7, #44	; 0x2c
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_GPIO_SetPinOutputType>:
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	43db      	mvns	r3, r3
 800277c:	401a      	ands	r2, r3
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	6879      	ldr	r1, [r7, #4]
 8002782:	fb01 f303 	mul.w	r3, r1, r3
 8002786:	431a      	orrs	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	605a      	str	r2, [r3, #4]
}
 800278c:	bf00      	nop
 800278e:	3714      	adds	r7, #20
 8002790:	46bd      	mov	sp, r7
 8002792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002796:	4770      	bx	lr

08002798 <LL_GPIO_SetPinSpeed>:
{
 8002798:	b480      	push	{r7}
 800279a:	b08b      	sub	sp, #44	; 0x2c
 800279c:	af00      	add	r7, sp, #0
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	fa93 f3a3 	rbit	r3, r3
 80027b2:	613b      	str	r3, [r7, #16]
  return result;
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80027be:	2320      	movs	r3, #32
 80027c0:	e003      	b.n	80027ca <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	fab3 f383 	clz	r3, r3
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	2103      	movs	r1, #3
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43db      	mvns	r3, r3
 80027d4:	401a      	ands	r2, r3
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027da:	6a3b      	ldr	r3, [r7, #32]
 80027dc:	fa93 f3a3 	rbit	r3, r3
 80027e0:	61fb      	str	r3, [r7, #28]
  return result;
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80027e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80027ec:	2320      	movs	r3, #32
 80027ee:	e003      	b.n	80027f8 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	fab3 f383 	clz	r3, r3
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	431a      	orrs	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	609a      	str	r2, [r3, #8]
}
 8002806:	bf00      	nop
 8002808:	372c      	adds	r7, #44	; 0x2c
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <LL_GPIO_SetPinPull>:
{
 8002812:	b480      	push	{r7}
 8002814:	b08b      	sub	sp, #44	; 0x2c
 8002816:	af00      	add	r7, sp, #0
 8002818:	60f8      	str	r0, [r7, #12]
 800281a:	60b9      	str	r1, [r7, #8]
 800281c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	68da      	ldr	r2, [r3, #12]
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	fa93 f3a3 	rbit	r3, r3
 800282c:	613b      	str	r3, [r7, #16]
  return result;
 800282e:	693b      	ldr	r3, [r7, #16]
 8002830:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8002838:	2320      	movs	r3, #32
 800283a:	e003      	b.n	8002844 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	fab3 f383 	clz	r3, r3
 8002842:	b2db      	uxtb	r3, r3
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	2103      	movs	r1, #3
 8002848:	fa01 f303 	lsl.w	r3, r1, r3
 800284c:	43db      	mvns	r3, r3
 800284e:	401a      	ands	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	fa93 f3a3 	rbit	r3, r3
 800285a:	61fb      	str	r3, [r7, #28]
  return result;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8002866:	2320      	movs	r3, #32
 8002868:	e003      	b.n	8002872 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800286a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286c:	fab3 f383 	clz	r3, r3
 8002870:	b2db      	uxtb	r3, r3
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	fa01 f303 	lsl.w	r3, r1, r3
 800287a:	431a      	orrs	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	60da      	str	r2, [r3, #12]
}
 8002880:	bf00      	nop
 8002882:	372c      	adds	r7, #44	; 0x2c
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_GPIO_SetAFPin_0_7>:
{
 800288c:	b480      	push	{r7}
 800288e:	b08b      	sub	sp, #44	; 0x2c
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6a1a      	ldr	r2, [r3, #32]
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	fa93 f3a3 	rbit	r3, r3
 80028a6:	613b      	str	r3, [r7, #16]
  return result;
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80028b2:	2320      	movs	r3, #32
 80028b4:	e003      	b.n	80028be <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	fab3 f383 	clz	r3, r3
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	210f      	movs	r1, #15
 80028c2:	fa01 f303 	lsl.w	r3, r1, r3
 80028c6:	43db      	mvns	r3, r3
 80028c8:	401a      	ands	r2, r3
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	61fb      	str	r3, [r7, #28]
  return result;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d101      	bne.n	80028e4 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80028e0:	2320      	movs	r3, #32
 80028e2:	e003      	b.n	80028ec <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	fab3 f383 	clz	r3, r3
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	fa01 f303 	lsl.w	r3, r1, r3
 80028f4:	431a      	orrs	r2, r3
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	621a      	str	r2, [r3, #32]
}
 80028fa:	bf00      	nop
 80028fc:	372c      	adds	r7, #44	; 0x2c
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr

08002906 <LL_GPIO_SetAFPin_8_15>:
{
 8002906:	b480      	push	{r7}
 8002908:	b08b      	sub	sp, #44	; 0x2c
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	fa93 f3a3 	rbit	r3, r3
 8002922:	613b      	str	r3, [r7, #16]
  return result;
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800292e:	2320      	movs	r3, #32
 8002930:	e003      	b.n	800293a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	fab3 f383 	clz	r3, r3
 8002938:	b2db      	uxtb	r3, r3
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	210f      	movs	r1, #15
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	43db      	mvns	r3, r3
 8002944:	401a      	ands	r2, r3
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	0a1b      	lsrs	r3, r3, #8
 800294a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	fa93 f3a3 	rbit	r3, r3
 8002952:	61fb      	str	r3, [r7, #28]
  return result;
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800295e:	2320      	movs	r3, #32
 8002960:	e003      	b.n	800296a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	b2db      	uxtb	r3, r3
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	6879      	ldr	r1, [r7, #4]
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	431a      	orrs	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002978:	bf00      	nop
 800297a:	372c      	adds	r7, #44	; 0x2c
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08a      	sub	sp, #40	; 0x28
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8002992:	2300      	movs	r3, #0
 8002994:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	fa93 f3a3 	rbit	r3, r3
 80029a2:	617b      	str	r3, [r7, #20]
  return result;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <LL_GPIO_Init+0x2e>
    return 32U;
 80029ae:	2320      	movs	r3, #32
 80029b0:	e003      	b.n	80029ba <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	fab3 f383 	clz	r3, r3
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80029bc:	e057      	b.n	8002a6e <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	2101      	movs	r1, #1
 80029c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ca:	4013      	ands	r3, r2
 80029cc:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80029ce:	6a3b      	ldr	r3, [r7, #32]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d049      	beq.n	8002a68 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d003      	beq.n	80029e4 <LL_GPIO_Init+0x60>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d10d      	bne.n	8002a00 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	461a      	mov	r2, r3
 80029ea:	6a39      	ldr	r1, [r7, #32]
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f7ff fed3 	bl	8002798 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	461a      	mov	r2, r3
 80029f8:	6a39      	ldr	r1, [r7, #32]
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff feb4 	bl	8002768 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	461a      	mov	r2, r3
 8002a06:	6a39      	ldr	r1, [r7, #32]
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff ff02 	bl	8002812 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d121      	bne.n	8002a5a <LL_GPIO_Init+0xd6>
 8002a16:	6a3b      	ldr	r3, [r7, #32]
 8002a18:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	fa93 f3a3 	rbit	r3, r3
 8002a20:	60bb      	str	r3, [r7, #8]
  return result;
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d101      	bne.n	8002a30 <LL_GPIO_Init+0xac>
    return 32U;
 8002a2c:	2320      	movs	r3, #32
 8002a2e:	e003      	b.n	8002a38 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	fab3 f383 	clz	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002a38:	2b07      	cmp	r3, #7
 8002a3a:	d807      	bhi.n	8002a4c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	461a      	mov	r2, r3
 8002a42:	6a39      	ldr	r1, [r7, #32]
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f7ff ff21 	bl	800288c <LL_GPIO_SetAFPin_0_7>
 8002a4a:	e006      	b.n	8002a5a <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	461a      	mov	r2, r3
 8002a52:	6a39      	ldr	r1, [r7, #32]
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff56 	bl	8002906 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	6a39      	ldr	r1, [r7, #32]
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff fe43 	bl	80026ee <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a74:	fa22 f303 	lsr.w	r3, r2, r3
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1a0      	bne.n	80029be <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002a7c:	2300      	movs	r3, #0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3728      	adds	r7, #40	; 0x28
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
	...

08002a88 <LL_RCC_GetSysClkSource>:
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a8c:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <LL_RCC_GetSysClkSource+0x18>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 030c 	and.w	r3, r3, #12
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40023800 	.word	0x40023800

08002aa4 <LL_RCC_GetAHBPrescaler>:
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002aa8:	4b04      	ldr	r3, [pc, #16]	; (8002abc <LL_RCC_GetAHBPrescaler+0x18>)
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	40023800 	.word	0x40023800

08002ac0 <LL_RCC_GetAPB1Prescaler>:
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002ac4:	4b04      	ldr	r3, [pc, #16]	; (8002ad8 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	40023800 	.word	0x40023800

08002adc <LL_RCC_GetAPB2Prescaler>:
{
 8002adc:	b480      	push	{r7}
 8002ade:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002ae0:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800

08002af8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002afc:	4b04      	ldr	r3, [pc, #16]	; (8002b10 <LL_RCC_PLL_GetMainSource+0x18>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40023800 	.word	0x40023800

08002b14 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002b18:	4b04      	ldr	r3, [pc, #16]	; (8002b2c <LL_RCC_PLL_GetN+0x18>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	099b      	lsrs	r3, r3, #6
 8002b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	40023800 	.word	0x40023800

08002b30 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002b34:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <LL_RCC_PLL_GetP+0x18>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40023800 	.word	0x40023800

08002b4c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002b50:	4b04      	ldr	r3, [pc, #16]	; (8002b64 <LL_RCC_PLL_GetR+0x18>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800

08002b68 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002b6c:	4b04      	ldr	r3, [pc, #16]	; (8002b80 <LL_RCC_PLL_GetDivider+0x18>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	40023800 	.word	0x40023800

08002b84 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002b8c:	f000 f820 	bl	8002bd0 <RCC_GetSystemClockFreq>
 8002b90:	4602      	mov	r2, r0
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f000 f85c 	bl	8002c58 <RCC_GetHCLKClockFreq>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 f86a 	bl	8002c84 <RCC_GetPCLK1ClockFreq>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 f876 	bl	8002cac <RCC_GetPCLK2ClockFreq>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	60da      	str	r2, [r3, #12]
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002bda:	f7ff ff55 	bl	8002a88 <LL_RCC_GetSysClkSource>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b0c      	cmp	r3, #12
 8002be2:	d82d      	bhi.n	8002c40 <RCC_GetSystemClockFreq+0x70>
 8002be4:	a201      	add	r2, pc, #4	; (adr r2, 8002bec <RCC_GetSystemClockFreq+0x1c>)
 8002be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bea:	bf00      	nop
 8002bec:	08002c21 	.word	0x08002c21
 8002bf0:	08002c41 	.word	0x08002c41
 8002bf4:	08002c41 	.word	0x08002c41
 8002bf8:	08002c41 	.word	0x08002c41
 8002bfc:	08002c27 	.word	0x08002c27
 8002c00:	08002c41 	.word	0x08002c41
 8002c04:	08002c41 	.word	0x08002c41
 8002c08:	08002c41 	.word	0x08002c41
 8002c0c:	08002c2d 	.word	0x08002c2d
 8002c10:	08002c41 	.word	0x08002c41
 8002c14:	08002c41 	.word	0x08002c41
 8002c18:	08002c41 	.word	0x08002c41
 8002c1c:	08002c37 	.word	0x08002c37
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002c20:	4b0b      	ldr	r3, [pc, #44]	; (8002c50 <RCC_GetSystemClockFreq+0x80>)
 8002c22:	607b      	str	r3, [r7, #4]
      break;
 8002c24:	e00f      	b.n	8002c46 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002c26:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <RCC_GetSystemClockFreq+0x84>)
 8002c28:	607b      	str	r3, [r7, #4]
      break;
 8002c2a:	e00c      	b.n	8002c46 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002c2c:	2008      	movs	r0, #8
 8002c2e:	f000 f851 	bl	8002cd4 <RCC_PLL_GetFreqDomain_SYS>
 8002c32:	6078      	str	r0, [r7, #4]
      break;
 8002c34:	e007      	b.n	8002c46 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002c36:	200c      	movs	r0, #12
 8002c38:	f000 f84c 	bl	8002cd4 <RCC_PLL_GetFreqDomain_SYS>
 8002c3c:	6078      	str	r0, [r7, #4]
      break;
 8002c3e:	e002      	b.n	8002c46 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002c40:	4b03      	ldr	r3, [pc, #12]	; (8002c50 <RCC_GetSystemClockFreq+0x80>)
 8002c42:	607b      	str	r3, [r7, #4]
      break;
 8002c44:	bf00      	nop
  }

  return frequency;
 8002c46:	687b      	ldr	r3, [r7, #4]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	00f42400 	.word	0x00f42400
 8002c54:	007a1200 	.word	0x007a1200

08002c58 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002c60:	f7ff ff20 	bl	8002aa4 <LL_RCC_GetAHBPrescaler>
 8002c64:	4603      	mov	r3, r0
 8002c66:	091b      	lsrs	r3, r3, #4
 8002c68:	f003 030f 	and.w	r3, r3, #15
 8002c6c:	4a04      	ldr	r2, [pc, #16]	; (8002c80 <RCC_GetHCLKClockFreq+0x28>)
 8002c6e:	5cd3      	ldrb	r3, [r2, r3]
 8002c70:	461a      	mov	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	40d3      	lsrs	r3, r2
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	080039f4 	.word	0x080039f4

08002c84 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002c8c:	f7ff ff18 	bl	8002ac0 <LL_RCC_GetAPB1Prescaler>
 8002c90:	4603      	mov	r3, r0
 8002c92:	0a9b      	lsrs	r3, r3, #10
 8002c94:	4a04      	ldr	r2, [pc, #16]	; (8002ca8 <RCC_GetPCLK1ClockFreq+0x24>)
 8002c96:	5cd3      	ldrb	r3, [r2, r3]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	40d3      	lsrs	r3, r2
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	08003a04 	.word	0x08003a04

08002cac <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002cb4:	f7ff ff12 	bl	8002adc <LL_RCC_GetAPB2Prescaler>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	0b5b      	lsrs	r3, r3, #13
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <RCC_GetPCLK2ClockFreq+0x24>)
 8002cbe:	5cd3      	ldrb	r3, [r2, r3]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	40d3      	lsrs	r3, r2
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	08003a04 	.word	0x08003a04

08002cd4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b087      	sub	sp, #28
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002ce8:	f7ff ff06 	bl	8002af8 <LL_RCC_PLL_GetMainSource>
 8002cec:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d004      	beq.n	8002cfe <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cfa:	d003      	beq.n	8002d04 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002cfc:	e005      	b.n	8002d0a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002cfe:	4b1c      	ldr	r3, [pc, #112]	; (8002d70 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002d00:	617b      	str	r3, [r7, #20]
      break;
 8002d02:	e005      	b.n	8002d10 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002d04:	4b1b      	ldr	r3, [pc, #108]	; (8002d74 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8002d06:	617b      	str	r3, [r7, #20]
      break;
 8002d08:	e002      	b.n	8002d10 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002d0a:	4b19      	ldr	r3, [pc, #100]	; (8002d70 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002d0c:	617b      	str	r3, [r7, #20]
      break;
 8002d0e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b08      	cmp	r3, #8
 8002d14:	d114      	bne.n	8002d40 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002d16:	f7ff ff27 	bl	8002b68 <LL_RCC_PLL_GetDivider>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	fbb3 f4f2 	udiv	r4, r3, r2
 8002d22:	f7ff fef7 	bl	8002b14 <LL_RCC_PLL_GetN>
 8002d26:	4603      	mov	r3, r0
 8002d28:	fb03 f404 	mul.w	r4, r3, r4
 8002d2c:	f7ff ff00 	bl	8002b30 <LL_RCC_PLL_GetP>
 8002d30:	4603      	mov	r3, r0
 8002d32:	0c1b      	lsrs	r3, r3, #16
 8002d34:	3301      	adds	r3, #1
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fbb4 f3f3 	udiv	r3, r4, r3
 8002d3c:	613b      	str	r3, [r7, #16]
 8002d3e:	e011      	b.n	8002d64 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002d40:	f7ff ff12 	bl	8002b68 <LL_RCC_PLL_GetDivider>
 8002d44:	4602      	mov	r2, r0
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	fbb3 f4f2 	udiv	r4, r3, r2
 8002d4c:	f7ff fee2 	bl	8002b14 <LL_RCC_PLL_GetN>
 8002d50:	4603      	mov	r3, r0
 8002d52:	fb03 f404 	mul.w	r4, r3, r4
 8002d56:	f7ff fef9 	bl	8002b4c <LL_RCC_PLL_GetR>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	0f1b      	lsrs	r3, r3, #28
 8002d5e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002d62:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002d64:	693b      	ldr	r3, [r7, #16]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	371c      	adds	r7, #28
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd90      	pop	{r4, r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	00f42400 	.word	0x00f42400
 8002d74:	007a1200 	.word	0x007a1200

08002d78 <LL_USART_IsEnabled>:
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d8c:	bf0c      	ite	eq
 8002d8e:	2301      	moveq	r3, #1
 8002d90:	2300      	movne	r3, #0
 8002d92:	b2db      	uxtb	r3, r3
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <LL_USART_SetStopBitsLength>:
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	611a      	str	r2, [r3, #16]
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <LL_USART_SetHWFlowCtrl>:
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	615a      	str	r2, [r3, #20]
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <LL_USART_SetBaudRate>:
{
 8002dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002df0:	b0c0      	sub	sp, #256	; 0x100
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002df8:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8002dfc:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002e00:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e0c:	f040 810c 	bne.w	8003028 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002e10:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e14:	2200      	movs	r2, #0
 8002e16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002e1a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002e1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002e22:	4622      	mov	r2, r4
 8002e24:	462b      	mov	r3, r5
 8002e26:	1891      	adds	r1, r2, r2
 8002e28:	6639      	str	r1, [r7, #96]	; 0x60
 8002e2a:	415b      	adcs	r3, r3
 8002e2c:	667b      	str	r3, [r7, #100]	; 0x64
 8002e2e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002e32:	4621      	mov	r1, r4
 8002e34:	eb12 0801 	adds.w	r8, r2, r1
 8002e38:	4629      	mov	r1, r5
 8002e3a:	eb43 0901 	adc.w	r9, r3, r1
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e52:	4690      	mov	r8, r2
 8002e54:	4699      	mov	r9, r3
 8002e56:	4623      	mov	r3, r4
 8002e58:	eb18 0303 	adds.w	r3, r8, r3
 8002e5c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e60:	462b      	mov	r3, r5
 8002e62:	eb49 0303 	adc.w	r3, r9, r3
 8002e66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002e6a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002e6e:	2200      	movs	r2, #0
 8002e70:	469a      	mov	sl, r3
 8002e72:	4693      	mov	fp, r2
 8002e74:	eb1a 030a 	adds.w	r3, sl, sl
 8002e78:	65bb      	str	r3, [r7, #88]	; 0x58
 8002e7a:	eb4b 030b 	adc.w	r3, fp, fp
 8002e7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e80:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e84:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e88:	f7fd f9bc 	bl	8000204 <__aeabi_uldivmod>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	460b      	mov	r3, r1
 8002e90:	4b64      	ldr	r3, [pc, #400]	; (8003024 <LL_USART_SetBaudRate+0x238>)
 8002e92:	fba3 2302 	umull	r2, r3, r3, r2
 8002e96:	095b      	lsrs	r3, r3, #5
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	b29c      	uxth	r4, r3
 8002e9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002ea8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002eac:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8002eb0:	4642      	mov	r2, r8
 8002eb2:	464b      	mov	r3, r9
 8002eb4:	1891      	adds	r1, r2, r2
 8002eb6:	6539      	str	r1, [r7, #80]	; 0x50
 8002eb8:	415b      	adcs	r3, r3
 8002eba:	657b      	str	r3, [r7, #84]	; 0x54
 8002ebc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ec0:	4641      	mov	r1, r8
 8002ec2:	1851      	adds	r1, r2, r1
 8002ec4:	64b9      	str	r1, [r7, #72]	; 0x48
 8002ec6:	4649      	mov	r1, r9
 8002ec8:	414b      	adcs	r3, r1
 8002eca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ecc:	f04f 0200 	mov.w	r2, #0
 8002ed0:	f04f 0300 	mov.w	r3, #0
 8002ed4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8002ed8:	4659      	mov	r1, fp
 8002eda:	00cb      	lsls	r3, r1, #3
 8002edc:	4651      	mov	r1, sl
 8002ede:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ee2:	4651      	mov	r1, sl
 8002ee4:	00ca      	lsls	r2, r1, #3
 8002ee6:	4610      	mov	r0, r2
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4603      	mov	r3, r0
 8002eec:	4642      	mov	r2, r8
 8002eee:	189b      	adds	r3, r3, r2
 8002ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ef4:	464b      	mov	r3, r9
 8002ef6:	460a      	mov	r2, r1
 8002ef8:	eb42 0303 	adc.w	r3, r2, r3
 8002efc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002f00:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002f04:	2200      	movs	r2, #0
 8002f06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f0a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8002f0e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8002f12:	460b      	mov	r3, r1
 8002f14:	18db      	adds	r3, r3, r3
 8002f16:	643b      	str	r3, [r7, #64]	; 0x40
 8002f18:	4613      	mov	r3, r2
 8002f1a:	eb42 0303 	adc.w	r3, r2, r3
 8002f1e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f24:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002f28:	f7fd f96c 	bl	8000204 <__aeabi_uldivmod>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	4611      	mov	r1, r2
 8002f32:	4b3c      	ldr	r3, [pc, #240]	; (8003024 <LL_USART_SetBaudRate+0x238>)
 8002f34:	fba3 2301 	umull	r2, r3, r3, r1
 8002f38:	095b      	lsrs	r3, r3, #5
 8002f3a:	2264      	movs	r2, #100	; 0x64
 8002f3c:	fb02 f303 	mul.w	r3, r2, r3
 8002f40:	1acb      	subs	r3, r1, r3
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f48:	4b36      	ldr	r3, [pc, #216]	; (8003024 <LL_USART_SetBaudRate+0x238>)
 8002f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f4e:	095b      	lsrs	r3, r3, #5
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	4423      	add	r3, r4
 8002f5e:	b29c      	uxth	r4, r3
 8002f60:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002f64:	2200      	movs	r2, #0
 8002f66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002f6a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002f6e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8002f72:	4642      	mov	r2, r8
 8002f74:	464b      	mov	r3, r9
 8002f76:	1891      	adds	r1, r2, r2
 8002f78:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f7a:	415b      	adcs	r3, r3
 8002f7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f7e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f82:	4641      	mov	r1, r8
 8002f84:	1851      	adds	r1, r2, r1
 8002f86:	6339      	str	r1, [r7, #48]	; 0x30
 8002f88:	4649      	mov	r1, r9
 8002f8a:	414b      	adcs	r3, r1
 8002f8c:	637b      	str	r3, [r7, #52]	; 0x34
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	f04f 0300 	mov.w	r3, #0
 8002f96:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f9a:	4659      	mov	r1, fp
 8002f9c:	00cb      	lsls	r3, r1, #3
 8002f9e:	4651      	mov	r1, sl
 8002fa0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002fa4:	4651      	mov	r1, sl
 8002fa6:	00ca      	lsls	r2, r1, #3
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	4603      	mov	r3, r0
 8002fae:	4642      	mov	r2, r8
 8002fb0:	189b      	adds	r3, r3, r2
 8002fb2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002fb6:	464b      	mov	r3, r9
 8002fb8:	460a      	mov	r2, r1
 8002fba:	eb42 0303 	adc.w	r3, r2, r3
 8002fbe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002fc2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002fcc:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8002fd0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	18db      	adds	r3, r3, r3
 8002fd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fda:	4613      	mov	r3, r2
 8002fdc:	eb42 0303 	adc.w	r3, r2, r3
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fe2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fe6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002fea:	f7fd f90b 	bl	8000204 <__aeabi_uldivmod>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <LL_USART_SetBaudRate+0x238>)
 8002ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ff8:	095b      	lsrs	r3, r3, #5
 8002ffa:	2164      	movs	r1, #100	; 0x64
 8002ffc:	fb01 f303 	mul.w	r3, r1, r3
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	3332      	adds	r3, #50	; 0x32
 8003006:	4a07      	ldr	r2, [pc, #28]	; (8003024 <LL_USART_SetBaudRate+0x238>)
 8003008:	fba2 2303 	umull	r2, r3, r2, r3
 800300c:	095b      	lsrs	r3, r3, #5
 800300e:	b29b      	uxth	r3, r3
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	b29b      	uxth	r3, r3
 8003016:	4423      	add	r3, r4
 8003018:	b29b      	uxth	r3, r3
 800301a:	461a      	mov	r2, r3
 800301c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003020:	609a      	str	r2, [r3, #8]
}
 8003022:	e108      	b.n	8003236 <LL_USART_SetBaudRate+0x44a>
 8003024:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003028:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800302c:	2200      	movs	r2, #0
 800302e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003032:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003036:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 800303a:	4642      	mov	r2, r8
 800303c:	464b      	mov	r3, r9
 800303e:	1891      	adds	r1, r2, r2
 8003040:	6239      	str	r1, [r7, #32]
 8003042:	415b      	adcs	r3, r3
 8003044:	627b      	str	r3, [r7, #36]	; 0x24
 8003046:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800304a:	4641      	mov	r1, r8
 800304c:	1854      	adds	r4, r2, r1
 800304e:	4649      	mov	r1, r9
 8003050:	eb43 0501 	adc.w	r5, r3, r1
 8003054:	f04f 0200 	mov.w	r2, #0
 8003058:	f04f 0300 	mov.w	r3, #0
 800305c:	00eb      	lsls	r3, r5, #3
 800305e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003062:	00e2      	lsls	r2, r4, #3
 8003064:	4614      	mov	r4, r2
 8003066:	461d      	mov	r5, r3
 8003068:	4643      	mov	r3, r8
 800306a:	18e3      	adds	r3, r4, r3
 800306c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003070:	464b      	mov	r3, r9
 8003072:	eb45 0303 	adc.w	r3, r5, r3
 8003076:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800307a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800307e:	2200      	movs	r2, #0
 8003080:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003084:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003088:	f04f 0200 	mov.w	r2, #0
 800308c:	f04f 0300 	mov.w	r3, #0
 8003090:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8003094:	4629      	mov	r1, r5
 8003096:	008b      	lsls	r3, r1, #2
 8003098:	4621      	mov	r1, r4
 800309a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800309e:	4621      	mov	r1, r4
 80030a0:	008a      	lsls	r2, r1, #2
 80030a2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80030a6:	f7fd f8ad 	bl	8000204 <__aeabi_uldivmod>
 80030aa:	4602      	mov	r2, r0
 80030ac:	460b      	mov	r3, r1
 80030ae:	4b65      	ldr	r3, [pc, #404]	; (8003244 <LL_USART_SetBaudRate+0x458>)
 80030b0:	fba3 2302 	umull	r2, r3, r3, r2
 80030b4:	095b      	lsrs	r3, r3, #5
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	b29c      	uxth	r4, r3
 80030bc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030c0:	2200      	movs	r2, #0
 80030c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80030c6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80030ca:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 80030ce:	4642      	mov	r2, r8
 80030d0:	464b      	mov	r3, r9
 80030d2:	1891      	adds	r1, r2, r2
 80030d4:	61b9      	str	r1, [r7, #24]
 80030d6:	415b      	adcs	r3, r3
 80030d8:	61fb      	str	r3, [r7, #28]
 80030da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030de:	4641      	mov	r1, r8
 80030e0:	1851      	adds	r1, r2, r1
 80030e2:	6139      	str	r1, [r7, #16]
 80030e4:	4649      	mov	r1, r9
 80030e6:	414b      	adcs	r3, r1
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030f6:	4659      	mov	r1, fp
 80030f8:	00cb      	lsls	r3, r1, #3
 80030fa:	4651      	mov	r1, sl
 80030fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003100:	4651      	mov	r1, sl
 8003102:	00ca      	lsls	r2, r1, #3
 8003104:	4610      	mov	r0, r2
 8003106:	4619      	mov	r1, r3
 8003108:	4603      	mov	r3, r0
 800310a:	4642      	mov	r2, r8
 800310c:	189b      	adds	r3, r3, r2
 800310e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003112:	464b      	mov	r3, r9
 8003114:	460a      	mov	r2, r1
 8003116:	eb42 0303 	adc.w	r3, r2, r3
 800311a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800311e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003122:	2200      	movs	r2, #0
 8003124:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003128:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8003138:	4649      	mov	r1, r9
 800313a:	008b      	lsls	r3, r1, #2
 800313c:	4641      	mov	r1, r8
 800313e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003142:	4641      	mov	r1, r8
 8003144:	008a      	lsls	r2, r1, #2
 8003146:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800314a:	f7fd f85b 	bl	8000204 <__aeabi_uldivmod>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	4611      	mov	r1, r2
 8003154:	4b3b      	ldr	r3, [pc, #236]	; (8003244 <LL_USART_SetBaudRate+0x458>)
 8003156:	fba3 2301 	umull	r2, r3, r3, r1
 800315a:	095b      	lsrs	r3, r3, #5
 800315c:	2264      	movs	r2, #100	; 0x64
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	1acb      	subs	r3, r1, r3
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	3332      	adds	r3, #50	; 0x32
 8003168:	4a36      	ldr	r2, [pc, #216]	; (8003244 <LL_USART_SetBaudRate+0x458>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	b29b      	uxth	r3, r3
 8003172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003176:	b29b      	uxth	r3, r3
 8003178:	4423      	add	r3, r4
 800317a:	b29c      	uxth	r4, r3
 800317c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003180:	2200      	movs	r2, #0
 8003182:	67bb      	str	r3, [r7, #120]	; 0x78
 8003184:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003186:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800318a:	4642      	mov	r2, r8
 800318c:	464b      	mov	r3, r9
 800318e:	1891      	adds	r1, r2, r2
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	415b      	adcs	r3, r3
 8003194:	60fb      	str	r3, [r7, #12]
 8003196:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800319a:	4641      	mov	r1, r8
 800319c:	1851      	adds	r1, r2, r1
 800319e:	6039      	str	r1, [r7, #0]
 80031a0:	4649      	mov	r1, r9
 80031a2:	414b      	adcs	r3, r1
 80031a4:	607b      	str	r3, [r7, #4]
 80031a6:	f04f 0200 	mov.w	r2, #0
 80031aa:	f04f 0300 	mov.w	r3, #0
 80031ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80031b2:	4659      	mov	r1, fp
 80031b4:	00cb      	lsls	r3, r1, #3
 80031b6:	4651      	mov	r1, sl
 80031b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031bc:	4651      	mov	r1, sl
 80031be:	00ca      	lsls	r2, r1, #3
 80031c0:	4610      	mov	r0, r2
 80031c2:	4619      	mov	r1, r3
 80031c4:	4603      	mov	r3, r0
 80031c6:	4642      	mov	r2, r8
 80031c8:	189b      	adds	r3, r3, r2
 80031ca:	673b      	str	r3, [r7, #112]	; 0x70
 80031cc:	464b      	mov	r3, r9
 80031ce:	460a      	mov	r2, r1
 80031d0:	eb42 0303 	adc.w	r3, r2, r3
 80031d4:	677b      	str	r3, [r7, #116]	; 0x74
 80031d6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80031da:	2200      	movs	r2, #0
 80031dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80031de:	66fa      	str	r2, [r7, #108]	; 0x6c
 80031e0:	f04f 0200 	mov.w	r2, #0
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 80031ec:	4649      	mov	r1, r9
 80031ee:	008b      	lsls	r3, r1, #2
 80031f0:	4641      	mov	r1, r8
 80031f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031f6:	4641      	mov	r1, r8
 80031f8:	008a      	lsls	r2, r1, #2
 80031fa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80031fe:	f7fd f801 	bl	8000204 <__aeabi_uldivmod>
 8003202:	4602      	mov	r2, r0
 8003204:	460b      	mov	r3, r1
 8003206:	4b0f      	ldr	r3, [pc, #60]	; (8003244 <LL_USART_SetBaudRate+0x458>)
 8003208:	fba3 1302 	umull	r1, r3, r3, r2
 800320c:	095b      	lsrs	r3, r3, #5
 800320e:	2164      	movs	r1, #100	; 0x64
 8003210:	fb01 f303 	mul.w	r3, r1, r3
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	3332      	adds	r3, #50	; 0x32
 800321a:	4a0a      	ldr	r2, [pc, #40]	; (8003244 <LL_USART_SetBaudRate+0x458>)
 800321c:	fba2 2303 	umull	r2, r3, r2, r3
 8003220:	095b      	lsrs	r3, r3, #5
 8003222:	b29b      	uxth	r3, r3
 8003224:	f003 030f 	and.w	r3, r3, #15
 8003228:	b29b      	uxth	r3, r3
 800322a:	4423      	add	r3, r4
 800322c:	b29b      	uxth	r3, r3
 800322e:	461a      	mov	r2, r3
 8003230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003234:	609a      	str	r2, [r3, #8]
}
 8003236:	bf00      	nop
 8003238:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800323c:	46bd      	mov	sp, r7
 800323e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003242:	bf00      	nop
 8003244:	51eb851f 	.word	0x51eb851f

08003248 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003256:	2300      	movs	r3, #0
 8003258:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff fd8c 	bl	8002d78 <LL_USART_IsEnabled>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d15e      	bne.n	8003324 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800326e:	f023 030c 	bic.w	r3, r3, #12
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	6851      	ldr	r1, [r2, #4]
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	68d2      	ldr	r2, [r2, #12]
 800327a:	4311      	orrs	r1, r2
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	6912      	ldr	r2, [r2, #16]
 8003280:	4311      	orrs	r1, r2
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	6992      	ldr	r2, [r2, #24]
 8003286:	430a      	orrs	r2, r1
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	4619      	mov	r1, r3
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7ff fd83 	bl	8002da0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	4619      	mov	r1, r3
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff fd90 	bl	8002dc6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80032a6:	f107 0308 	add.w	r3, r7, #8
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fc6a 	bl	8002b84 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a1f      	ldr	r2, [pc, #124]	; (8003330 <LL_USART_Init+0xe8>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d102      	bne.n	80032be <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	61bb      	str	r3, [r7, #24]
 80032bc:	e021      	b.n	8003302 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a1c      	ldr	r2, [pc, #112]	; (8003334 <LL_USART_Init+0xec>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d102      	bne.n	80032cc <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	61bb      	str	r3, [r7, #24]
 80032ca:	e01a      	b.n	8003302 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a1a      	ldr	r2, [pc, #104]	; (8003338 <LL_USART_Init+0xf0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d102      	bne.n	80032da <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	61bb      	str	r3, [r7, #24]
 80032d8:	e013      	b.n	8003302 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a17      	ldr	r2, [pc, #92]	; (800333c <LL_USART_Init+0xf4>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d102      	bne.n	80032e8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	61bb      	str	r3, [r7, #24]
 80032e6:	e00c      	b.n	8003302 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	4a15      	ldr	r2, [pc, #84]	; (8003340 <LL_USART_Init+0xf8>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d102      	bne.n	80032f6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	61bb      	str	r3, [r7, #24]
 80032f4:	e005      	b.n	8003302 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a12      	ldr	r2, [pc, #72]	; (8003344 <LL_USART_Init+0xfc>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d101      	bne.n	8003302 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00d      	beq.n	8003324 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d009      	beq.n	8003324 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003310:	2300      	movs	r3, #0
 8003312:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800331c:	69b9      	ldr	r1, [r7, #24]
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fd64 	bl	8002dec <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003324:	7ffb      	ldrb	r3, [r7, #31]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3720      	adds	r7, #32
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	40011000 	.word	0x40011000
 8003334:	40004400 	.word	0x40004400
 8003338:	40004800 	.word	0x40004800
 800333c:	40011400 	.word	0x40011400
 8003340:	40004c00 	.word	0x40004c00
 8003344:	40005000 	.word	0x40005000

08003348 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003348:	b084      	sub	sp, #16
 800334a:	b580      	push	{r7, lr}
 800334c:	b084      	sub	sp, #16
 800334e:	af00      	add	r7, sp, #0
 8003350:	6078      	str	r0, [r7, #4]
 8003352:	f107 001c 	add.w	r0, r7, #28
 8003356:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800335a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800335e:	2b01      	cmp	r3, #1
 8003360:	d123      	bne.n	80033aa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003366:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003376:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800338a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800338e:	2b01      	cmp	r3, #1
 8003390:	d105      	bne.n	800339e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 fa9a 	bl	80038d8 <USB_CoreReset>
 80033a4:	4603      	mov	r3, r0
 80033a6:	73fb      	strb	r3, [r7, #15]
 80033a8:	e01b      	b.n	80033e2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 fa8e 	bl	80038d8 <USB_CoreReset>
 80033bc:	4603      	mov	r3, r0
 80033be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80033c0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d106      	bne.n	80033d6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38
 80033d4:	e005      	b.n	80033e2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80033e2:	7fbb      	ldrb	r3, [r7, #30]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d10b      	bne.n	8003400 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f043 0206 	orr.w	r2, r3, #6
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f043 0220 	orr.w	r2, r3, #32
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003400:	7bfb      	ldrb	r3, [r7, #15]
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800340c:	b004      	add	sp, #16
 800340e:	4770      	bx	lr

08003410 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f023 0201 	bic.w	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	370c      	adds	r7, #12
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b084      	sub	sp, #16
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
 800343a:	460b      	mov	r3, r1
 800343c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800343e:	2300      	movs	r3, #0
 8003440:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800344e:	78fb      	ldrb	r3, [r7, #3]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d115      	bne.n	8003480 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003460:	200a      	movs	r0, #10
 8003462:	f7fe fc55 	bl	8001d10 <HAL_Delay>
      ms += 10U;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	330a      	adds	r3, #10
 800346a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 fa25 	bl	80038bc <USB_GetMode>
 8003472:	4603      	mov	r3, r0
 8003474:	2b01      	cmp	r3, #1
 8003476:	d01e      	beq.n	80034b6 <USB_SetCurrentMode+0x84>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2bc7      	cmp	r3, #199	; 0xc7
 800347c:	d9f0      	bls.n	8003460 <USB_SetCurrentMode+0x2e>
 800347e:	e01a      	b.n	80034b6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003480:	78fb      	ldrb	r3, [r7, #3]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d115      	bne.n	80034b2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003492:	200a      	movs	r0, #10
 8003494:	f7fe fc3c 	bl	8001d10 <HAL_Delay>
      ms += 10U;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	330a      	adds	r3, #10
 800349c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fa0c 	bl	80038bc <USB_GetMode>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d005      	beq.n	80034b6 <USB_SetCurrentMode+0x84>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2bc7      	cmp	r3, #199	; 0xc7
 80034ae:	d9f0      	bls.n	8003492 <USB_SetCurrentMode+0x60>
 80034b0:	e001      	b.n	80034b6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e005      	b.n	80034c2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2bc8      	cmp	r3, #200	; 0xc8
 80034ba:	d101      	bne.n	80034c0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80034cc:	b084      	sub	sp, #16
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b086      	sub	sp, #24
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80034da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80034e6:	2300      	movs	r3, #0
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	e009      	b.n	8003500 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	3340      	adds	r3, #64	; 0x40
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	4413      	add	r3, r2
 80034f6:	2200      	movs	r2, #0
 80034f8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	3301      	adds	r3, #1
 80034fe:	613b      	str	r3, [r7, #16]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	2b0e      	cmp	r3, #14
 8003504:	d9f2      	bls.n	80034ec <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003506:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800350a:	2b00      	cmp	r3, #0
 800350c:	d11c      	bne.n	8003548 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800351c:	f043 0302 	orr.w	r3, r3, #2
 8003520:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003526:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	e005      	b.n	8003554 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800355a:	461a      	mov	r2, r3
 800355c:	2300      	movs	r3, #0
 800355e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003560:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003564:	2b01      	cmp	r3, #1
 8003566:	d10d      	bne.n	8003584 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003568:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800356c:	2b00      	cmp	r3, #0
 800356e:	d104      	bne.n	800357a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003570:	2100      	movs	r1, #0
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f968 	bl	8003848 <USB_SetDevSpeed>
 8003578:	e008      	b.n	800358c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800357a:	2101      	movs	r1, #1
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f963 	bl	8003848 <USB_SetDevSpeed>
 8003582:	e003      	b.n	800358c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003584:	2103      	movs	r1, #3
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f95e 	bl	8003848 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800358c:	2110      	movs	r1, #16
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f8fa 	bl	8003788 <USB_FlushTxFifo>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f924 	bl	80037ec <USB_FlushRxFifo>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035b4:	461a      	mov	r2, r3
 80035b6:	2300      	movs	r3, #0
 80035b8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035c0:	461a      	mov	r2, r3
 80035c2:	2300      	movs	r3, #0
 80035c4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035cc:	461a      	mov	r2, r3
 80035ce:	2300      	movs	r3, #0
 80035d0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80035d2:	2300      	movs	r3, #0
 80035d4:	613b      	str	r3, [r7, #16]
 80035d6:	e043      	b.n	8003660 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	015a      	lsls	r2, r3, #5
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4413      	add	r3, r2
 80035e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80035ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80035ee:	d118      	bne.n	8003622 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10a      	bne.n	800360c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	015a      	lsls	r2, r3, #5
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	4413      	add	r3, r2
 80035fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003602:	461a      	mov	r2, r3
 8003604:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	e013      	b.n	8003634 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	015a      	lsls	r2, r3, #5
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4413      	add	r3, r2
 8003614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003618:	461a      	mov	r2, r3
 800361a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800361e:	6013      	str	r3, [r2, #0]
 8003620:	e008      	b.n	8003634 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	015a      	lsls	r2, r3, #5
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4413      	add	r3, r2
 800362a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800362e:	461a      	mov	r2, r3
 8003630:	2300      	movs	r3, #0
 8003632:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	015a      	lsls	r2, r3, #5
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	4413      	add	r3, r2
 800363c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003640:	461a      	mov	r2, r3
 8003642:	2300      	movs	r3, #0
 8003644:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	015a      	lsls	r2, r3, #5
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4413      	add	r3, r2
 800364e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003652:	461a      	mov	r2, r3
 8003654:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003658:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	3301      	adds	r3, #1
 800365e:	613b      	str	r3, [r7, #16]
 8003660:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003664:	461a      	mov	r2, r3
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	4293      	cmp	r3, r2
 800366a:	d3b5      	bcc.n	80035d8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800366c:	2300      	movs	r3, #0
 800366e:	613b      	str	r3, [r7, #16]
 8003670:	e043      	b.n	80036fa <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	015a      	lsls	r2, r3, #5
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	4413      	add	r3, r2
 800367a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003684:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003688:	d118      	bne.n	80036bc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10a      	bne.n	80036a6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	015a      	lsls	r2, r3, #5
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	4413      	add	r3, r2
 8003698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800369c:	461a      	mov	r2, r3
 800369e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80036a2:	6013      	str	r3, [r2, #0]
 80036a4:	e013      	b.n	80036ce <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	015a      	lsls	r2, r3, #5
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036b2:	461a      	mov	r2, r3
 80036b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80036b8:	6013      	str	r3, [r2, #0]
 80036ba:	e008      	b.n	80036ce <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	015a      	lsls	r2, r3, #5
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	4413      	add	r3, r2
 80036c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036c8:	461a      	mov	r2, r3
 80036ca:	2300      	movs	r3, #0
 80036cc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	015a      	lsls	r2, r3, #5
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	4413      	add	r3, r2
 80036d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036da:	461a      	mov	r2, r3
 80036dc:	2300      	movs	r3, #0
 80036de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	015a      	lsls	r2, r3, #5
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4413      	add	r3, r2
 80036e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036ec:	461a      	mov	r2, r3
 80036ee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80036f2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	3301      	adds	r3, #1
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80036fe:	461a      	mov	r2, r3
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	4293      	cmp	r3, r2
 8003704:	d3b5      	bcc.n	8003672 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800370c:	691b      	ldr	r3, [r3, #16]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003714:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003718:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003726:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003728:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800372c:	2b00      	cmp	r3, #0
 800372e:	d105      	bne.n	800373c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f043 0210 	orr.w	r2, r3, #16
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	699a      	ldr	r2, [r3, #24]
 8003740:	4b10      	ldr	r3, [pc, #64]	; (8003784 <USB_DevInit+0x2b8>)
 8003742:	4313      	orrs	r3, r2
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003748:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800374c:	2b00      	cmp	r3, #0
 800374e:	d005      	beq.n	800375c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f043 0208 	orr.w	r2, r3, #8
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800375c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003760:	2b01      	cmp	r3, #1
 8003762:	d107      	bne.n	8003774 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800376c:	f043 0304 	orr.w	r3, r3, #4
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003774:	7dfb      	ldrb	r3, [r7, #23]
}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003780:	b004      	add	sp, #16
 8003782:	4770      	bx	lr
 8003784:	803c3800 	.word	0x803c3800

08003788 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003792:	2300      	movs	r3, #0
 8003794:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3301      	adds	r3, #1
 800379a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80037a2:	d901      	bls.n	80037a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e01b      	b.n	80037e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	daf2      	bge.n	8003796 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	019b      	lsls	r3, r3, #6
 80037b8:	f043 0220 	orr.w	r2, r3, #32
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	3301      	adds	r3, #1
 80037c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80037cc:	d901      	bls.n	80037d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e006      	b.n	80037e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f003 0320 	and.w	r3, r3, #32
 80037da:	2b20      	cmp	r3, #32
 80037dc:	d0f0      	beq.n	80037c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80037de:	2300      	movs	r3, #0
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3714      	adds	r7, #20
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80037f4:	2300      	movs	r3, #0
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3301      	adds	r3, #1
 80037fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003804:	d901      	bls.n	800380a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e018      	b.n	800383c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b00      	cmp	r3, #0
 8003810:	daf2      	bge.n	80037f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003812:	2300      	movs	r3, #0
 8003814:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2210      	movs	r2, #16
 800381a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	3301      	adds	r3, #1
 8003820:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003828:	d901      	bls.n	800382e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e006      	b.n	800383c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	f003 0310 	and.w	r3, r3, #16
 8003836:	2b10      	cmp	r3, #16
 8003838:	d0f0      	beq.n	800381c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3714      	adds	r7, #20
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	78fb      	ldrb	r3, [r7, #3]
 8003862:	68f9      	ldr	r1, [r7, #12]
 8003864:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003868:	4313      	orrs	r3, r2
 800386a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3714      	adds	r7, #20
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800387a:	b480      	push	{r7}
 800387c:	b085      	sub	sp, #20
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8003894:	f023 0303 	bic.w	r3, r3, #3
 8003898:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038a8:	f043 0302 	orr.w	r3, r3, #2
 80038ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	f003 0301 	and.w	r3, r3, #1
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	3301      	adds	r3, #1
 80038e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80038f0:	d901      	bls.n	80038f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e01b      	b.n	800392e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	daf2      	bge.n	80038e4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	691b      	ldr	r3, [r3, #16]
 8003906:	f043 0201 	orr.w	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	3301      	adds	r3, #1
 8003912:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800391a:	d901      	bls.n	8003920 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e006      	b.n	800392e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	f003 0301 	and.w	r3, r3, #1
 8003928:	2b01      	cmp	r3, #1
 800392a:	d0f0      	beq.n	800390e <USB_CoreReset+0x36>

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
	...

0800393c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003944:	4a04      	ldr	r2, [pc, #16]	; (8003958 <LL_SetSystemCoreClock+0x1c>)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6013      	str	r3, [r2, #0]
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	20000004 	.word	0x20000004

0800395c <__libc_init_array>:
 800395c:	b570      	push	{r4, r5, r6, lr}
 800395e:	4d0d      	ldr	r5, [pc, #52]	; (8003994 <__libc_init_array+0x38>)
 8003960:	4c0d      	ldr	r4, [pc, #52]	; (8003998 <__libc_init_array+0x3c>)
 8003962:	1b64      	subs	r4, r4, r5
 8003964:	10a4      	asrs	r4, r4, #2
 8003966:	2600      	movs	r6, #0
 8003968:	42a6      	cmp	r6, r4
 800396a:	d109      	bne.n	8003980 <__libc_init_array+0x24>
 800396c:	4d0b      	ldr	r5, [pc, #44]	; (800399c <__libc_init_array+0x40>)
 800396e:	4c0c      	ldr	r4, [pc, #48]	; (80039a0 <__libc_init_array+0x44>)
 8003970:	f000 f818 	bl	80039a4 <_init>
 8003974:	1b64      	subs	r4, r4, r5
 8003976:	10a4      	asrs	r4, r4, #2
 8003978:	2600      	movs	r6, #0
 800397a:	42a6      	cmp	r6, r4
 800397c:	d105      	bne.n	800398a <__libc_init_array+0x2e>
 800397e:	bd70      	pop	{r4, r5, r6, pc}
 8003980:	f855 3b04 	ldr.w	r3, [r5], #4
 8003984:	4798      	blx	r3
 8003986:	3601      	adds	r6, #1
 8003988:	e7ee      	b.n	8003968 <__libc_init_array+0xc>
 800398a:	f855 3b04 	ldr.w	r3, [r5], #4
 800398e:	4798      	blx	r3
 8003990:	3601      	adds	r6, #1
 8003992:	e7f2      	b.n	800397a <__libc_init_array+0x1e>
 8003994:	08003a14 	.word	0x08003a14
 8003998:	08003a14 	.word	0x08003a14
 800399c:	08003a14 	.word	0x08003a14
 80039a0:	08003a18 	.word	0x08003a18

080039a4 <_init>:
 80039a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039a6:	bf00      	nop
 80039a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039aa:	bc08      	pop	{r3}
 80039ac:	469e      	mov	lr, r3
 80039ae:	4770      	bx	lr

080039b0 <_fini>:
 80039b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b2:	bf00      	nop
 80039b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039b6:	bc08      	pop	{r3}
 80039b8:	469e      	mov	lr, r3
 80039ba:	4770      	bx	lr
