;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-123
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @-10, 9
	JMP @-10, 9
	SUB -20, 12
	SUB @121, 126
	ADD #0, <700
	SUB 712, @19
	SUB 712, @19
	MOV @-1, <-20
	SUB @121, 106
	JMN 1, @-30
	JMZ @976, #200
	JMN 1, @-30
	JMZ @976, #200
	JMZ @272, #200
	JMZ 92, <10
	DJN -1, @-20
	JMZ 92, <10
	SPL 0, <-32
	ADD 270, 60
	JMP @72, #200
	SUB @127, 106
	SUB -20, 12
	SUB @127, 106
	SUB 92, @10
	JMZ 92, <10
	JMZ 92, <10
	SUB #272, 200
	JMZ @272, #200
	JMZ -0, -901
	SUB #12, @200
	SUB -0, 1
	MOV 1, <-30
	ADD 210, 30
	SUB @127, 106
	MOV -7, <-20
	SUB @121, 126
	MOV -7, <-20
	SUB @121, 126
	SUB @121, 126
	SPL 0, <-32
	JMN <-1, @-20
	SUB @121, 126
	SPL 0, <-32
	SUB @121, 126
	CMP -207, <-123
	SPL 0, <-32
	MOV -7, <-20
