// Programs
0;CONFIG0.RES0.INST0;CELL1;

// Variables
0;FB;CONFIG0.RES0.INST0;CONFIG0.RES0.INST0;CELL1;
1;IN;CONFIG0.RES0.INST0.R1_FRONT;CONFIG0.RES0.INST0.R1_FRONT;BOOL;
2;IN;CONFIG0.RES0.INST0.R1_REAR;CONFIG0.RES0.INST0.R1_REAR;BOOL;
3;IN;CONFIG0.RES0.INST0.C1_ENDIR;CONFIG0.RES0.INST0.C1_ENDIR;BOOL;
4;IN;CONFIG0.RES0.INST0.C1_STARTIR;CONFIG0.RES0.INST0.C1_STARTIR;BOOL;
5;IN;CONFIG0.RES0.INST0.MAIN;CONFIG0.RES0.INST0.MAIN;BOOL;
6;OUT;CONFIG0.RES0.INST0.R1_FWD_MOTOR;CONFIG0.RES0.INST0.R1_FWD_MOTOR;BOOL;
7;OUT;CONFIG0.RES0.INST0.R1_BWD_MOTOR;CONFIG0.RES0.INST0.R1_BWD_MOTOR;BOOL;
8;OUT;CONFIG0.RES0.INST0.C1_MOTOR;CONFIG0.RES0.INST0.C1_MOTOR;BOOL;
9;VAR;CONFIG0.RES0.INST0.C1_WORKING;CONFIG0.RES0.INST0.C1_WORKING;BOOL;
10;MEM;CONFIG0.RES0.INST0.C1_WORKING_INT;CONFIG0.RES0.INST0.C1_WORKING_INT;DINT;
11;VAR;CONFIG0.RES0.INST0.R1_IN_TRANSIT;CONFIG0.RES0.INST0.R1_IN_TRANSIT;BOOL;
12;MEM;CONFIG0.RES0.INST0.R1_IN_TRANSIT_INT;CONFIG0.RES0.INST0.R1_IN_TRANSIT_INT;DINT;
13;VAR;CONFIG0.RES0.INST0.R1_FWD;CONFIG0.RES0.INST0.R1_FWD;BOOL;
14;MEM;CONFIG0.RES0.INST0.R1_FWD_INT;CONFIG0.RES0.INST0.R1_FWD_INT;DINT;
15;VAR;CONFIG0.RES0.INST0.R1_BWD;CONFIG0.RES0.INST0.R1_BWD;BOOL;
16;MEM;CONFIG0.RES0.INST0.R1_BWD_INT;CONFIG0.RES0.INST0.R1_BWD_INT;DINT;
17;FB;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT;TON;
18;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.EN;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.EN;BOOL;
19;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.ENO;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.ENO;BOOL;
20;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.IN;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.IN;BOOL;
21;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.PT;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.PT;TIME;
22;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.Q;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.Q;BOOL;
23;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.ET;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.ET;TIME;
24;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.STATE;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.STATE;SINT;
25;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.PREV_IN;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.PREV_IN;BOOL;
26;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.CURRENT_TIME;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.CURRENT_TIME;TIME;
27;VAR;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.START_TIME;CONFIG0.RES0.INST0.TIMER_IN_TRANSIT.START_TIME;TIME;
28;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT27_ENO;CONFIG0.RES0.INST0.BOOL_TO_DINT27_ENO;BOOL;
29;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT27_OUT;CONFIG0.RES0.INST0.BOOL_TO_DINT27_OUT;DINT;
30;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT37_ENO;CONFIG0.RES0.INST0.BOOL_TO_DINT37_ENO;BOOL;
31;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT37_OUT;CONFIG0.RES0.INST0.BOOL_TO_DINT37_OUT;DINT;
32;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT61_ENO;CONFIG0.RES0.INST0.BOOL_TO_DINT61_ENO;BOOL;
33;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT61_OUT;CONFIG0.RES0.INST0.BOOL_TO_DINT61_OUT;DINT;
34;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT67_ENO;CONFIG0.RES0.INST0.BOOL_TO_DINT67_ENO;BOOL;
35;VAR;CONFIG0.RES0.INST0.BOOL_TO_DINT67_OUT;CONFIG0.RES0.INST0.BOOL_TO_DINT67_OUT;DINT;


// Ticktime
50000000
