Keyword: RCC
Occurrences: 45
================================================================================

Page    3: 3.7      Reset and clock controller (RCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Page   23: GPIO PORTK                                                                                                                                                                                            RCC
Page   24: GPIO PORTK                                                                                                                                                                                            RCC
Page   31: 3.7       Reset and clock controller (RCC)
Page   31: The clock and reset controller is located in D3 domain. The RCC manages the generation of
Page   31: The RCC receives the following clock source inputs:
Page   31: The RCC provides three PLLs: one for system clock, two for kernel clocks.
Page   31: the debug, part of the RCC and power controller status registers, as well as the backup
Page   43: 1. The maximum timer clock is up to 480 MHz depending on TIMPRE bit in the RCC_CFGR register and D2PRE1/2 bits in
Page   43: RCC_D2CFGR register.
Page  110: CPU clock (frcc_c_ck) frequency and VCORE range” available in the reference manual).
Page  111: frcc_c_ck
Page  112: frcc_c_ck
Page  112: frcc_c_ck
Page  113: Conditions           frcc_c_ck                                        IDD/
Page  113: frcc_ahb_ck(AHB4)
Page  113: frcc_c_ck
Page  116: •    frcc_c_ck is the CPU clock. fPCLK = frcc_c_ck/4, and fHCLK = frcc_c_ck/2.
Page  116: –    frcc_c_ck = 400 MHz (Scale 1), frcc_c_ck = 300 MHz (Scale 2),
Page  116: frcc_c_ck = 200 MHz (Scale 3)
Page  134: UFBGA240, frcc_c_ck =
Page  146: interface are derived from tests performed under the ambient temperature, frcc_c_ck
Page  166: are derived from tests performed under the ambient temperature, frcc_c_ck frequency and
Page  168: from tests performed under the ambient temperature, frcc_c_ck frequency and VDD supply
Page  187: from tests performed under the ambient temperature, frcc_c_ck frequency and VDD
Page  187: -          Frequency ratio DCMI_PIXCLK/frcc_c_ck                  -    0.4      -
Page  188: from tests performed under the ambient temperature, frcc_c_ck frequency and VDD supply
Page  190: RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = 4x
Page  190: Frcc_pclkx_d2.
Page  202: tests performed under the ambient temperature, frcc_c_ck frequency and VDD supply voltage
Page  203: frcc_c_ck frequency summarized in Table 24: General operating conditions, with the following
Page  205: are derived from tests performed under the ambient temperature, frcc_c_ck frequency and
Page  217: CPU clock (frcc_c_ck) frequency and VCORE range” available in the reference manual).
Page  223: •   frcc_c_ck is the CPU clock. fPCLK = frcc_c_ck/4, and fHCLK = frcc_c_ck/2.
Page  223: –    frcc_c_ck = 480 MHz (Scale 0), frcc_c_ck = 400 MHz (Scale 1), frcc_c_ck = 300 MHz
Page  223: (Scale 2), frcc_c_ck = 200 MHz (Scale 3)
Page  240: UFBGA240, frcc_c_ck =
Page  276: from tests performed under the ambient temperature, frcc_c_ck frequency and VDD supply
Page  301: RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = 4x
Page  301: Frcc_pclkx_d2.
Page  316: frcc_c_ck frequency and VDD supply voltage conditions summarized in Table 122: General
Page  318: JTAG/SWD are derived from tests performed under the ambient temperature, frcc_c_ck
Page  351: Replaced fACLK by frcc_c_ck in Section : Typical and maximum current consumption.
Page  351: Replaced system clock by CPU clock and fACLK by frcc_c_ck in Section : On-chip
Page  354: – Updated condition related to frcc_c_ck in Section : On-chip peripheral current
