# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench/processorCoreInstructionTestbench.mdo}
# Loading project processorCoreInstructionTestbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:36 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/test" -work work C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTests.v 
# -- Compiling module processorCoreInstructionTests
# 
# Top level modules:
# 	processorCoreInstructionTests
# End time: 16:06:36 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:36 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/constants.v 
# End time: 16:06:36 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:36 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source" -work work C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 16:06:36 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:36 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v 
# -- Compiling module aluGroupDecoder
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(101)
# ** at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(101): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(119)
# ** at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(119): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(126)
# ** at C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v(126): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	aluGroupDecoder
# End time: 16:06:36 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:36 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v 
# -- Compiling module loadStoreGroupDecoder
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(127)
# ** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(127): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(177)
# ** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(177): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(187)
# ** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(187): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(197)
# ** at C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v(197): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	loadStoreGroupDecoder
# End time: 16:06:36 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v 
# -- Compiling module instructionPhaseDecoder
# 
# Top level modules:
# 	instructionPhaseDecoder
# End time: 16:06:37 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source" -work work C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:06:37 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v 
# -- Compiling module jumpGroupDecoder
# 
# Top level modules:
# 	jumpGroupDecoder
# End time: 16:06:37 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 16:06:37 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v 
# -- Compiling module registerFile
# 
# Top level modules:
# 	registerFile
# End time: 16:06:37 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 16:06:37 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:37 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source" -work work C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v 
# -- Compiling module aluAMux
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(17)
# ** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(17): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ZERO' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(18)
# ** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(18): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_ONE' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(19)
# ** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(19): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_TWO' starting at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(20)
# ** at C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v(20): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	aluAMux
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v 
# -- Compiling module aluBMux
# 
# Top level modules:
# 	aluBMux
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source" -work work C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v 
# -- Compiling module fullALU
# 
# Top level modules:
# 	fullALU
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source" -work work C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v 
# -- Compiling module opxMultiplexer
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(85)
# ** at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(85): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ** while parsing macro expansion: 'ALUA_SRCX_REG_A' starting at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(123)
# ** at C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v(123): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	opxMultiplexer
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source" -work work C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v 
# -- Compiling module interruptStateMachine
# 
# Top level modules:
# 	interruptStateMachine
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:38 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source" -work work C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v 
# -- Compiling module branchLogic
# 
# Top level modules:
# 	branchLogic
# End time: 16:06:38 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:39 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/busController/source" -work work C:/Users/Duncan/git/ForthCPU/busController/source/busController.v 
# -- Compiling module busController
# 
# Top level modules:
# 	busController
# End time: 16:06:39 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:39 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source" -work work C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v 
# -- Compiling module generalGroupDecoder
# 
# Top level modules:
# 	generalGroupDecoder
# End time: 16:06:39 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:39 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/core_tf.v 
# -- Compiling module core_tf
# 
# Top level modules:
# 	core_tf
# End time: 16:06:39 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:06:39 on Oct 15,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Duncan/git/ForthCPU" -work work C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v 
# End time: 16:06:39 on Oct 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo3l processorCoreInstructionTests 
# Start time: 16:06:39 on Oct 15,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.processorCoreInstructionTests
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.VHI
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# .main_pane.wave.interior.cs.body.pw.wf
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 2us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    5 {0002} :: {c3fa} MOV RA,U8.RBL
# FETCH   [T=  1255000]    9 {0004} :: {c256} MOV RB,0x0056
# FETCH   [T=  1655000]   13 {0006} :: {4898} ST (RA),RB
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]   13 ST (RA),RB
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 4us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c311} MOV RA,0x11.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c222} MOV RB,0x22
# FETCH   [T=  3255000]    8 {000e} :: {c322} MOV RA,0x22.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
run 4us
# FETCH   [T=  4055000]   10 {0012} :: {4810} ST (R0),R1
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]   10 ST (R0),R1
# FETCH   [T=  4455000]   11 {0014} :: {4821} ST (R1),R2
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]   11 ST (R1),R2
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c311} MOV RA,0x11.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c222} MOV RB,0x22
# FETCH   [T=  3255000]    8 {000e} :: {c322} MOV RA,0x22.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {0012} :: {4810} ST (R0),R1
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]   10 ST (R0),R1
# FETCH   [T=  4455000]   11 {0014} :: {4821} ST (R1),R2
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]   11 ST (R1),R2
# [T=4805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0001000100000001 != actual 0001000100010001
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c311} MOV RA,0x11.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c222} MOV RB,0x22
# FETCH   [T=  3255000]    8 {000e} :: {c322} MOV RA,0x22.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {000c} :: {c233} MOV RB,0x33
# [T=4056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000001100 != actual 0000000000010010
# FETCH   [T=  4455000]   11 {000e} :: {c333} MOV RA,0x33.RBL
# [T=4456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000001110 != actual 0000000000010100
# FETCH   [T=  4855000]   12 {0010} :: {c038} MOV R3,RA
# [T=4856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000010000 != actual 0000000000010110
# FETCH   [T=  5255000]   13 {0012} :: {4810} ST (R0),R1
# [T=5256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000010010 != actual 0000000000011000
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# [T=5655000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000011010
# [T=5655000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=5655000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  5655000]   14 {0014} :: {4821} ST (R1),R2
# [T=5656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000010100 != actual 0000000000011010
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# [T=6055000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0001000100010001 != actual 0000000000011100
# [T=6055000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=6055000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  6055000]   15 {0016} :: {4832} ST (R2),R3
# [T=6056000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000010110 != actual 0000000000011100
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# [T=6455000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0010001000100010 != actual 0000000000011110
# [T=6455000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=6455000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  6455000]   16 {0018} :: {c411} ADD R1,R1
# [T=6456000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011000 != actual 0000000000011110
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c311} MOV RA,0x11.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c222} MOV RB,0x22
# FETCH   [T=  3255000]    8 {000e} :: {c322} MOV RA,0x22.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {0012} :: {c233} MOV RB,0x33
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# [T=5655000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000011010
# [T=5655000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=5655000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# [T=6055000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0001000100010001 != actual 0000000000011100
# [T=6055000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=6055000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# [T=6455000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0010001000100010 != actual 0000000000011110
# [T=6455000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=6455000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c311} MOV RA,0x11.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c222} MOV RB,0x22
# FETCH   [T=  3255000]    8 {000e} :: {c322} MOV RA,0x22.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {0012} :: {c233} MOV RB,0x33
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# FETCH   [T=  6855000]   15 {001c} :: {4810} ST (R0),R1
# [T=6856000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011100 != actual 0000000000100000
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]   15 ST (R0),R1
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]   15 ST (R0),R1
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/AddressA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/AddressB
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/ClockEnA
add wave -position end  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/ClockEnB
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]   15 ST (R0),R1
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]   15 ST (R0),R1
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.



restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer

run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]   13 ST (R0),R1
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]   14 ST (R1),R2
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]   15 ST (R2),R3
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]   15 ST (R0),R1
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
add wave -position 20  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/DataInA
add wave -position 22  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/DataInB
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
add wave -position 19  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALUA_SRCX
add wave -position 20  sim:/processorCoreInstructionTests/testInstance/fullALUInst/ALUB_SRCX
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
add wave -position 19  sim:/processorCoreInstructionTests/testInstance/aluGroupDecoderInst/RD_A
add wave -position 20  sim:/processorCoreInstructionTests/testInstance/aluGroupDecoderInst/RD_B
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
add wave -position 28  sim:/processorCoreInstructionTests/testInstance/opxMultiplexerInst/ALU_REGA_EN
add wave -position end  sim:/processorCoreInstructionTests/testInstance/opxMultiplexerInst/ALU_REGB_EN
add wave -position 29  sim:/processorCoreInstructionTests/testInstance/opxMultiplexerInst/REGA_EN
add wave -position end  sim:/processorCoreInstructionTests/testInstance/opxMultiplexerInst/REGB_EN
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
add wave -position 20  sim:/processorCoreInstructionTests/testInstance/aluGroupDecoderInst/REGA_EN
add wave -position 22  sim:/processorCoreInstructionTests/testInstance/aluGroupDecoderInst/REGB_EN
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0011010100100000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful with warnings.
# Compile of loadStoreGroupDecoder.v was successful with warnings.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful with warnings.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful with warnings.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   15 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   16 {001e} :: {c911} SUB R1,0x01
# [T=7256000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000011110 != actual 0000000000100010
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   15 {0020} :: {4810} ST (R0),R1
# [T=7656000] FAILED in processorCoreInstructionTests: ADDR expected 0000000000100000 != actual 0000000000100100
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# [T=7955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 1111111111011111
# COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 1111111111011111
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# [T=7955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 1111111111011111
# COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 1111111111011111
add wave -position 25  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/ARGA
add wave -position 26  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/ARGB
add wave -position 27  sim:/processorCoreInstructionTests/testInstance/fullALUInst/aluInst/RESULT
restart
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# [T=7955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 1111111111011111
# COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 1111111111011111
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 10us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {cc23} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# [T=10755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011001100100000 != actual 0110000000000000
# COMMIT  [T= 10755000]
# [T=10805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011001100100000 != actual 0110000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d821} XOR R1,R1
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   29 {0036} :: {4021} LD rr,(R1)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000001010101
# [T=11605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000110100 != actual 0011001101110101
# [T=11605000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=11605000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T= 11655000]   29 {0038} :: {d831} XOR R1,R1
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   31 {003a} :: {4031} LD rr,(R1)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 0000000001010101
# [T=12405000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0011001101010101
# [T=12405000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=12405000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000001010101
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000001010101
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   29 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000110100 != actual 0011001100100000
# [T=11605000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=11605000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   31 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0011001100000000
# [T=12405000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=12405000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001001000110100 != actual 0011001100100000
# [T=11605000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=11605000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0011001100000000
# [T=12405000] FAILED in processorCoreInstructionTests: WRN0_BUF expected 00000000000000000000000000000000 != actual 1
# [T=12405000] FAILED in processorCoreInstructionTests: WRN1_BUF expected 00000000000000000000000000000000 != actual 1
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d801} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101011111010
# FETCH   [T= 11655000]   29 {0038} :: {d801} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101010
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101010
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d811} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 11655000]   29 {0038} :: {d811} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d812} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 11655000]   29 {0038} :: {d812} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 20us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
add wave -position 26  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/QA
add wave -position 29  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/QB
restart
run 12us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
run 2us
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d807} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 11655000]   29 {0038} :: {d807} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
add wave -position 27  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/WrA
add wave -position 32  sim:/processorCoreInstructionTests/testInstance/registerFileInst/regs/WrB
restart
run 12us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d807} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 11655000]   29 {0038} :: {d807} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
run 4us
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {d423} AND R2,R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# COMMIT  [T= 12755000]
# FETCH   [T= 12855000]   32 {003e} :: {4820} ST (R0),R2
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# [T=13155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# COMMIT  [T= 13155000]
# [T=13205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d807} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 11655000]   29 {0038} :: {d807} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 1111101010101111
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 1111101010101111
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101111
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d800} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d800} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d801} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101011111010
# FETCH   [T= 11655000]   29 {0038} :: {d801} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 1111101010101111
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 1111101010101111
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101010
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101010
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# [T=5555000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=5555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000010001 != actual 0000000000000000
# COMMIT  [T=  5555000]
# [T=5605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=5605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000010001 != actual 0000000000000000
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# [T=5955000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000010001 != actual 0000000000000000
# [T=5955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000001000100000 != actual 0000000000000000
# COMMIT  [T=  5955000]
# [T=6005000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000010001 != actual 0000000000000000
# [T=6005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000001000100000 != actual 0000000000000000
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# [T=6355000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000001000100000 != actual 0000000000000000
# [T=6355000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011001100000000 != actual 0000000000000000
# COMMIT  [T=  6355000]
# [T=6405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000001000100000 != actual 0000000000000000
# [T=6405000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011001100000000 != actual 0000000000000000
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# [T=7155000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=7155000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0000000000000000
# COMMIT  [T=  7155000]
# [T=7205000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=7205000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100010 != actual 0000000000000000
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# [T=7955000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=7955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 0000000000000000
# COMMIT  [T=  7955000]
# [T=8005000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=8005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000000100001 != actual 0000000000000000
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# [T=9955000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=9955000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000001010101 != actual 0000000000000000
# COMMIT  [T=  9955000]
# [T=10005000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=10005000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0000000001010101 != actual 0000000000000000
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# [T=10755000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=10755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011001100100000 != actual 0000000000000000
# COMMIT  [T= 10755000]
# [T=10805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 1111101010101111 != actual 0000000000000000
# [T=10805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011001100100000 != actual 0000000000000000
# FETCH   [T= 10855000]   27 {0034} :: {d801} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# FETCH   [T= 11655000]   29 {0038} :: {d801} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 0000000000000000
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 0000000000000000
# Compile of processorCoreInstructionTests.v was successful.
# Compile of constants.v was successful.
# Compile of core.v was successful.
# Compile of aluGroupDecoder.v was successful.
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of instructionPhaseDecoder.v was successful.
# Compile of programCounter.v was successful.
# Compile of jumpGroupDecoder.v was successful.
# Compile of registerFile.v was successful.
# Compile of registers.v was successful.
# Compile of alu.v was successful.
# Compile of aluAMux.v was successful.
# Compile of aluBMux.v was successful.
# Compile of fullALU.v was successful.
# Compile of opxMultiplexer.v was successful.
# Compile of interruptStateMachine.v was successful.
# Compile of branchLogic.v was successful.
# Compile of busController.v was successful.
# Compile of generalGroupDecoder.v was successful.
# Compile of core_tf.v was successful.
# Compile of instructionTestSetup.v was successful.
# 21 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.processorCoreInstructionTests
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading work.busController
# Loading work.programCounter
# Loading work.branchLogic
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
run 14us
# GetModuleFileName: The specified module could not be found.
# 
# 
# FETCH   [T=   455000]    1 {0000} :: {c2af} MOV RB,0xaf
# DECODE  [T=   555000]
# EXECUTE  [T=   655000]
# COMMIT  [T=   755000]
# FETCH   [T=   855000]    2 {0002} :: {c3fa} MOV RA,0xfa.RBL
# DECODE  [T=   955000]
# EXECUTE  [T=  1055000]
# COMMIT  [T=  1155000]
# FETCH   [T=  1255000]    3 {0004} :: {c008} MOV R0,RA
# DECODE  [T=  1355000]
# EXECUTE  [T=  1455000]
# COMMIT  [T=  1555000]
# FETCH   [T=  1655000]    4 {0006} :: {c211} MOV RB,0x11
# DECODE  [T=  1755000]
# EXECUTE  [T=  1855000]
# COMMIT  [T=  1955000]
# FETCH   [T=  2055000]    5 {0008} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  2155000]
# EXECUTE  [T=  2255000]
# COMMIT  [T=  2355000]
# FETCH   [T=  2455000]    6 {000a} :: {c018} MOV R1,RA
# DECODE  [T=  2555000]
# EXECUTE  [T=  2655000]
# COMMIT  [T=  2755000]
# FETCH   [T=  2855000]    7 {000c} :: {c220} MOV RB,0x20
# DECODE  [T=  2955000]
# EXECUTE  [T=  3055000]
# COMMIT  [T=  3155000]
# FETCH   [T=  3255000]    8 {000e} :: {c302} MOV RA,0x02.RBL
# DECODE  [T=  3355000]
# EXECUTE  [T=  3455000]
# COMMIT  [T=  3555000]
# FETCH   [T=  3655000]    9 {0010} :: {c028} MOV R2,RA
# DECODE  [T=  3755000]
# EXECUTE  [T=  3855000]
# COMMIT  [T=  3955000]
# FETCH   [T=  4055000]   10 {0012} :: {c200} MOV RB,0x00
# DECODE  [T=  4155000]
# EXECUTE  [T=  4255000]
# COMMIT  [T=  4355000]
# FETCH   [T=  4455000]   11 {0014} :: {c333} MOV RA,0x33.RBL
# DECODE  [T=  4555000]
# EXECUTE  [T=  4655000]
# COMMIT  [T=  4755000]
# FETCH   [T=  4855000]   12 {0016} :: {c038} MOV R3,RA
# DECODE  [T=  4955000]
# EXECUTE  [T=  5055000]
# COMMIT  [T=  5155000]
# FETCH   [T=  5255000]   13 {0018} :: {4810} ST (R0),R1
# DECODE  [T=  5355000]
# EXECUTE  [T=  5455000]
# COMMIT  [T=  5555000]
# FETCH   [T=  5655000]   14 {001a} :: {4821} ST (R1),R2
# DECODE  [T=  5755000]
# EXECUTE  [T=  5855000]
# COMMIT  [T=  5955000]
# FETCH   [T=  6055000]   15 {001c} :: {4832} ST (R2),R3
# DECODE  [T=  6155000]
# EXECUTE  [T=  6255000]
# COMMIT  [T=  6355000]
# FETCH   [T=  6455000]   16 {001e} :: {c411} ADD R1,R1
# DECODE  [T=  6555000]
# EXECUTE  [T=  6655000]
# COMMIT  [T=  6755000]
# FETCH   [T=  6855000]   17 {0020} :: {4810} ST (R0),R1
# DECODE  [T=  6955000]
# EXECUTE  [T=  7055000]
# COMMIT  [T=  7155000]
# FETCH   [T=  7255000]   18 {0022} :: {c911} SUB R1,0x01
# DECODE  [T=  7355000]
# EXECUTE  [T=  7455000]
# COMMIT  [T=  7555000]
# FETCH   [T=  7655000]   19 {0024} :: {4810} ST (R0),R1
# DECODE  [T=  7755000]
# EXECUTE  [T=  7855000]
# COMMIT  [T=  7955000]
# FETCH   [T=  8055000]   20 {0026} :: {c211} MOV RB,0x11
# DECODE  [T=  8155000]
# EXECUTE  [T=  8255000]
# COMMIT  [T=  8355000]
# FETCH   [T=  8455000]   21 {0028} :: {c300} MOV RA,0x00.RBL
# DECODE  [T=  8555000]
# EXECUTE  [T=  8655000]
# COMMIT  [T=  8755000]
# FETCH   [T=  8855000]   22 {002a} :: {c018} MOV R1,RA
# DECODE  [T=  8955000]
# EXECUTE  [T=  9055000]
# COMMIT  [T=  9155000]
# FETCH   [T=  9255000]   23 {002c} :: {cd15} MUL R1,0x05
# DECODE  [T=  9355000]
# EXECUTE  [T=  9455000]
# COMMIT  [T=  9555000]
# FETCH   [T=  9655000]   24 {002e} :: {4810} ST (R0),R1
# DECODE  [T=  9755000]
# EXECUTE  [T=  9855000]
# COMMIT  [T=  9955000]
# FETCH   [T= 10055000]   25 {0030} :: {d023} OR R2,R3
# DECODE  [T= 10155000]
# EXECUTE  [T= 10255000]
# COMMIT  [T= 10355000]
# FETCH   [T= 10455000]   26 {0032} :: {4820} ST (R0),R2
# DECODE  [T= 10555000]
# EXECUTE  [T= 10655000]
# COMMIT  [T= 10755000]
# FETCH   [T= 10855000]   27 {0034} :: {d801} XOR R0,R0
# DECODE  [T= 10955000]
# EXECUTE  [T= 11055000]
# COMMIT  [T= 11155000]
# FETCH   [T= 11255000]   28 {0036} :: {4020} LD rr,(R0)
# DECODE  [T= 11355000]
# EXECUTE  [T= 11455000]
# COMMIT  [T= 11555000]
# [T=11605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101011111010
# FETCH   [T= 11655000]   29 {0038} :: {d801} XOR R0,R0
# DECODE  [T= 11755000]
# EXECUTE  [T= 11855000]
# COMMIT  [T= 11955000]
# FETCH   [T= 12055000]   30 {003a} :: {4030} LD rr,(R0)
# DECODE  [T= 12155000]
# EXECUTE  [T= 12255000]
# COMMIT  [T= 12355000]
# [T=12405000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# FETCH   [T= 12455000]   31 {003c} :: {4830} ST (R0),R3
# DECODE  [T= 12555000]
# EXECUTE  [T= 12655000]
# [T=12755000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=12755000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 1111101010101111
# COMMIT  [T= 12755000]
# [T=12805000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=12805000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0011010001010110 != actual 1111101010101111
# FETCH   [T= 12855000]   32 {003e} :: {d423} AND R2,R3
# DECODE  [T= 12955000]
# EXECUTE  [T= 13055000]
# COMMIT  [T= 13155000]
# FETCH   [T= 13255000]   33 {0040} :: {4820} ST (R0),R2
# DECODE  [T= 13355000]
# EXECUTE  [T= 13455000]
# [T=13555000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13555000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101010
# COMMIT  [T= 13555000]
# [T=13605000] FAILED in processorCoreInstructionTests: ADDR_BUF expected 0000000000000000 != actual 1111101010101111
# [T=13605000] FAILED in processorCoreInstructionTests: DOUT_BUF expected 0001000000010100 != actual 1111101010101010
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Duncan/git/ForthCPU/processorCore/test/processorCoreInstructionTestbench/wave.do
# End time: 19:00:59 on Oct 15,2023, Elapsed time: 2:54:20
# Errors: 0, Warnings: 1
