<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file c25x_fpga_c25x_fpga.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jun 04 09:48:18 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o c25x_fpga_c25x_fpga.twr -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   54.054MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "w_pll_100m" 100.000000 MHz (0 errors)</A></LI>            376 items scored, 0 timing errors detected.
Report:  149.321MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.750ns (weighted slack = 1.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           U8/u2/U1/eth_data_ram_0_0_0(ASIC)  (from w_pll_50m -)
   Destination:    FF         Data in        U8/u5/r_sram_data_eth_i0_i13  (to w_pll_50m +)

   Delay:               9.414ns  (70.1% logic, 29.9% route), 4 logic levels.

 Constraint Details:

      9.414ns physical path delay U8/u2/U1/eth_data_ram_0_0_0 to U8/u5/SLICE_6822 meets
     10.000ns delay constraint less
      0.100ns skew and
     -0.264ns DIN_SET requirement (totaling 10.164ns) by 0.750ns

 Physical Path Details:

      Data path U8/u2/U1/eth_data_ram_0_0_0 to U8/u5/SLICE_6822:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.729 *R_R25C19.CLKB to *R_R25C19.DOB5 U8/u2/U1/eth_data_ram_0_0_0 (from w_pll_50m)
ROUTE         2     0.960 *R_R25C19.DOB5 to     R24C17D.D1 U8/w_eth_data[5]
CTOOFX_DEL  ---     0.398     R24C17D.D1 to   R24C17D.OFX0 U8/u5/i171046/SLICE_7088
ROUTE         1     0.893   R24C17D.OFX0 to     R24C15D.D1 U8/u5/n208640
CTOF_DEL    ---     0.234     R24C15D.D1 to     R24C15D.F1 U8/u5/SLICE_10162
ROUTE         1     0.966     R24C15D.F1 to     R27C13A.D1 U8/u5/n208641
CTOF_DEL    ---     0.234     R27C13A.D1 to     R27C13A.F1 U8/u5/SLICE_6822
ROUTE         1     0.000     R27C13A.F1 to    R27C13A.DI1 U8/u5/n224617 (to w_pll_50m)
                  --------
                    9.414   (70.1% logic, 29.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U8/u2/U1/eth_data_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.241  PLL_BL0.CLKOP to *R_R25C19.CLKB w_pll_50m
                  --------
                    2.241   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U8/u5/SLICE_6822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R27C13A.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.991ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U2/U3/r_opto_cnt1_20314__i0  (from w_pll_50m +)
   Destination:    FF         Data in        U2/U3/r_pwm_value_i15  (to w_pll_50m +)

   Delay:              18.273ns  (31.2% logic, 68.8% route), 24 logic levels.

 Constraint Details:

     18.273ns physical path delay U2/U3/SLICE_2673 to U2/U3/SLICE_6742 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 20.264ns) by 1.991ns

 Physical Path Details:

      Data path U2/U3/SLICE_2673 to U2/U3/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R15C38D.CLK to     R15C38D.Q0 U2/U3/SLICE_2673 (from w_pll_50m)
ROUTE         7     1.444     R15C38D.Q0 to     R16C41D.B0 U2/U3/r_opto_cnt1[0]
CTOF_DEL    ---     0.234     R16C41D.B0 to     R16C41D.F0 U2/U3/SLICE_9393
ROUTE         4     0.987     R16C41D.F0 to     R17C41D.B0 U2/U3/n201670
CTOOFX_DEL  ---     0.398     R17C41D.B0 to   R17C41D.OFX0 U2/U3/LessThan_132_i18/SLICE_7693
ROUTE         1     1.037   R17C41D.OFX0 to     R18C38D.B1 U2/U3/n18_adj_21224
CTOF_DEL    ---     0.234     R18C38D.B1 to     R18C38D.F1 U2/U3/SLICE_9354
ROUTE         1     0.568     R18C38D.F1 to     R18C38D.A0 U2/U3/n24_adj_21120
CTOF_DEL    ---     0.234     R18C38D.A0 to     R18C38D.F0 U2/U3/SLICE_9354
ROUTE         1     0.383     R18C38D.F0 to     R18C38B.C1 U2/U3/n26_adj_21121
CTOF_DEL    ---     0.234     R18C38B.C1 to     R18C38B.F1 U2/U3/SLICE_9372
ROUTE         1     0.650     R18C38B.F1 to     R18C41C.D1 U2/U3/n32_adj_21177
CTOF_DEL    ---     0.234     R18C41C.D1 to     R18C41C.F1 U2/U3/SLICE_9363
ROUTE         1     0.568     R18C41C.F1 to     R18C41C.A0 U2/U3/n34_adj_21130
CTOF_DEL    ---     0.234     R18C41C.A0 to     R18C41C.F0 U2/U3/SLICE_9363
ROUTE         1     0.383     R18C41C.F0 to     R18C41D.C1 U2/U3/n38_adj_21131
CTOF_DEL    ---     0.234     R18C41D.C1 to     R18C41D.F1 U2/U3/SLICE_10386
ROUTE         1     1.536     R18C41D.F1 to     R21C35A.A0 U2/U3/n40_adj_21115
CTOF_DEL    ---     0.234     R21C35A.A0 to     R21C35A.F0 U2/U3/SLICE_9347
ROUTE         4     0.425     R21C35A.F0 to     R21C34C.D1 U2/U3/n44_adj_21108
CTOF_DEL    ---     0.234     R21C34C.D1 to     R21C34C.F1 SLICE_9288
ROUTE         5     0.817     R21C34C.F1 to     R21C35B.A1 n1247
CTOF_DEL    ---     0.234     R21C35B.A1 to     R21C35B.F1 SLICE_8078
ROUTE         1     0.780     R21C35B.F1 to     R21C36D.B1 U2/U3/n199927
CTOOFX_DEL  ---     0.398     R21C36D.B1 to   R21C36D.OFX0 U2/U3/i127076/SLICE_7691
ROUTE         1     0.604   R21C36D.OFX0 to     R22C36A.C0 U2/U3/n70
CTOF_DEL    ---     0.234     R22C36A.C0 to     R22C36A.F0 U2/U3/SLICE_9376
ROUTE         2     1.200     R22C36A.F0 to     R20C34B.B1 U2/U3/n16606
CTOF_DEL    ---     0.234     R20C34B.B1 to     R20C34B.F1 U2/U3/SLICE_10986
ROUTE         1     0.598     R20C34B.F1 to     R19C34B.D1 n23588
C1TOFCO_DE  ---     0.444     R19C34B.D1 to    R19C34B.FCO SLICE_1757
ROUTE         1     0.000    R19C34B.FCO to    R19C34C.FCI n178039
FCITOFCO_D  ---     0.070    R19C34C.FCI to    R19C34C.FCO SLICE_1755
ROUTE         1     0.000    R19C34C.FCO to    R19C34D.FCI n178040
FCITOFCO_D  ---     0.070    R19C34D.FCI to    R19C34D.FCO SLICE_1754
ROUTE         1     0.000    R19C34D.FCO to    R19C35A.FCI n178041
FCITOFCO_D  ---     0.070    R19C35A.FCI to    R19C35A.FCO SLICE_1750
ROUTE         1     0.000    R19C35A.FCO to    R19C35B.FCI n178042
FCITOFCO_D  ---     0.070    R19C35B.FCI to    R19C35B.FCO SLICE_1748
ROUTE         1     0.000    R19C35B.FCO to    R19C35C.FCI n178043
FCITOFCO_D  ---     0.070    R19C35C.FCI to    R19C35C.FCO SLICE_1745
ROUTE         1     0.000    R19C35C.FCO to    R19C35D.FCI n178044
FCITOFCO_D  ---     0.070    R19C35D.FCI to    R19C35D.FCO SLICE_1744
ROUTE         1     0.000    R19C35D.FCO to    R19C36A.FCI n178045
FCITOF1_DE  ---     0.471    R19C36A.FCI to     R19C36A.F1 SLICE_1743
ROUTE         1     0.598     R19C36A.F1 to     R19C37D.D1 n38_adj_26815
CTOF_DEL    ---     0.234     R19C37D.D1 to     R19C37D.F1 U2/U3/SLICE_6742
ROUTE         1     0.000     R19C37D.F1 to    R19C37D.DI1 U2/U3/o_pwm_value_15__N_436[15] (to w_pll_50m)
                  --------
                   18.273   (31.2% logic, 68.8% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U2/U3/SLICE_2673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R15C38D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U2/U3/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R19C37D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.018ns (weighted slack = 2.036ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           U8/u1/U5/eth_send_ram_0_0_0(ASIC)  (from w_pll_50m -)
   Destination:    FF         Data in        U8/u1/r_data_in_i0_i3  (to w_pll_50m +)

   Delay:               9.140ns  (73.9% logic, 26.1% route), 4 logic levels.

 Constraint Details:

      9.140ns physical path delay U8/u1/U5/eth_send_ram_0_0_0 to U8/u1/SLICE_3675 meets
     10.000ns delay constraint less
      0.100ns skew and
     -0.258ns DIN_SET requirement (totaling 10.158ns) by 1.018ns

 Physical Path Details:

      Data path U8/u1/U5/eth_send_ram_0_0_0 to U8/u1/SLICE_3675:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.729 EBR_R25C8.CLKB to EBR_R25C8.DOB3 U8/u1/U5/eth_send_ram_0_0_0 (from w_pll_50m)
ROUTE         1     1.179 EBR_R25C8.DOB3 to      R15C8A.D0 U8/u1/w_udp_send_fifo_dataout[3]
CTOOFX_DEL  ---     0.398      R15C8A.D0 to    R15C8A.OFX0 U8/u1/i181106/SLICE_7557
ROUTE         1     0.598    R15C8A.OFX0 to      R16C8C.D0 U8/u1/n226654
CTOF_DEL    ---     0.234      R16C8C.D0 to      R16C8C.F0 U8/u1/SLICE_10832
ROUTE         1     0.604      R16C8C.F0 to      R16C6A.C1 U8/u1/n15299
CTOOFX_DEL  ---     0.398      R16C6A.C1 to    R16C6A.OFX0 U8/u1/SLICE_3675
ROUTE         1     0.000    R16C6A.OFX0 to     R16C6A.DI0 U8/u1/n13907 (to w_pll_50m)
                  --------
                    9.140   (73.9% logic, 26.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U8/u1/U5/eth_send_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.241  PLL_BL0.CLKOP to EBR_R25C8.CLKB w_pll_50m
                  --------
                    2.241   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U8/u1/SLICE_3675:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to     R16C6A.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.024ns (weighted slack = 2.048ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           U8/u1/U5/eth_send_ram_0_0_0(ASIC)  (from w_pll_50m -)
   Destination:    FF         Data in        U8/u1/r_data_in_i0_i2  (to w_pll_50m +)

   Delay:               9.134ns  (74.0% logic, 26.0% route), 4 logic levels.

 Constraint Details:

      9.134ns physical path delay U8/u1/U5/eth_send_ram_0_0_0 to U8/u1/SLICE_3674 meets
     10.000ns delay constraint less
      0.100ns skew and
     -0.258ns DIN_SET requirement (totaling 10.158ns) by 1.024ns

 Physical Path Details:

      Data path U8/u1/U5/eth_send_ram_0_0_0 to U8/u1/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.729 EBR_R25C8.CLKB to EBR_R25C8.DOB2 U8/u1/U5/eth_send_ram_0_0_0 (from w_pll_50m)
ROUTE         1     1.179 EBR_R25C8.DOB2 to      R17C6A.D1 U8/u1/w_udp_send_fifo_dataout[2]
CTOOFX_DEL  ---     0.398      R17C6A.D1 to    R17C6A.OFX0 U8/u1/i181100/SLICE_7560
ROUTE         1     0.636    R17C6A.OFX0 to      R16C4A.D1 U8/u1/n226645
CTOF_DEL    ---     0.234      R16C4A.D1 to      R16C4A.F1 U8/u1/SLICE_9012
ROUTE         1     0.560      R16C4A.F1 to      R16C4D.B1 U8/u1/n15300
CTOOFX_DEL  ---     0.398      R16C4D.B1 to    R16C4D.OFX0 U8/u1/SLICE_3674
ROUTE         1     0.000    R16C4D.OFX0 to     R16C4D.DI0 U8/u1/n13908 (to w_pll_50m)
                  --------
                    9.134   (74.0% logic, 26.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U8/u1/U5/eth_send_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.241  PLL_BL0.CLKOP to EBR_R25C8.CLKB w_pll_50m
                  --------
                    2.241   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U8/u1/SLICE_3674:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to     R16C4D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.026ns (weighted slack = 2.052ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           U8/u2/U1/eth_data_ram_0_0_0(ASIC)  (from w_pll_50m -)
   Destination:    FF         Data in        U8/u5/r_sram_data_eth_i0_i2  (to w_pll_50m +)

   Delay:               9.132ns  (74.0% logic, 26.0% route), 4 logic levels.

 Constraint Details:

      9.132ns physical path delay U8/u2/U1/eth_data_ram_0_0_0 to U8/u5/SLICE_6814 meets
     10.000ns delay constraint less
      0.100ns skew and
     -0.258ns DIN_SET requirement (totaling 10.158ns) by 1.026ns

 Physical Path Details:

      Data path U8/u2/U1/eth_data_ram_0_0_0 to U8/u5/SLICE_6814:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.729 *R_R25C19.CLKB to *R_R25C19.DOB2 U8/u2/U1/eth_data_ram_0_0_0 (from w_pll_50m)
ROUTE         2     1.139 *R_R25C19.DOB2 to     R26C14C.D1 U8/w_eth_data[2]
CTOOFX_DEL  ---     0.398     R26C14C.D1 to   R26C14C.OFX0 U8/u5/i171371/SLICE_7184
ROUTE         1     0.636   R26C14C.OFX0 to     R27C13C.D0 U8/u5/n208965
CTOF_DEL    ---     0.234     R27C13C.D0 to     R27C13C.F0 U8/u5/SLICE_10600
ROUTE         1     0.598     R27C13C.F0 to     R27C12D.D1 U8/u5/n208967
CTOOFX_DEL  ---     0.398     R27C12D.D1 to   R27C12D.OFX0 U8/u5/SLICE_6814
ROUTE         1     0.000   R27C12D.OFX0 to    R27C12D.DI0 U8/u5/n26900 (to w_pll_50m)
                  --------
                    9.132   (74.0% logic, 26.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U8/u2/U1/eth_data_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.241  PLL_BL0.CLKOP to *R_R25C19.CLKB w_pll_50m
                  --------
                    2.241   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U8/u5/SLICE_6814:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R27C12D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U2/U3/r_opto_cnt1_20314__i0  (from w_pll_50m +)
   Destination:    FF         Data in        U2/U3/r_pwm_value_i13  (to w_pll_50m +)

   Delay:              18.203ns  (30.9% logic, 69.1% route), 23 logic levels.

 Constraint Details:

     18.203ns physical path delay U2/U3/SLICE_2673 to U2/U3/SLICE_6741 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 20.264ns) by 2.061ns

 Physical Path Details:

      Data path U2/U3/SLICE_2673 to U2/U3/SLICE_6741:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R15C38D.CLK to     R15C38D.Q0 U2/U3/SLICE_2673 (from w_pll_50m)
ROUTE         7     1.444     R15C38D.Q0 to     R16C41D.B0 U2/U3/r_opto_cnt1[0]
CTOF_DEL    ---     0.234     R16C41D.B0 to     R16C41D.F0 U2/U3/SLICE_9393
ROUTE         4     0.987     R16C41D.F0 to     R17C41D.B0 U2/U3/n201670
CTOOFX_DEL  ---     0.398     R17C41D.B0 to   R17C41D.OFX0 U2/U3/LessThan_132_i18/SLICE_7693
ROUTE         1     1.037   R17C41D.OFX0 to     R18C38D.B1 U2/U3/n18_adj_21224
CTOF_DEL    ---     0.234     R18C38D.B1 to     R18C38D.F1 U2/U3/SLICE_9354
ROUTE         1     0.568     R18C38D.F1 to     R18C38D.A0 U2/U3/n24_adj_21120
CTOF_DEL    ---     0.234     R18C38D.A0 to     R18C38D.F0 U2/U3/SLICE_9354
ROUTE         1     0.383     R18C38D.F0 to     R18C38B.C1 U2/U3/n26_adj_21121
CTOF_DEL    ---     0.234     R18C38B.C1 to     R18C38B.F1 U2/U3/SLICE_9372
ROUTE         1     0.650     R18C38B.F1 to     R18C41C.D1 U2/U3/n32_adj_21177
CTOF_DEL    ---     0.234     R18C41C.D1 to     R18C41C.F1 U2/U3/SLICE_9363
ROUTE         1     0.568     R18C41C.F1 to     R18C41C.A0 U2/U3/n34_adj_21130
CTOF_DEL    ---     0.234     R18C41C.A0 to     R18C41C.F0 U2/U3/SLICE_9363
ROUTE         1     0.383     R18C41C.F0 to     R18C41D.C1 U2/U3/n38_adj_21131
CTOF_DEL    ---     0.234     R18C41D.C1 to     R18C41D.F1 U2/U3/SLICE_10386
ROUTE         1     1.536     R18C41D.F1 to     R21C35A.A0 U2/U3/n40_adj_21115
CTOF_DEL    ---     0.234     R21C35A.A0 to     R21C35A.F0 U2/U3/SLICE_9347
ROUTE         4     0.425     R21C35A.F0 to     R21C34C.D1 U2/U3/n44_adj_21108
CTOF_DEL    ---     0.234     R21C34C.D1 to     R21C34C.F1 SLICE_9288
ROUTE         5     0.817     R21C34C.F1 to     R21C35B.A1 n1247
CTOF_DEL    ---     0.234     R21C35B.A1 to     R21C35B.F1 SLICE_8078
ROUTE         1     0.780     R21C35B.F1 to     R21C36D.B1 U2/U3/n199927
CTOOFX_DEL  ---     0.398     R21C36D.B1 to   R21C36D.OFX0 U2/U3/i127076/SLICE_7691
ROUTE         1     0.604   R21C36D.OFX0 to     R22C36A.C0 U2/U3/n70
CTOF_DEL    ---     0.234     R22C36A.C0 to     R22C36A.F0 U2/U3/SLICE_9376
ROUTE         2     1.200     R22C36A.F0 to     R20C34B.B1 U2/U3/n16606
CTOF_DEL    ---     0.234     R20C34B.B1 to     R20C34B.F1 U2/U3/SLICE_10986
ROUTE         1     0.598     R20C34B.F1 to     R19C34B.D1 n23588
C1TOFCO_DE  ---     0.444     R19C34B.D1 to    R19C34B.FCO SLICE_1757
ROUTE         1     0.000    R19C34B.FCO to    R19C34C.FCI n178039
FCITOFCO_D  ---     0.070    R19C34C.FCI to    R19C34C.FCO SLICE_1755
ROUTE         1     0.000    R19C34C.FCO to    R19C34D.FCI n178040
FCITOFCO_D  ---     0.070    R19C34D.FCI to    R19C34D.FCO SLICE_1754
ROUTE         1     0.000    R19C34D.FCO to    R19C35A.FCI n178041
FCITOFCO_D  ---     0.070    R19C35A.FCI to    R19C35A.FCO SLICE_1750
ROUTE         1     0.000    R19C35A.FCO to    R19C35B.FCI n178042
FCITOFCO_D  ---     0.070    R19C35B.FCI to    R19C35B.FCO SLICE_1748
ROUTE         1     0.000    R19C35B.FCO to    R19C35C.FCI n178043
FCITOFCO_D  ---     0.070    R19C35C.FCI to    R19C35C.FCO SLICE_1745
ROUTE         1     0.000    R19C35C.FCO to    R19C35D.FCI n178044
FCITOF1_DE  ---     0.471    R19C35D.FCI to     R19C35D.F1 SLICE_1744
ROUTE         1     0.598     R19C35D.F1 to     R18C35A.D1 n44_adj_26817
CTOF_DEL    ---     0.234     R18C35A.D1 to     R18C35A.F1 U2/U3/SLICE_6741
ROUTE         1     0.000     R18C35A.F1 to    R18C35A.DI1 U2/U3/o_pwm_value_15__N_436[13] (to w_pll_50m)
                  --------
                   18.203   (30.9% logic, 69.1% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U2/U3/SLICE_2673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R15C38D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U2/U3/SLICE_6741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R18C35A.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.086ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U2/U3/r_opto_cnt1_20314__i0  (from w_pll_50m +)
   Destination:    FF         Data in        U2/U3/r_pwm_value_i12  (to w_pll_50m +)

   Delay:              18.172ns  (30.8% logic, 69.2% route), 23 logic levels.

 Constraint Details:

     18.172ns physical path delay U2/U3/SLICE_2673 to U2/U3/SLICE_6741 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 20.258ns) by 2.086ns

 Physical Path Details:

      Data path U2/U3/SLICE_2673 to U2/U3/SLICE_6741:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R15C38D.CLK to     R15C38D.Q0 U2/U3/SLICE_2673 (from w_pll_50m)
ROUTE         7     1.444     R15C38D.Q0 to     R16C41D.B0 U2/U3/r_opto_cnt1[0]
CTOF_DEL    ---     0.234     R16C41D.B0 to     R16C41D.F0 U2/U3/SLICE_9393
ROUTE         4     0.987     R16C41D.F0 to     R17C41D.B0 U2/U3/n201670
CTOOFX_DEL  ---     0.398     R17C41D.B0 to   R17C41D.OFX0 U2/U3/LessThan_132_i18/SLICE_7693
ROUTE         1     1.037   R17C41D.OFX0 to     R18C38D.B1 U2/U3/n18_adj_21224
CTOF_DEL    ---     0.234     R18C38D.B1 to     R18C38D.F1 U2/U3/SLICE_9354
ROUTE         1     0.568     R18C38D.F1 to     R18C38D.A0 U2/U3/n24_adj_21120
CTOF_DEL    ---     0.234     R18C38D.A0 to     R18C38D.F0 U2/U3/SLICE_9354
ROUTE         1     0.383     R18C38D.F0 to     R18C38B.C1 U2/U3/n26_adj_21121
CTOF_DEL    ---     0.234     R18C38B.C1 to     R18C38B.F1 U2/U3/SLICE_9372
ROUTE         1     0.650     R18C38B.F1 to     R18C41C.D1 U2/U3/n32_adj_21177
CTOF_DEL    ---     0.234     R18C41C.D1 to     R18C41C.F1 U2/U3/SLICE_9363
ROUTE         1     0.568     R18C41C.F1 to     R18C41C.A0 U2/U3/n34_adj_21130
CTOF_DEL    ---     0.234     R18C41C.A0 to     R18C41C.F0 U2/U3/SLICE_9363
ROUTE         1     0.383     R18C41C.F0 to     R18C41D.C1 U2/U3/n38_adj_21131
CTOF_DEL    ---     0.234     R18C41D.C1 to     R18C41D.F1 U2/U3/SLICE_10386
ROUTE         1     1.536     R18C41D.F1 to     R21C35A.A0 U2/U3/n40_adj_21115
CTOF_DEL    ---     0.234     R21C35A.A0 to     R21C35A.F0 U2/U3/SLICE_9347
ROUTE         4     0.425     R21C35A.F0 to     R21C34C.D1 U2/U3/n44_adj_21108
CTOF_DEL    ---     0.234     R21C34C.D1 to     R21C34C.F1 SLICE_9288
ROUTE         5     0.817     R21C34C.F1 to     R21C35B.A1 n1247
CTOF_DEL    ---     0.234     R21C35B.A1 to     R21C35B.F1 SLICE_8078
ROUTE         1     0.780     R21C35B.F1 to     R21C36D.B1 U2/U3/n199927
CTOOFX_DEL  ---     0.398     R21C36D.B1 to   R21C36D.OFX0 U2/U3/i127076/SLICE_7691
ROUTE         1     0.604   R21C36D.OFX0 to     R22C36A.C0 U2/U3/n70
CTOF_DEL    ---     0.234     R22C36A.C0 to     R22C36A.F0 U2/U3/SLICE_9376
ROUTE         2     1.200     R22C36A.F0 to     R20C34B.B1 U2/U3/n16606
CTOF_DEL    ---     0.234     R20C34B.B1 to     R20C34B.F1 U2/U3/SLICE_10986
ROUTE         1     0.598     R20C34B.F1 to     R19C34B.D1 n23588
C1TOFCO_DE  ---     0.444     R19C34B.D1 to    R19C34B.FCO SLICE_1757
ROUTE         1     0.000    R19C34B.FCO to    R19C34C.FCI n178039
FCITOFCO_D  ---     0.070    R19C34C.FCI to    R19C34C.FCO SLICE_1755
ROUTE         1     0.000    R19C34C.FCO to    R19C34D.FCI n178040
FCITOFCO_D  ---     0.070    R19C34D.FCI to    R19C34D.FCO SLICE_1754
ROUTE         1     0.000    R19C34D.FCO to    R19C35A.FCI n178041
FCITOFCO_D  ---     0.070    R19C35A.FCI to    R19C35A.FCO SLICE_1750
ROUTE         1     0.000    R19C35A.FCO to    R19C35B.FCI n178042
FCITOFCO_D  ---     0.070    R19C35B.FCI to    R19C35B.FCO SLICE_1748
ROUTE         1     0.000    R19C35B.FCO to    R19C35C.FCI n178043
FCITOFCO_D  ---     0.070    R19C35C.FCI to    R19C35C.FCO SLICE_1745
ROUTE         1     0.000    R19C35C.FCO to    R19C35D.FCI n178044
FCITOF0_DE  ---     0.440    R19C35D.FCI to     R19C35D.F0 SLICE_1744
ROUTE         1     0.598     R19C35D.F0 to     R18C35A.D0 n47_adj_26818
CTOF_DEL    ---     0.234     R18C35A.D0 to     R18C35A.F0 U2/U3/SLICE_6741
ROUTE         1     0.000     R18C35A.F0 to    R18C35A.DI0 U2/U3/o_pwm_value_15__N_436[12] (to w_pll_50m)
                  --------
                   18.172   (30.8% logic, 69.2% route), 23 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U2/U3/SLICE_2673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R15C38D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U2/U3/SLICE_6741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R18C35A.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U2/U3/r_opto_cnt1_20314__i0  (from w_pll_50m +)
   Destination:    FF         Data in        U2/U3/r_pwm_value_i11  (to w_pll_50m +)

   Delay:              18.133ns  (30.6% logic, 69.4% route), 22 logic levels.

 Constraint Details:

     18.133ns physical path delay U2/U3/SLICE_2673 to U2/U3/SLICE_6740 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 20.264ns) by 2.131ns

 Physical Path Details:

      Data path U2/U3/SLICE_2673 to U2/U3/SLICE_6740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R15C38D.CLK to     R15C38D.Q0 U2/U3/SLICE_2673 (from w_pll_50m)
ROUTE         7     1.444     R15C38D.Q0 to     R16C41D.B0 U2/U3/r_opto_cnt1[0]
CTOF_DEL    ---     0.234     R16C41D.B0 to     R16C41D.F0 U2/U3/SLICE_9393
ROUTE         4     0.987     R16C41D.F0 to     R17C41D.B0 U2/U3/n201670
CTOOFX_DEL  ---     0.398     R17C41D.B0 to   R17C41D.OFX0 U2/U3/LessThan_132_i18/SLICE_7693
ROUTE         1     1.037   R17C41D.OFX0 to     R18C38D.B1 U2/U3/n18_adj_21224
CTOF_DEL    ---     0.234     R18C38D.B1 to     R18C38D.F1 U2/U3/SLICE_9354
ROUTE         1     0.568     R18C38D.F1 to     R18C38D.A0 U2/U3/n24_adj_21120
CTOF_DEL    ---     0.234     R18C38D.A0 to     R18C38D.F0 U2/U3/SLICE_9354
ROUTE         1     0.383     R18C38D.F0 to     R18C38B.C1 U2/U3/n26_adj_21121
CTOF_DEL    ---     0.234     R18C38B.C1 to     R18C38B.F1 U2/U3/SLICE_9372
ROUTE         1     0.650     R18C38B.F1 to     R18C41C.D1 U2/U3/n32_adj_21177
CTOF_DEL    ---     0.234     R18C41C.D1 to     R18C41C.F1 U2/U3/SLICE_9363
ROUTE         1     0.568     R18C41C.F1 to     R18C41C.A0 U2/U3/n34_adj_21130
CTOF_DEL    ---     0.234     R18C41C.A0 to     R18C41C.F0 U2/U3/SLICE_9363
ROUTE         1     0.383     R18C41C.F0 to     R18C41D.C1 U2/U3/n38_adj_21131
CTOF_DEL    ---     0.234     R18C41D.C1 to     R18C41D.F1 U2/U3/SLICE_10386
ROUTE         1     1.536     R18C41D.F1 to     R21C35A.A0 U2/U3/n40_adj_21115
CTOF_DEL    ---     0.234     R21C35A.A0 to     R21C35A.F0 U2/U3/SLICE_9347
ROUTE         4     0.425     R21C35A.F0 to     R21C34C.D1 U2/U3/n44_adj_21108
CTOF_DEL    ---     0.234     R21C34C.D1 to     R21C34C.F1 SLICE_9288
ROUTE         5     0.817     R21C34C.F1 to     R21C35B.A1 n1247
CTOF_DEL    ---     0.234     R21C35B.A1 to     R21C35B.F1 SLICE_8078
ROUTE         1     0.780     R21C35B.F1 to     R21C36D.B1 U2/U3/n199927
CTOOFX_DEL  ---     0.398     R21C36D.B1 to   R21C36D.OFX0 U2/U3/i127076/SLICE_7691
ROUTE         1     0.604   R21C36D.OFX0 to     R22C36A.C0 U2/U3/n70
CTOF_DEL    ---     0.234     R22C36A.C0 to     R22C36A.F0 U2/U3/SLICE_9376
ROUTE         2     1.200     R22C36A.F0 to     R20C34B.B1 U2/U3/n16606
CTOF_DEL    ---     0.234     R20C34B.B1 to     R20C34B.F1 U2/U3/SLICE_10986
ROUTE         1     0.598     R20C34B.F1 to     R19C34B.D1 n23588
C1TOFCO_DE  ---     0.444     R19C34B.D1 to    R19C34B.FCO SLICE_1757
ROUTE         1     0.000    R19C34B.FCO to    R19C34C.FCI n178039
FCITOFCO_D  ---     0.070    R19C34C.FCI to    R19C34C.FCO SLICE_1755
ROUTE         1     0.000    R19C34C.FCO to    R19C34D.FCI n178040
FCITOFCO_D  ---     0.070    R19C34D.FCI to    R19C34D.FCO SLICE_1754
ROUTE         1     0.000    R19C34D.FCO to    R19C35A.FCI n178041
FCITOFCO_D  ---     0.070    R19C35A.FCI to    R19C35A.FCO SLICE_1750
ROUTE         1     0.000    R19C35A.FCO to    R19C35B.FCI n178042
FCITOFCO_D  ---     0.070    R19C35B.FCI to    R19C35B.FCO SLICE_1748
ROUTE         1     0.000    R19C35B.FCO to    R19C35C.FCI n178043
FCITOF1_DE  ---     0.471    R19C35C.FCI to     R19C35C.F1 SLICE_1745
ROUTE         1     0.598     R19C35C.F1 to     R19C33D.D1 n50_adj_26819
CTOF_DEL    ---     0.234     R19C33D.D1 to     R19C33D.F1 U2/U3/SLICE_6740
ROUTE         1     0.000     R19C33D.F1 to    R19C33D.DI1 U2/U3/o_pwm_value_15__N_436[11] (to w_pll_50m)
                  --------
                   18.133   (30.6% logic, 69.4% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U2/U3/SLICE_2673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R15C38D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U2/U3/SLICE_6740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R19C33D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U2/U3/r_opto_cnt1_20314__i0  (from w_pll_50m +)
   Destination:    FF         Data in        U2/U3/r_pwm_value_i5  (to w_pll_50m +)

   Delay:              18.126ns  (29.5% logic, 70.5% route), 19 logic levels.

 Constraint Details:

     18.126ns physical path delay U2/U3/SLICE_2673 to U2/U3/SLICE_6737 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 20.264ns) by 2.138ns

 Physical Path Details:

      Data path U2/U3/SLICE_2673 to U2/U3/SLICE_6737:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R15C38D.CLK to     R15C38D.Q0 U2/U3/SLICE_2673 (from w_pll_50m)
ROUTE         7     1.444     R15C38D.Q0 to     R16C41D.B0 U2/U3/r_opto_cnt1[0]
CTOF_DEL    ---     0.234     R16C41D.B0 to     R16C41D.F0 U2/U3/SLICE_9393
ROUTE         4     0.987     R16C41D.F0 to     R17C41D.B0 U2/U3/n201670
CTOOFX_DEL  ---     0.398     R17C41D.B0 to   R17C41D.OFX0 U2/U3/LessThan_132_i18/SLICE_7693
ROUTE         1     1.037   R17C41D.OFX0 to     R18C38D.B1 U2/U3/n18_adj_21224
CTOF_DEL    ---     0.234     R18C38D.B1 to     R18C38D.F1 U2/U3/SLICE_9354
ROUTE         1     0.568     R18C38D.F1 to     R18C38D.A0 U2/U3/n24_adj_21120
CTOF_DEL    ---     0.234     R18C38D.A0 to     R18C38D.F0 U2/U3/SLICE_9354
ROUTE         1     0.383     R18C38D.F0 to     R18C38B.C1 U2/U3/n26_adj_21121
CTOF_DEL    ---     0.234     R18C38B.C1 to     R18C38B.F1 U2/U3/SLICE_9372
ROUTE         1     0.650     R18C38B.F1 to     R18C41C.D1 U2/U3/n32_adj_21177
CTOF_DEL    ---     0.234     R18C41C.D1 to     R18C41C.F1 U2/U3/SLICE_9363
ROUTE         1     0.568     R18C41C.F1 to     R18C41C.A0 U2/U3/n34_adj_21130
CTOF_DEL    ---     0.234     R18C41C.A0 to     R18C41C.F0 U2/U3/SLICE_9363
ROUTE         1     0.383     R18C41C.F0 to     R18C41D.C1 U2/U3/n38_adj_21131
CTOF_DEL    ---     0.234     R18C41D.C1 to     R18C41D.F1 U2/U3/SLICE_10386
ROUTE         1     1.536     R18C41D.F1 to     R21C35A.A0 U2/U3/n40_adj_21115
CTOF_DEL    ---     0.234     R21C35A.A0 to     R21C35A.F0 U2/U3/SLICE_9347
ROUTE         4     0.425     R21C35A.F0 to     R21C34C.D1 U2/U3/n44_adj_21108
CTOF_DEL    ---     0.234     R21C34C.D1 to     R21C34C.F1 SLICE_9288
ROUTE         5     0.817     R21C34C.F1 to     R21C35B.A1 n1247
CTOF_DEL    ---     0.234     R21C35B.A1 to     R21C35B.F1 SLICE_8078
ROUTE         1     0.780     R21C35B.F1 to     R21C36D.B1 U2/U3/n199927
CTOOFX_DEL  ---     0.398     R21C36D.B1 to   R21C36D.OFX0 U2/U3/i127076/SLICE_7691
ROUTE         1     0.604   R21C36D.OFX0 to     R22C36A.C0 U2/U3/n70
CTOF_DEL    ---     0.234     R22C36A.C0 to     R22C36A.F0 U2/U3/SLICE_9376
ROUTE         2     1.200     R22C36A.F0 to     R20C34B.B1 U2/U3/n16606
CTOF_DEL    ---     0.234     R20C34B.B1 to     R20C34B.F1 U2/U3/SLICE_10986
ROUTE         1     0.598     R20C34B.F1 to     R19C34B.D1 n23588
C1TOFCO_DE  ---     0.444     R19C34B.D1 to    R19C34B.FCO SLICE_1757
ROUTE         1     0.000    R19C34B.FCO to    R19C34C.FCI n178039
FCITOFCO_D  ---     0.070    R19C34C.FCI to    R19C34C.FCO SLICE_1755
ROUTE         1     0.000    R19C34C.FCO to    R19C34D.FCI n178040
FCITOF1_DE  ---     0.471    R19C34D.FCI to     R19C34D.F1 SLICE_1754
ROUTE         1     0.801     R19C34D.F1 to     R18C34A.A1 n68_adj_26825
CTOF_DEL    ---     0.234     R18C34A.A1 to     R18C34A.F1 U2/U3/SLICE_6737
ROUTE         1     0.000     R18C34A.F1 to    R18C34A.DI1 U2/U3/o_pwm_value_15__N_436[5] (to w_pll_50m)
                  --------
                   18.126   (29.5% logic, 70.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U2/U3/SLICE_2673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R15C38D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U2/U3/SLICE_6737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R18C34A.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U2/U3/r_opto_cnt1_20314__i1  (from w_pll_50m +)
   Destination:    FF         Data in        U2/U3/r_pwm_value_i15  (to w_pll_50m +)

   Delay:              18.120ns  (31.4% logic, 68.6% route), 24 logic levels.

 Constraint Details:

     18.120ns physical path delay U2/U3/SLICE_2673 to U2/U3/SLICE_6742 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 20.264ns) by 2.144ns

 Physical Path Details:

      Data path U2/U3/SLICE_2673 to U2/U3/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R15C38D.CLK to     R15C38D.Q1 U2/U3/SLICE_2673 (from w_pll_50m)
ROUTE        12     1.294     R15C38D.Q1 to     R16C41D.A0 U2/U3/r_opto_cnt1[1]
CTOF_DEL    ---     0.234     R16C41D.A0 to     R16C41D.F0 U2/U3/SLICE_9393
ROUTE         4     0.987     R16C41D.F0 to     R17C41D.B0 U2/U3/n201670
CTOOFX_DEL  ---     0.398     R17C41D.B0 to   R17C41D.OFX0 U2/U3/LessThan_132_i18/SLICE_7693
ROUTE         1     1.037   R17C41D.OFX0 to     R18C38D.B1 U2/U3/n18_adj_21224
CTOF_DEL    ---     0.234     R18C38D.B1 to     R18C38D.F1 U2/U3/SLICE_9354
ROUTE         1     0.568     R18C38D.F1 to     R18C38D.A0 U2/U3/n24_adj_21120
CTOF_DEL    ---     0.234     R18C38D.A0 to     R18C38D.F0 U2/U3/SLICE_9354
ROUTE         1     0.383     R18C38D.F0 to     R18C38B.C1 U2/U3/n26_adj_21121
CTOF_DEL    ---     0.234     R18C38B.C1 to     R18C38B.F1 U2/U3/SLICE_9372
ROUTE         1     0.650     R18C38B.F1 to     R18C41C.D1 U2/U3/n32_adj_21177
CTOF_DEL    ---     0.234     R18C41C.D1 to     R18C41C.F1 U2/U3/SLICE_9363
ROUTE         1     0.568     R18C41C.F1 to     R18C41C.A0 U2/U3/n34_adj_21130
CTOF_DEL    ---     0.234     R18C41C.A0 to     R18C41C.F0 U2/U3/SLICE_9363
ROUTE         1     0.383     R18C41C.F0 to     R18C41D.C1 U2/U3/n38_adj_21131
CTOF_DEL    ---     0.234     R18C41D.C1 to     R18C41D.F1 U2/U3/SLICE_10386
ROUTE         1     1.536     R18C41D.F1 to     R21C35A.A0 U2/U3/n40_adj_21115
CTOF_DEL    ---     0.234     R21C35A.A0 to     R21C35A.F0 U2/U3/SLICE_9347
ROUTE         4     0.425     R21C35A.F0 to     R21C34C.D1 U2/U3/n44_adj_21108
CTOF_DEL    ---     0.234     R21C34C.D1 to     R21C34C.F1 SLICE_9288
ROUTE         5     0.817     R21C34C.F1 to     R21C35B.A1 n1247
CTOF_DEL    ---     0.234     R21C35B.A1 to     R21C35B.F1 SLICE_8078
ROUTE         1     0.780     R21C35B.F1 to     R21C36D.B1 U2/U3/n199927
CTOOFX_DEL  ---     0.398     R21C36D.B1 to   R21C36D.OFX0 U2/U3/i127076/SLICE_7691
ROUTE         1     0.604   R21C36D.OFX0 to     R22C36A.C0 U2/U3/n70
CTOF_DEL    ---     0.234     R22C36A.C0 to     R22C36A.F0 U2/U3/SLICE_9376
ROUTE         2     1.200     R22C36A.F0 to     R20C34B.B1 U2/U3/n16606
CTOF_DEL    ---     0.234     R20C34B.B1 to     R20C34B.F1 U2/U3/SLICE_10986
ROUTE         1     0.598     R20C34B.F1 to     R19C34B.D1 n23588
C1TOFCO_DE  ---     0.444     R19C34B.D1 to    R19C34B.FCO SLICE_1757
ROUTE         1     0.000    R19C34B.FCO to    R19C34C.FCI n178039
FCITOFCO_D  ---     0.070    R19C34C.FCI to    R19C34C.FCO SLICE_1755
ROUTE         1     0.000    R19C34C.FCO to    R19C34D.FCI n178040
FCITOFCO_D  ---     0.070    R19C34D.FCI to    R19C34D.FCO SLICE_1754
ROUTE         1     0.000    R19C34D.FCO to    R19C35A.FCI n178041
FCITOFCO_D  ---     0.070    R19C35A.FCI to    R19C35A.FCO SLICE_1750
ROUTE         1     0.000    R19C35A.FCO to    R19C35B.FCI n178042
FCITOFCO_D  ---     0.070    R19C35B.FCI to    R19C35B.FCO SLICE_1748
ROUTE         1     0.000    R19C35B.FCO to    R19C35C.FCI n178043
FCITOFCO_D  ---     0.070    R19C35C.FCI to    R19C35C.FCO SLICE_1745
ROUTE         1     0.000    R19C35C.FCO to    R19C35D.FCI n178044
FCITOFCO_D  ---     0.070    R19C35D.FCI to    R19C35D.FCO SLICE_1744
ROUTE         1     0.000    R19C35D.FCO to    R19C36A.FCI n178045
FCITOF1_DE  ---     0.471    R19C36A.FCI to     R19C36A.F1 SLICE_1743
ROUTE         1     0.598     R19C36A.F1 to     R19C37D.D1 n38_adj_26815
CTOF_DEL    ---     0.234     R19C37D.D1 to     R19C37D.F1 U2/U3/SLICE_6742
ROUTE         1     0.000     R19C37D.F1 to    R19C37D.DI1 U2/U3/o_pwm_value_15__N_436[15] (to w_pll_50m)
                  --------
                   18.120   (31.4% logic, 68.6% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U2/U3/SLICE_2673:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R15C38D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U2/U3/SLICE_6742:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.141  PLL_BL0.CLKOP to    R19C37D.CLK w_pll_50m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:   54.054MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            376 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U8/u5/r_tdc_window_i11  (from w_pll_50m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.955ns  (24.6% logic, 75.4% route), 6 logic levels.

 Constraint Details:

      6.955ns physical path delay U8/u5/SLICE_6854 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.303ns

 Physical Path Details:

      Data path U8/u5/SLICE_6854 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R28C24D.CLK to     R28C24D.Q0 U8/u5/SLICE_6854 (from w_pll_50m)
ROUTE         3     1.284     R28C24D.Q0 to     R29C28D.A1 w_stop_window[11]
CTOF_DEL    ---     0.234     R29C28D.A1 to     R29C28D.F1 U4/SLICE_10081
ROUTE         1     0.801     R29C28D.F1 to     R29C27D.A1 U4/n210295
CTOF_DEL    ---     0.234     R29C27D.A1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.955   (24.6% logic, 75.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to U8/u5/SLICE_6854:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP U1/PLLInst_0
ROUTE       999     2.141  PLL_BL0.CLKOP to    R28C24D.CLK w_pll_50m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_BL0.CLKI to PLL_BL0.CLKOS2 U1/PLLInst_0
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_window_cnt_20309__i6  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.896ns  (24.8% logic, 75.2% route), 6 logic levels.

 Constraint Details:

      6.896ns physical path delay U4/SLICE_3030 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.362ns

 Physical Path Details:

      Data path U4/SLICE_3030 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R28C32D.CLK to     R28C32D.Q0 U4/SLICE_3030 (from w_pll_100m)
ROUTE         4     1.410     R28C32D.Q0 to     R30C27A.D0 U4/r_window_cnt[6]
CTOF_DEL    ---     0.234     R30C27A.D0 to     R30C27A.F0 SLICE_11226
ROUTE         2     0.616     R30C27A.F0 to     R29C27D.C1 U4/n225435
CTOF_DEL    ---     0.234     R29C27D.C1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.896   (24.8% logic, 75.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3030:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R28C32D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_window_cnt_20309__i2  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.888ns  (24.9% logic, 75.1% route), 6 logic levels.

 Constraint Details:

      6.888ns physical path delay U4/SLICE_3028 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.370ns

 Physical Path Details:

      Data path U4/SLICE_3028 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R29C31C.CLK to     R29C31C.Q0 U4/SLICE_3028 (from w_pll_100m)
ROUTE         4     1.217     R29C31C.Q0 to     R29C28D.B1 U4/r_window_cnt[2]
CTOF_DEL    ---     0.234     R29C28D.B1 to     R29C28D.F1 U4/SLICE_10081
ROUTE         1     0.801     R29C28D.F1 to     R29C27D.A1 U4/n210295
CTOF_DEL    ---     0.234     R29C27D.A1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.888   (24.9% logic, 75.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R29C31C.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U8/u5/r_tdc_window_i15  (from w_pll_50m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.810ns  (25.1% logic, 74.9% route), 6 logic levels.

 Constraint Details:

      6.810ns physical path delay U8/SLICE_6856 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.448ns

 Physical Path Details:

      Data path U8/SLICE_6856 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R33C23A.CLK to     R33C23A.Q0 U8/SLICE_6856 (from w_pll_50m)
ROUTE         4     1.324     R33C23A.Q0 to     R30C27A.B0 w_stop_window[15]
CTOF_DEL    ---     0.234     R30C27A.B0 to     R30C27A.F0 SLICE_11226
ROUTE         2     0.616     R30C27A.F0 to     R29C27D.C1 U4/n225435
CTOF_DEL    ---     0.234     R29C27D.C1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.810   (25.1% logic, 74.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to U8/SLICE_6856:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP U1/PLLInst_0
ROUTE       999     2.141  PLL_BL0.CLKOP to    R33C23A.CLK w_pll_50m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_BL0.CLKI to PLL_BL0.CLKOS2 U1/PLLInst_0
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_window_cnt_20309__i4  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.779ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      6.779ns physical path delay U4/SLICE_3029 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.479ns

 Physical Path Details:

      Data path U4/SLICE_3029 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R28C32B.CLK to     R28C32B.Q0 U4/SLICE_3029 (from w_pll_100m)
ROUTE         4     1.349     R28C32B.Q0 to     R29C27A.B1 U4/r_window_cnt[4]
CTOF_DEL    ---     0.234     R29C27A.B1 to     R29C27A.F1 SLICE_10731
ROUTE         1     0.560     R29C27A.F1 to     R29C27D.B1 U4/n225436
CTOF_DEL    ---     0.234     R29C27D.B1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.779   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3029:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R28C32B.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.656ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U8/u5/r_tdc_window_i12  (from w_pll_50m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.602ns  (25.9% logic, 74.1% route), 6 logic levels.

 Constraint Details:

      6.602ns physical path delay U8/u5/SLICE_6854 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.656ns

 Physical Path Details:

      Data path U8/u5/SLICE_6854 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C24D.CLK to     R28C24D.Q1 U8/u5/SLICE_6854 (from w_pll_50m)
ROUTE         4     0.934     R28C24D.Q1 to     R29C28D.D1 w_stop_window[12]
CTOF_DEL    ---     0.234     R29C28D.D1 to     R29C28D.F1 U4/SLICE_10081
ROUTE         1     0.801     R29C28D.F1 to     R29C27D.A1 U4/n210295
CTOF_DEL    ---     0.234     R29C27D.A1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.602   (25.9% logic, 74.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to U8/u5/SLICE_6854:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP U1/PLLInst_0
ROUTE       999     2.141  PLL_BL0.CLKOP to    R28C24D.CLK w_pll_50m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_BL0.CLKI to PLL_BL0.CLKOS2 U1/PLLInst_0
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_window_cnt_20309__i6  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.567ns  (24.7% logic, 75.3% route), 5 logic levels.

 Constraint Details:

      6.567ns physical path delay U4/SLICE_3030 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.691ns

 Physical Path Details:

      Data path U4/SLICE_3030 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R28C32D.CLK to     R28C32D.Q0 U4/SLICE_3030 (from w_pll_100m)
ROUTE         4     1.383     R28C32D.Q0 to     R29C28C.B1 U4/r_window_cnt[6]
CTOF_DEL    ---     0.234     R29C28C.B1 to     R29C28C.F1 U4/SLICE_10551
ROUTE         1     0.788     R29C28C.F1 to     R29C27B.A1 U4/n10
CTOOFX_DEL  ---     0.398     R29C27B.A1 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.567   (24.7% logic, 75.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3030:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R28C32D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.717ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U8/u5/r_tdc_window_i15  (from w_pll_50m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.541ns  (24.8% logic, 75.2% route), 5 logic levels.

 Constraint Details:

      6.541ns physical path delay U8/SLICE_6856 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.717ns

 Physical Path Details:

      Data path U8/SLICE_6856 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R33C23A.CLK to     R33C23A.Q0 U8/SLICE_6856 (from w_pll_50m)
ROUTE         4     1.357     R33C23A.Q0 to     R29C28C.C1 w_stop_window[15]
CTOF_DEL    ---     0.234     R29C28C.C1 to     R29C28C.F1 U4/SLICE_10551
ROUTE         1     0.788     R29C28C.F1 to     R29C27B.A1 U4/n10
CTOOFX_DEL  ---     0.398     R29C27B.A1 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.541   (24.8% logic, 75.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path i_clk_50m to U8/SLICE_6856:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP U1/PLLInst_0
ROUTE       999     2.141  PLL_BL0.CLKOP to    R33C23A.CLK w_pll_50m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

      Destination Clock Path i_clk_50m to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.152         E7.PAD to       E7.PADDI i_clk_50m
ROUTE         1     2.913       E7.PADDI to   PLL_BL0.CLKI i_clk_50m_c
CLKI2OS2_D  ---     0.000   PLL_BL0.CLKI to PLL_BL0.CLKOS2 U1/PLLInst_0
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    6.206   (18.6% logic, 81.4% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000  PLL_BL0.CLKFB to *_BL0.CLKINTFB U1/PLLInst_0
ROUTE         1     0.000 *_BL0.CLKINTFB to  PLL_BL0.CLKFB U1/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.727ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_window_cnt_20309__i3  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.531ns  (26.2% logic, 73.8% route), 6 logic levels.

 Constraint Details:

      6.531ns physical path delay U4/SLICE_3028 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.727ns

 Physical Path Details:

      Data path U4/SLICE_3028 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R29C31C.CLK to     R29C31C.Q1 U4/SLICE_3028 (from w_pll_100m)
ROUTE         4     0.863     R29C31C.Q1 to     R29C28D.C1 U4/r_window_cnt[3]
CTOF_DEL    ---     0.234     R29C28D.C1 to     R29C28D.F1 U4/SLICE_10081
ROUTE         1     0.801     R29C28D.F1 to     R29C27D.A1 U4/n210295
CTOF_DEL    ---     0.234     R29C27D.A1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.531   (26.2% logic, 73.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3028:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R29C31C.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.835ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_window_cnt_20309__i5  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               6.423ns  (26.6% logic, 73.4% route), 6 logic levels.

 Constraint Details:

      6.423ns physical path delay U4/SLICE_3029 to U4/SLICE_4894 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 3.835ns

 Physical Path Details:

      Data path U4/SLICE_3029 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519    R28C32B.CLK to     R28C32B.Q1 U4/SLICE_3029 (from w_pll_100m)
ROUTE         4     1.175     R28C32B.Q1 to     R29C27D.D0 U4/r_window_cnt[5]
CTOF_DEL    ---     0.234     R29C27D.D0 to     R29C27D.F0 U4/SLICE_9881
ROUTE         2     0.381     R29C27D.F0 to     R29C27D.D1 U4/n11_adj_18762
CTOF_DEL    ---     0.234     R29C27D.D1 to     R29C27D.F1 U4/SLICE_9881
ROUTE         1     0.384     R29C27D.F1 to     R29C27B.M0 U4/n210304
MTOF_DEL    ---     0.254     R29C27B.M0 to   R29C27B.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7808
ROUTE         1     1.181   R29C27B.OFX0 to     R29C31A.B0 U4/n14_adj_18765
CTOF_DEL    ---     0.234     R29C31A.B0 to     R29C31A.F0 U4/SLICE_11196
ROUTE         1     1.593     R29C31A.F0 to     R21C28D.B0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234     R21C28D.B0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    6.423   (26.6% logic, 73.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3029:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R28C32B.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.141 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:  149.321MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_clk_50m

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:    5.000ns is the minimum period for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |   50.000 MHz|   54.054 MHz|   4  
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|  149.321 MHz|   6  
                                        |             |             |
PERIOD PORT "i_clk_50m" 20.000000 ns    |             |             |
HIGH 10.000000 ns ;                     |    20.000 ns|     5.000 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP   Loads: 4476
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2   Loads: 15
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 257
   No transfer within this clock domain is found

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: U1/CLKFB_t   Source: U1/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4446485 paths, 4 nets, and 78618 connections (98.67% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Wed Jun 04 09:48:19 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o c25x_fpga_c25x_fpga.twr -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "w_pll_100m" 100.000000 MHz (0 errors)</A></LI>            376 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U2/FF_8  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U2/FF_40  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U2/SLICE_3071 to U5/U3/U3/U2/SLICE_3132 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U2/SLICE_3071 to U5/U3/U3/U2/SLICE_3132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R8C63D.CLK to      R8C63D.Q1 U5/U3/U3/U2/SLICE_3071 (from w_pll_50m)
ROUTE         1     0.126      R8C63D.Q1 to      R8C63B.M1 U5/U3/U3/U2/multiplier_or2_23 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U2/SLICE_3071:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R8C63D.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U2/SLICE_3132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R8C63B.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U1/FF_5  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U1/FF_37  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U1/SLICE_3059 to U5/U3/U3/U1/SLICE_3120 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U1/SLICE_3059 to U5/U3/U3/U1/SLICE_3120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R15C53B.CLK to     R15C53B.Q1 U5/U3/U3/U1/SLICE_3059 (from w_pll_50m)
ROUTE         1     0.126     R15C53B.Q1 to     R15C53C.M1 U5/U3/U3/U1/multiplier_or2_26 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R15C53B.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3120:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R15C53C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U1/FF_11  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U1/FF_43  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U1/SLICE_3056 to U5/U3/U3/U1/SLICE_3117 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U1/SLICE_3056 to U5/U3/U3/U1/SLICE_3117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R14C47C.CLK to     R14C47C.Q1 U5/U3/U3/U1/SLICE_3056 (from w_pll_50m)
ROUTE         1     0.126     R14C47C.Q1 to     R14C47B.M1 U5/U3/U3/U1/multiplier_or2_20 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3056:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R14C47C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R14C47B.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U3/u3/U4/FF_8  (from w_pll_50m +)
   Destination:    FF         Data in        U3/u3/U4/FF_24  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U3/u3/U4/SLICE_2915 to U3/u3/U4/SLICE_6497 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U3/u3/U4/SLICE_2915 to U3/u3/U4/SLICE_6497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R10C23B.CLK to     R10C23B.Q1 U3/u3/U4/SLICE_2915 (from w_pll_50m)
ROUTE         1     0.126     R10C23B.Q1 to     R10C23D.M1 U3/u3/U4/multiplier3_or2_7 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U3/u3/U4/SLICE_2915:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R10C23B.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U3/u3/U4/SLICE_6497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R10C23D.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U3/u3/U2/FF_14  (from w_pll_50m +)
   Destination:    FF         Data in        U3/u3/U2/FF_30  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U3/u3/U2/SLICE_2896 to U3/u3/U2/SLICE_6444 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U3/u3/U2/SLICE_2896 to U3/u3/U2/SLICE_6444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R8C21B.CLK to      R8C21B.Q1 U3/u3/U2/SLICE_2896 (from w_pll_50m)
ROUTE         1     0.126      R8C21B.Q1 to      R8C21C.M0 U3/u3/U2/multiplier3_or2_1 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U3/u3/U2/SLICE_2896:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R8C21B.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U3/u3/U2/SLICE_6444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R8C21C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U1/FF_15  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U1/FF_47  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U1/SLICE_3054 to U5/U3/U3/U1/SLICE_3115 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U1/SLICE_3054 to U5/U3/U3/U1/SLICE_3115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R15C59C.CLK to     R15C59C.Q1 U5/U3/U3/U1/SLICE_3054 (from w_pll_50m)
ROUTE         1     0.126     R15C59C.Q1 to     R15C59D.M1 U5/U3/U3/U1/multiplier_or2_16 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R15C59C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R15C59D.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U2/FF_6  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U2/FF_38  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U2/SLICE_3072 to U5/U3/U3/U2/SLICE_3133 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U2/SLICE_3072 to U5/U3/U3/U2/SLICE_3133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R7C63C.CLK to      R7C63C.Q1 U5/U3/U3/U2/SLICE_3072 (from w_pll_50m)
ROUTE         1     0.126      R7C63C.Q1 to      R7C63D.M1 U5/U3/U3/U2/multiplier_or2_25 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U2/SLICE_3072:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R7C63C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U2/SLICE_3133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R7C63D.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U3/u1/r_adc2_value_i0_i7  (from w_pll_50m +)
   Destination:    FF         Data in        U3/r_adc_hv_value__i8  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U3/u1/SLICE_3011 to U3/SLICE_6258 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U3/u1/SLICE_3011 to U3/SLICE_6258:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R4C19C.CLK to      R4C19C.Q1 U3/u1/SLICE_3011 (from w_pll_50m)
ROUTE         1     0.126      R4C19C.Q1 to      R4C19A.M1 U3/w_adc_hv_value[7] (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U3/u1/SLICE_3011:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R4C19C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U3/SLICE_6258:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R4C19A.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U2/FF_18  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U2/FF_50  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U2/SLICE_3066 to U5/U3/U3/U2/SLICE_3127 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U2/SLICE_3066 to U5/U3/U3/U2/SLICE_3127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R9C61D.CLK to      R9C61D.Q1 U5/U3/U3/U2/SLICE_3066 (from w_pll_50m)
ROUTE         1     0.126      R9C61D.Q1 to      R9C61A.M1 U5/U3/U3/U2/multiplier_or2_13 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U2/SLICE_3066:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R9C61D.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U2/SLICE_3127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to     R9C61A.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U3/U1/FF_9  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U3/U1/FF_41  (to w_pll_50m +)

   Delay:               0.287ns  (56.1% logic, 43.9% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay U5/U3/U3/U1/SLICE_3057 to U5/U3/U3/U1/SLICE_3118 meets
      0.117ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.170ns

 Physical Path Details:

      Data path U5/U3/U3/U1/SLICE_3057 to U5/U3/U3/U1/SLICE_3118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R19C49C.CLK to     R19C49C.Q1 U5/U3/U3/U1/SLICE_3057 (from w_pll_50m)
ROUTE         1     0.126     R19C49C.Q1 to     R19C49B.M1 U5/U3/U3/U1/multiplier_or2_22 (to w_pll_50m)
                  --------
                    0.287   (56.1% logic, 43.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3057:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R19C49C.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U5/U3/U3/U1/SLICE_3118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.633  PLL_BL0.CLKOP to    R19C49B.CLK w_pll_50m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            376 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_emit_cnt_20307__i0  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_emit_cnt_20307__i0  (to w_pll_100m +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay U4/SLICE_3018 to U4/SLICE_3018 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U4/SLICE_3018 to U4/SLICE_3018:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R30C32A.CLK to     R30C32A.Q0 U4/SLICE_3018 (from w_pll_100m)
ROUTE         4     0.056     R30C32A.Q0 to     R30C32A.D0 U4/n4
CTOF_DEL    ---     0.075     R30C32A.D0 to     R30C32A.F0 U4/SLICE_3018
ROUTE         1     0.000     R30C32A.F0 to    R30C32A.DI0 U4/n178244 (to w_pll_100m)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3018:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R30C32A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3018:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R30C32A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20305__i4  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20305__i4  (to w_pll_100m +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay U4/SLICE_3026 to U4/SLICE_3026 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U4/SLICE_3026 to U4/SLICE_3026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R22C26B.CLK to     R22C26B.Q0 U4/SLICE_3026 (from w_pll_100m)
ROUTE         3     0.056     R22C26B.Q0 to     R22C26B.D0 U4/r_rsti_cnt[4]
CTOF_DEL    ---     0.075     R22C26B.D0 to     R22C26B.F0 U4/SLICE_3026
ROUTE         1     0.000     R22C26B.F0 to    R22C26B.DI0 U4/n33 (to w_pll_100m)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R22C26B.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R22C26B.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_emit_cnt_20307__i3  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_emit_cnt_20307__i3  (to w_pll_100m +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay U4/SLICE_3020 to U4/SLICE_3020 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U4/SLICE_3020 to U4/SLICE_3020:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R31C32A.CLK to     R31C32A.Q0 U4/SLICE_3020 (from w_pll_100m)
ROUTE         3     0.056     R31C32A.Q0 to     R31C32A.D0 U4/r_emit_cnt[3]
CTOF_DEL    ---     0.075     R31C32A.D0 to     R31C32A.F0 U4/SLICE_3020
ROUTE         1     0.000     R31C32A.F0 to    R31C32A.DI0 U4/n28 (to w_pll_100m)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3020:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R31C32A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3020:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R31C32A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20305__i2  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20305__i2  (to w_pll_100m +)

   Delay:               0.294ns  (80.6% logic, 19.4% route), 2 logic levels.

 Constraint Details:

      0.294ns physical path delay U4/SLICE_3025 to U4/SLICE_3025 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path U4/SLICE_3025 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R21C28A.CLK to     R21C28A.Q0 U4/SLICE_3025 (from w_pll_100m)
ROUTE         5     0.057     R21C28A.Q0 to     R21C28A.D0 U4/r_rsti_cnt[2]
CTOF_DEL    ---     0.075     R21C28A.D0 to     R21C28A.F0 U4/SLICE_3025
ROUTE         1     0.000     R21C28A.F0 to    R21C28A.DI0 U4/n35 (to w_pll_100m)
                  --------
                    0.294   (80.6% logic, 19.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_disable_tdc_66  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               0.306ns  (77.5% logic, 22.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay U4/SLICE_4894 to U4/SLICE_4894 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.188ns

 Physical Path Details:

      Data path U4/SLICE_4894 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R21C28D.CLK to     R21C28D.Q0 U4/SLICE_4894 (from w_pll_100m)
ROUTE         2     0.069     R21C28D.Q0 to     R21C28D.C0 o_disable_tdc_c
CTOF_DEL    ---     0.075     R21C28D.C0 to     R21C28D.F0 U4/SLICE_4894
ROUTE         1     0.000     R21C28D.F0 to    R21C28D.DI0 U4/n48822 (to w_pll_100m)
                  --------
                    0.306   (77.5% logic, 22.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_4894:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28D.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20305__i0  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20305__i0  (to w_pll_100m +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay U4/SLICE_3024 to U4/SLICE_3024 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path U4/SLICE_3024 to U4/SLICE_3024:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R22C26C.CLK to     R22C26C.Q0 U4/SLICE_3024 (from w_pll_100m)
ROUTE         6     0.070     R22C26C.Q0 to     R22C26C.C0 U4/r_rsti_cnt[0]
CTOF_DEL    ---     0.075     R22C26C.C0 to     R22C26C.F0 U4/SLICE_3024
ROUTE         1     0.000     R22C26C.F0 to    R22C26C.DI0 U4/n178249 (to w_pll_100m)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3024:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R22C26C.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3024:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R22C26C.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20305__i1  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20305__i1  (to w_pll_100m +)

   Delay:               0.356ns  (66.3% logic, 33.7% route), 2 logic levels.

 Constraint Details:

      0.356ns physical path delay U4/SLICE_3024 to U4/SLICE_3024 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.238ns

 Physical Path Details:

      Data path U4/SLICE_3024 to U4/SLICE_3024:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R22C26C.CLK to     R22C26C.Q1 U4/SLICE_3024 (from w_pll_100m)
ROUTE         6     0.120     R22C26C.Q1 to     R22C26C.D1 U4/r_rsti_cnt[1]
CTOF_DEL    ---     0.075     R22C26C.D1 to     R22C26C.F1 U4/SLICE_3024
ROUTE         1     0.000     R22C26C.F1 to    R22C26C.DI1 U4/n36 (to w_pll_100m)
                  --------
                    0.356   (66.3% logic, 33.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3024:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R22C26C.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3024:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R22C26C.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20305__i3  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20305__i3  (to w_pll_100m +)

   Delay:               0.361ns  (65.4% logic, 34.6% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay U4/SLICE_3025 to U4/SLICE_3025 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.243ns

 Physical Path Details:

      Data path U4/SLICE_3025 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161    R21C28A.CLK to     R21C28A.Q1 U4/SLICE_3025 (from w_pll_100m)
ROUTE         4     0.125     R21C28A.Q1 to     R21C28A.D1 U4/r_rsti_cnt[3]
CTOF_DEL    ---     0.075     R21C28A.D1 to     R21C28A.F1 U4/SLICE_3025
ROUTE         1     0.000     R21C28A.F1 to    R21C28A.DI1 U4/n34 (to w_pll_100m)
                  --------
                    0.361   (65.4% logic, 34.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20305__i2  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20305__i3  (to w_pll_100m +)

   Delay:               0.375ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay U4/SLICE_3025 to U4/SLICE_3025 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.257ns

 Physical Path Details:

      Data path U4/SLICE_3025 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R21C28A.CLK to     R21C28A.Q0 U4/SLICE_3025 (from w_pll_100m)
ROUTE         5     0.138     R21C28A.Q0 to     R21C28A.C1 U4/r_rsti_cnt[2]
CTOF_DEL    ---     0.075     R21C28A.C1 to     R21C28A.F1 U4/SLICE_3025
ROUTE         1     0.000     R21C28A.F1 to    R21C28A.DI1 U4/n34 (to w_pll_100m)
                  --------
                    0.375   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R21C28A.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_laser_state__i5  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_laser_state__i1  (to w_pll_100m +)

   Delay:               0.384ns  (61.7% logic, 38.3% route), 2 logic levels.

 Constraint Details:

      0.384ns physical path delay U4/SLICE_3023 to U4/SLICE_3021 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.266ns

 Physical Path Details:

      Data path U4/SLICE_3023 to U4/SLICE_3021:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R29C32C.CLK to     R29C32C.Q0 U4/SLICE_3023 (from w_pll_100m)
ROUTE         9     0.147     R29C32C.Q0 to     R29C33C.C0 U4/r_laser_state[5]
CTOF_DEL    ---     0.075     R29C33C.C0 to     R29C33C.F0 U4/SLICE_3021
ROUTE         1     0.000     R29C33C.F0 to    R29C33C.DI0 U4/n12 (to w_pll_100m)
                  --------
                    0.384   (61.7% logic, 38.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1/PLLInst_0 to U4/SLICE_3023:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R29C32C.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1/PLLInst_0 to U4/SLICE_3021:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     0.633 PLL_BL0.CLKOS2 to    R29C33C.CLK w_pll_100m
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |     0.000 ns|     0.170 ns|   1  
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.175 ns|   2  
                                        |             |             |
PERIOD PORT "i_clk_50m" 20.000000 ns    |             |             |
HIGH 10.000000 ns ;                     |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP   Loads: 4476
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2   Loads: 15
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 257
   No transfer within this clock domain is found

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: U1/CLKFB_t   Source: U1/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4446485 paths, 4 nets, and 78618 connections (98.67% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
