{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1571105001295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1571105001296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 14 21:03:21 2019 " "Processing started: Mon Oct 14 21:03:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1571105001296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1571105001296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1571105001296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1571105001624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Practica2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1571105001828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1571105001885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1571105001886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1571105004847 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1571105004858 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1571105005954 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1571105005954 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1762 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1571105005958 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1764 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1571105005958 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1766 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1571105005958 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1768 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1571105005958 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1770 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1571105005958 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1571105005958 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1571105005959 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1571105005967 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 49 " "No exact pin location assignment(s) for 49 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "defaultProgram " "Pin defaultProgram not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { defaultProgram } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { defaultProgram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clearProgram " "Pin clearProgram not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { clearProgram } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { clearProgram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableOut\[0\] " "Pin enableOut\[0\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { enableOut[0] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 13 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { enableOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableOut\[1\] " "Pin enableOut\[1\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { enableOut[1] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 13 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { enableOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableOut\[2\] " "Pin enableOut\[2\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { enableOut[2] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 13 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { enableOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableOut\[3\] " "Pin enableOut\[3\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { enableOut[3] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 13 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { enableOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[0\] " "Pin outputData\[0\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[0] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[1\] " "Pin outputData\[1\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[1] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[2\] " "Pin outputData\[2\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[2] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[3\] " "Pin outputData\[3\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[3] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[4\] " "Pin outputData\[4\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[4] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[5\] " "Pin outputData\[5\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[5] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[6\] " "Pin outputData\[6\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[6] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[7\] " "Pin outputData\[7\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { outputData[7] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 14 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[0\] " "Pin ledOutput\[0\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[0] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[1\] " "Pin ledOutput\[1\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[1] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[2\] " "Pin ledOutput\[2\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[2] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[3\] " "Pin ledOutput\[3\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[3] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[4\] " "Pin ledOutput\[4\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[4] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[5\] " "Pin ledOutput\[5\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[5] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[6\] " "Pin ledOutput\[6\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[6] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[7\] " "Pin ledOutput\[7\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[7] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[8\] " "Pin ledOutput\[8\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[8] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[9\] " "Pin ledOutput\[9\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[9] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[10\] " "Pin ledOutput\[10\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[10] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[11\] " "Pin ledOutput\[11\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[11] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[12\] " "Pin ledOutput\[12\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[12] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[13\] " "Pin ledOutput\[13\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[13] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[14\] " "Pin ledOutput\[14\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[14] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOutput\[15\] " "Pin ledOutput\[15\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { ledOutput[15] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 15 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledOutput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program " "Pin program not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { program } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { program } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { reset } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Pin write not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { write } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[0\] " "Pin inputData\[0\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[0] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputAddress\[2\] " "Pin inputAddress\[2\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputAddress[2] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 10 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputAddress\[3\] " "Pin inputAddress\[3\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputAddress[3] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 10 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputAddress\[1\] " "Pin inputAddress\[1\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputAddress[1] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 10 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputAddress\[0\] " "Pin inputAddress\[0\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputAddress[0] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 10 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputAddress\[4\] " "Pin inputAddress\[4\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputAddress[4] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 10 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[1\] " "Pin inputData\[1\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[1] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[2\] " "Pin inputData\[2\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[2] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[3\] " "Pin inputData\[3\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[3] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[4\] " "Pin inputData\[4\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[4] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[5\] " "Pin inputData\[5\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[5] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[6\] " "Pin inputData\[6\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[6] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[7\] " "Pin inputData\[7\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[7] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[8\] " "Pin inputData\[8\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[8] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[9\] " "Pin inputData\[9\] not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputData[9] } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 11 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputClk " "Pin inputClk not assigned to an exact location on the device" {  } { { "d:/altera 12/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera 12/quartus/bin/pin_planner.ppl" { inputClk } } } { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1571105007798 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1571105007798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Practica2.sdc " "Synopsys Design Constraints File file not found: 'Practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1571105008887 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1571105008887 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1571105008899 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1571105008901 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1571105008901 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inputClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node inputClk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1571105008992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDivider:clock1\|sStop " "Destination node clockDivider:clock1\|sStop" {  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 19 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockDivider:clock1|sStop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1571105008992 ""}  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputClk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1756 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1571105008992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDivider:clock1\|outputClk  " "Automatically promoted node clockDivider:clock1\|outputClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1571105008992 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputMUX:oMux\|ledOutput\[14\]~13 " "Destination node outputMUX:oMux\|ledOutput\[14\]~13" {  } { { "outputMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/outputMUX.vhd" 15 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputMUX:oMux|ledOutput[14]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 841 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008992 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1571105008992 ""}  } { { "clock.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/clock.vhd" 14 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockDivider:clock1|outputClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1571105008992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fourDigitDisplay:fourDigDis\|fourDigitDriver:driver\|clk  " "Automatically promoted node fourDigitDisplay:fourDigDis\|fourDigitDriver:driver\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fourDigitDisplay:fourDigDis\|fourDigitDriver:driver\|clk~0 " "Destination node fourDigitDisplay:fourDigDis\|fourDigitDriver:driver\|clk~0" {  } { { "fourDigitDriver.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDriver.vhd" 19 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { fourDigitDisplay:fourDigDis|fourDigitDriver:driver|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1228 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1571105008993 ""}  } { { "fourDigitDriver.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/fourDigitDriver.vhd" 19 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { fourDigitDisplay:fourDigDis|fourDigitDriver:driver|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1571105008993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "outputMUX:oMux\|ledOutput\[12\]~11 " "Destination node outputMUX:oMux\|ledOutput\[12\]~11" {  } { { "outputMUX.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/outputMUX.vhd" 15 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputMUX:oMux|ledOutput[12]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 804 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit5\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit5\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit5|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 805 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit4\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit4\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 806 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit3\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit3\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit3|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 807 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit2\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit2\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit2|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 808 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit1\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit1\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit1|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 809 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit0\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit0\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit0|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 810 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit6\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit6\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit6|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 823 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit9\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit9\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit9|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 827 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tenBitDRegister:aReg\|oneBitDRegister:bit8\|Q~0 " "Destination node tenBitDRegister:aReg\|oneBitDRegister:bit8\|Q~0" {  } { { "oneBitDRegister.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/oneBitDRegister.vhd" 10 -1 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { tenBitDRegister:aReg|oneBitDRegister:bit8|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 828 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1571105008993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1571105008993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1571105008993 ""}  } { { "Practica2.vhd" "" { Text "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/Practica2.vhd" 12 0 0 } } { "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera 12/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 0 { 0 ""} 0 1739 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1571105008993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1571105009783 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1571105009785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1571105009785 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1571105009788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1571105009791 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1571105009793 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1571105009794 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1571105009795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1571105009857 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1571105009860 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1571105009860 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 2.5V 19 28 0 " "Number of I/O pins in group: 47 (unused VREF, 2.5V VCCIO, 19 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1571105009863 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1571105009863 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1571105009863 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1571105009864 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1571105009864 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1571105009864 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1571105009914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1571105015186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1571105015788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1571105015802 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1571105021521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1571105021521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1571105022709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1571105028131 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1571105028131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1571105032585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1571105032592 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1571105032592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1571105032964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1571105034737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1571105034855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1571105035814 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1571105036915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/output_files/Practica2.fit.smsg " "Generated suppressed messages file D:/Development/Github/Arquitectura-de-computadoras/tenBitCompFiles/sourceFiles/output_files/Practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1571105038818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "662 " "Peak virtual memory: 662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1571105039828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 14 21:03:59 2019 " "Processing ended: Mon Oct 14 21:03:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1571105039828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1571105039828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1571105039828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1571105039828 ""}
