<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW5AST-138B" package="FCPBGA676A" speed="2" partNumber="GW5AST-LV138FPG676AC2/I1"/>
    <FileList>
        <File path="/home/cyh/chiplab/IP/open-la500/addr_trans.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/alu.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/axi_bridge.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/btb.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/csr.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/dcache.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/div.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/exe_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/icache.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/id_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/if_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mem_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mul.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/mycpu_top.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/perf_counter.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/regfile.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/tlb_entry.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/tools.v" type="verilog"/>
        <File path="/home/cyh/chiplab/IP/open-la500/wb_stage.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/camera-hdmi/ddr3_memory_interface/ddr3_memory_interface.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x21/SP_256x21.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/SP_256x32/SP_256x32.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_pll/gowin_pll.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/gowin_sdpb/SRAM_SDPB.v" type="verilog"/>
        <File path="/home/cyh/chiplab/fpga/gowin/gowin_ip/xilinx2gowin.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/build/SoCFull.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/raminfr.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_defines.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_receiver.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_regs.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_rfifo.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_sync_flops.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_tfifo.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_top_apb.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/uart16550/rtl/uart_transmitter.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_clgen.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_defines.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_shift.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_top.v" type="verilog"/>
        <File path="/home/cyh/chiplab/soc/perip/spi/rtl/spi_top_apb.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="enable_dsrm" value="0"/>
        <Option type="global_freq" value="100.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/gwsynthesis/jcs.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="SoCFull"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
