

================================================================
== Vitis HLS Report for 'AlignStatic_Pipeline_4'
================================================================
* Date:           Thu Oct 26 16:51:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BasicKernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.474 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         2|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_n = alloca i32 1"   --->   Operation 5 'alloca' 'p_n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %p_n"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_n_1 = load i9 %p_n" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 8 'load' 'p_n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%icmp_ln212 = icmp_eq  i9 %p_n_1, i9 256" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 10 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%p_n_2 = add i9 %p_n_1, i9 1" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 11 'add' 'p_n_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %for.inc.i.split, void %_ZSt4swapIN3hls6vectorI8ap_fixedILi16ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EELm3EEELm256EENSt9enable_ifIXsr14__is_swappableIT_EE5valueEvE4typeERAT0__S8_SC_.exit.exitStub" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 12 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_n_cast = zext i9 %p_n_1" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 13 'zext' 'p_n_cast' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%init_row_score_addr = getelementptr i48 %init_row_score, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 14 'getelementptr' 'init_row_score_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%init_row_score_load = load i8 %init_row_score_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 15 'load' 'init_row_score_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%preserved_row_buffer_addr = getelementptr i16 %preserved_row_buffer, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 16 'getelementptr' 'preserved_row_buffer_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%preserved_row_buffer_load = load i8 %preserved_row_buffer_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 17 'load' 'preserved_row_buffer_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%preserved_row_buffer_3_addr = getelementptr i16 %preserved_row_buffer_3, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 18 'getelementptr' 'preserved_row_buffer_3_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%preserved_row_buffer_3_load = load i8 %preserved_row_buffer_3_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 19 'load' 'preserved_row_buffer_3_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%preserved_row_buffer_4_addr = getelementptr i16 %preserved_row_buffer_4, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 20 'getelementptr' 'preserved_row_buffer_4_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%preserved_row_buffer_4_load = load i8 %preserved_row_buffer_4_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 21 'load' 'preserved_row_buffer_4_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln212 = store i9 %p_n_2, i9 %p_n" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 22 'store' 'store_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln212 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%init_row_score_load = load i8 %init_row_score_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 24 'load' 'init_row_score_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i48 %init_row_score_load" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 25 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_row_score_load, i32 16, i32 31" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 26 'partselect' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_row_score_load, i32 32, i32 47" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 27 'partselect' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%preserved_row_buffer_load = load i8 %preserved_row_buffer_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 28 'load' 'preserved_row_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%preserved_row_buffer_3_load = load i8 %preserved_row_buffer_3_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 29 'load' 'preserved_row_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%preserved_row_buffer_4_load = load i8 %preserved_row_buffer_4_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 30 'load' 'preserved_row_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln194_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %preserved_row_buffer_4_load, i16 %preserved_row_buffer_3_load, i16 %preserved_row_buffer_load" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 31 'bitconcatenate' 'or_ln194_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln194 = store i48 %or_ln194_1, i8 %init_row_score_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 32 'store' 'store_ln194' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln195 = store i16 %trunc_ln193, i8 %preserved_row_buffer_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 33 'store' 'store_ln195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln195 = store i16 %trunc_ln193_1, i8 %preserved_row_buffer_3_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 34 'store' 'store_ln195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln195 = store i16 %trunc_ln193_2, i8 %preserved_row_buffer_4_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 35 'store' 'store_ln195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln212 = br void %for.inc.i" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 36 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('__n') [5]  (0.000 ns)
	'load' operation ('__n', /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590) on local variable '__n' [9]  (0.000 ns)
	'getelementptr' operation ('init_row_score_addr', /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590) [17]  (0.000 ns)
	'load' operation ('init_row_score_load', /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590) on array 'init_row_score' [18]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation ('preserved_row_buffer_load', /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590) on array 'preserved_row_buffer' [23]  (1.237 ns)
	'store' operation ('store_ln194', /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590) of variable 'or_ln194_1', /home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590 on array 'init_row_score' [29]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
