0.6
2018.2
Jun 14 2018
20:41:02
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/Controller_tb.v,1543647116,verilog,,,,Controller_tb,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/RegFile64x32_tb.v,1543651152,verilog,,,,RegFile64x32_tb,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v,1543646480,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/Controller_tb.v,,Controller,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v,1543648552,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/RegFile64x32_tb.v,,RegFile64x32,,,,,,,,
