<profile>

<section name = "Vitis HLS Report for 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1'" level="0">
<item name = "Date">Mon Feb  3 14:21:55 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">filter_dut</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.833 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 13, 13, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_419_1">12, 12, 4, 3, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 119, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln419_fu_108_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln419_fu_102_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 3, 6</column>
<column name="cmpvc_cfg_strms_0_blk_n">9, 2, 1, 2</column>
<column name="cmpvc_cfg_strms_1_blk_n">9, 2, 1, 2</column>
<column name="cmpvc_cfg_strms_2_blk_n">9, 2, 1, 2</column>
<column name="cmpvc_cfg_strms_3_blk_n">9, 2, 1, 2</column>
<column name="filter_cfg_strm_blk_n">9, 2, 1, 2</column>
<column name="i_fu_56">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cfg_l_reg_166">32, 0, 32, 0</column>
<column name="cfg_r_reg_171">32, 0, 32, 0</column>
<column name="i_fu_56">3, 0, 3, 0</column>
<column name="icmp_ln419_reg_158">1, 0, 1, 0</column>
<column name="trunc_ln419_reg_162">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, parse_filter_config&lt;4, 32&gt;_Pipeline_VITIS_LOOP_419_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, parse_filter_config&lt;4, 32&gt;_Pipeline_VITIS_LOOP_419_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, parse_filter_config&lt;4, 32&gt;_Pipeline_VITIS_LOOP_419_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, parse_filter_config&lt;4, 32&gt;_Pipeline_VITIS_LOOP_419_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, parse_filter_config&lt;4, 32&gt;_Pipeline_VITIS_LOOP_419_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, parse_filter_config&lt;4, 32&gt;_Pipeline_VITIS_LOOP_419_1, return value</column>
<column name="filter_cfg_strm_dout">in, 32, ap_fifo, filter_cfg_strm, pointer</column>
<column name="filter_cfg_strm_empty_n">in, 1, ap_fifo, filter_cfg_strm, pointer</column>
<column name="filter_cfg_strm_read">out, 1, ap_fifo, filter_cfg_strm, pointer</column>
<column name="cmpvc_cfg_strms_2_din">out, 72, ap_fifo, cmpvc_cfg_strms_2, pointer</column>
<column name="cmpvc_cfg_strms_2_num_data_valid">in, 3, ap_fifo, cmpvc_cfg_strms_2, pointer</column>
<column name="cmpvc_cfg_strms_2_fifo_cap">in, 3, ap_fifo, cmpvc_cfg_strms_2, pointer</column>
<column name="cmpvc_cfg_strms_2_full_n">in, 1, ap_fifo, cmpvc_cfg_strms_2, pointer</column>
<column name="cmpvc_cfg_strms_2_write">out, 1, ap_fifo, cmpvc_cfg_strms_2, pointer</column>
<column name="cmpvc_cfg_strms_1_din">out, 72, ap_fifo, cmpvc_cfg_strms_1, pointer</column>
<column name="cmpvc_cfg_strms_1_num_data_valid">in, 3, ap_fifo, cmpvc_cfg_strms_1, pointer</column>
<column name="cmpvc_cfg_strms_1_fifo_cap">in, 3, ap_fifo, cmpvc_cfg_strms_1, pointer</column>
<column name="cmpvc_cfg_strms_1_full_n">in, 1, ap_fifo, cmpvc_cfg_strms_1, pointer</column>
<column name="cmpvc_cfg_strms_1_write">out, 1, ap_fifo, cmpvc_cfg_strms_1, pointer</column>
<column name="cmpvc_cfg_strms_0_din">out, 72, ap_fifo, cmpvc_cfg_strms_0, pointer</column>
<column name="cmpvc_cfg_strms_0_num_data_valid">in, 3, ap_fifo, cmpvc_cfg_strms_0, pointer</column>
<column name="cmpvc_cfg_strms_0_fifo_cap">in, 3, ap_fifo, cmpvc_cfg_strms_0, pointer</column>
<column name="cmpvc_cfg_strms_0_full_n">in, 1, ap_fifo, cmpvc_cfg_strms_0, pointer</column>
<column name="cmpvc_cfg_strms_0_write">out, 1, ap_fifo, cmpvc_cfg_strms_0, pointer</column>
<column name="cmpvc_cfg_strms_3_din">out, 72, ap_fifo, cmpvc_cfg_strms_3, pointer</column>
<column name="cmpvc_cfg_strms_3_num_data_valid">in, 3, ap_fifo, cmpvc_cfg_strms_3, pointer</column>
<column name="cmpvc_cfg_strms_3_fifo_cap">in, 3, ap_fifo, cmpvc_cfg_strms_3, pointer</column>
<column name="cmpvc_cfg_strms_3_full_n">in, 1, ap_fifo, cmpvc_cfg_strms_3, pointer</column>
<column name="cmpvc_cfg_strms_3_write">out, 1, ap_fifo, cmpvc_cfg_strms_3, pointer</column>
</table>
</item>
</section>
</profile>
