[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1560       tick       5577509       1770399       1732324       5577509 
      2   1560       tick       8327702       2691997       2670369       8327702 
      3   1560       tick       8346645       2698510       2681315       8346645 
      4   1560       tick       8346493       2697730       2680091       8346493 
      5   1560       tick       8336196       2694784       2673122       8336196 
      6   1560       tick       8350586       2698817       2678171       8350586 
      7   1560       tick       8343819       2697054       2679215       8343819 
      8   1560       tick       8341230       2696625       2675037       8341230 
      9   1560       tick       8348274       2699292       2682495       8348274 
     10   1560       tick       8341750       2698072       2672791       8341750 
     11   1560       tick       8305977       2686889       2643258       8305977 
     12   1560       tick       8279434       2680433       2627644       8279434 
     13   1560       tick       8328342       2692652       2664638       8328342 
     14   1560       tick       8333348       2694545       2674225       8333348 
     15   1560       tick       8331753       2693680       2672856       8331753 
     16   1560       tick       8315032       2688916       2659108       8315032 
     17   1560       tick       8334283       2695274       2678513       8334283 
     18   1560       tick       8318093       2690489       2662746       8318093 
     19   1560       tick       8318946       2691139       2664192       8318946 
     20   1560       tick       8312093       2688635       2666191       8312093 
     21   1560       tick       8336265       2695226       2678345       8336265 
     22   1560       exit       6513405       2106671       2088059       6513405 
