Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan  2 16:01:04 2024
| Host         : hhy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    525         
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (597)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5168)
5. checking no_input_delay (3)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (597)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: counter_inst/clk_div_10ms/clk_10ms_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m1/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m2/Q_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_inst/m3/Q_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fsm/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fsm/state_reg[1]/Q (HIGH)

 There are 472 register/latch pins with no clock driven by root clock pin: graphics/clk_div_25mhz/clk_div_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: init/clk_2hz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: move/clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5168)
---------------------------------------------------
 There are 5168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.060        0.000                      0                  720        0.085        0.000                      0                  720        4.600        0.000                       0                   467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.060        0.000                      0                  720        0.085        0.000                      0                  720        4.600        0.000                       0                   467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[290]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.500ns (14.330%)  route 2.989ns (85.670%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.374     7.900    create_map/map_reg[169]_0
    SLICE_X43Y87         FDRE                                         r  create_map/map_reg[290]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.269    14.044    create_map/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  create_map/map_reg[290]/C
                         clock pessimism              0.255    14.299    
                         clock uncertainty           -0.035    14.264    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.304    13.960    create_map/map_reg[290]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[293]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.500ns (14.330%)  route 2.989ns (85.670%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.374     7.900    create_map/map_reg[169]_0
    SLICE_X43Y87         FDRE                                         r  create_map/map_reg[293]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.269    14.044    create_map/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  create_map/map_reg[293]/C
                         clock pessimism              0.255    14.299    
                         clock uncertainty           -0.035    14.264    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.304    13.960    create_map/map_reg[293]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[291]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.500ns (14.375%)  route 2.978ns (85.625%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.363     7.890    create_map/map_reg[169]_0
    SLICE_X41Y85         FDRE                                         r  create_map/map_reg[291]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.269    14.044    create_map/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  create_map/map_reg[291]/C
                         clock pessimism              0.255    14.299    
                         clock uncertainty           -0.035    14.264    
    SLICE_X41Y85         FDRE (Setup_fdre_C_R)       -0.304    13.960    create_map/map_reg[291]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[297]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.500ns (14.375%)  route 2.978ns (85.625%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.363     7.890    create_map/map_reg[169]_0
    SLICE_X41Y85         FDRE                                         r  create_map/map_reg[297]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.269    14.044    create_map/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  create_map/map_reg[297]/C
                         clock pessimism              0.255    14.299    
                         clock uncertainty           -0.035    14.264    
    SLICE_X41Y85         FDRE (Setup_fdre_C_R)       -0.304    13.960    create_map/map_reg[297]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.083ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[299]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.500ns (14.334%)  route 2.988ns (85.666%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.373     7.899    create_map/map_reg[169]_0
    SLICE_X42Y85         FDRE                                         r  create_map/map_reg[299]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.268    14.043    create_map/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  create_map/map_reg[299]/C
                         clock pessimism              0.255    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.281    13.982    create_map/map_reg[299]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  6.083    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[152]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.500ns (14.731%)  route 2.894ns (85.269%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.092     6.260    init/map_reg[265]
    SLICE_X58Y80         LUT2 (Prop_lut2_I1_O)        0.134     6.394 r  init/map[265]_i_1/O
                         net (fo=8, routed)           1.412     7.806    create_map/map_reg[265]_0
    SLICE_X58Y91         FDRE                                         r  create_map/map_reg[152]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.259    14.034    create_map/clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  create_map/map_reg[152]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X58Y91         FDRE (Setup_fdre_C_R)       -0.281    14.046    create_map/map_reg[152]
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[287]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.500ns (15.125%)  route 2.806ns (84.875%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 14.042 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.191     7.717    create_map/map_reg[169]_0
    SLICE_X43Y84         FDRE                                         r  create_map/map_reg[287]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.267    14.042    create_map/clk_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  create_map/map_reg[287]/C
                         clock pessimism              0.255    14.297    
                         clock uncertainty           -0.035    14.262    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.304    13.958    create_map/map_reg[287]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[289]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.500ns (15.125%)  route 2.806ns (84.875%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 14.042 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.191     7.717    create_map/map_reg[169]_0
    SLICE_X43Y84         FDRE                                         r  create_map/map_reg[289]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.267    14.042    create_map/clk_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  create_map/map_reg[289]/C
                         clock pessimism              0.255    14.297    
                         clock uncertainty           -0.035    14.262    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.304    13.958    create_map/map_reg[289]
  -------------------------------------------------------------------
                         required time                         13.958    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[327]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.366ns (11.129%)  route 2.923ns (88.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.044ns = ( 14.044 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.532     7.700    create_map/map_reg[273]_0
    SLICE_X44Y89         FDRE                                         r  create_map/map_reg[327]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.269    14.044    create_map/clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  create_map/map_reg[327]/C
                         clock pessimism              0.255    14.299    
                         clock uncertainty           -0.035    14.264    
    SLICE_X44Y89         FDRE (Setup_fdre_C_CE)      -0.269    13.995    create_map/map_reg[327]
  -------------------------------------------------------------------
                         required time                         13.995    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[277]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.500ns (15.560%)  route 2.713ns (84.440%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.396     4.411    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.236     4.647 f  fsm/state_reg[1]/Q
                         net (fo=36, routed)          0.390     5.038    fsm/state[1]
    SLICE_X64Y89         LUT2 (Prop_lut2_I1_O)        0.130     5.168 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.225     6.392    fsm/state_reg[0]_1
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.134     6.526 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.098     7.625    create_map/map_reg[169]_0
    SLICE_X47Y84         FDRE                                         r  create_map/map_reg[277]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.266    14.041    create_map/clk_IBUF_BUFG
    SLICE_X47Y84         FDRE                                         r  create_map/map_reg[277]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X47Y84         FDRE (Setup_fdre_C_R)       -0.304    13.957    create_map/map_reg[277]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  6.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.126%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.583     1.829    display_level_num/m7/M2/clk
    SLICE_X51Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.100     1.929 r  display_level_num/m7/M2/buffer_reg[45]/Q
                         net (fo=1, routed)           0.055     1.983    display_level_num/m7/M2/in10[44]
    SLICE_X50Y76         LUT4 (Prop_lut4_I1_O)        0.028     2.011 r  display_level_num/m7/M2/buffer[44]_i_1/O
                         net (fo=1, routed)           0.000     2.011    display_level_num/m7/M2/buffer[44]
    SLICE_X50Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.799     2.284    display_level_num/m7/M2/clk
    SLICE_X50Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[44]/C
                         clock pessimism             -0.444     1.840    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.087     1.927    display_level_num/m7/M2/buffer_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.540%)  route 0.053ns (26.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.582     1.828    display_level_num/m7/M2/clk
    SLICE_X50Y75         FDRE                                         r  display_level_num/m7/M2/buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDRE (Prop_fdre_C_Q)         0.118     1.946 r  display_level_num/m7/M2/buffer_reg[28]/Q
                         net (fo=1, routed)           0.053     1.998    display_level_num/m7/M2/in10[27]
    SLICE_X51Y75         LUT3 (Prop_lut3_I1_O)        0.028     2.026 r  display_level_num/m7/M2/buffer[27]_i_1/O
                         net (fo=1, routed)           0.000     2.026    display_level_num/m7/M2/buffer[27]
    SLICE_X51Y75         FDRE                                         r  display_level_num/m7/M2/buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.798     2.283    display_level_num/m7/M2/clk
    SLICE_X51Y75         FDRE                                         r  display_level_num/m7/M2/buffer_reg[27]/C
                         clock pessimism             -0.444     1.839    
    SLICE_X51Y75         FDRE (Hold_fdre_C_D)         0.061     1.900    display_level_num/m7/M2/buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/EN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.591     1.837    display_level_num/m7/M2/clk
    SLICE_X45Y78         FDRE                                         r  display_level_num/m7/M2/start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.100     1.937 r  display_level_num/m7/M2/start_reg[1]/Q
                         net (fo=4, routed)           0.098     2.034    display_level_num/m7/M2/start[1]
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.028     2.062 r  display_level_num/m7/M2/EN_i_2/O
                         net (fo=1, routed)           0.000     2.062    display_level_num/m7/M2/EN_i_2_n_0
    SLICE_X44Y78         FDCE                                         r  display_level_num/m7/M2/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.808     2.293    display_level_num/m7/M2/clk
    SLICE_X44Y78         FDCE                                         r  display_level_num/m7/M2/EN_reg/C
                         clock pessimism             -0.445     1.848    
    SLICE_X44Y78         FDCE (Hold_fdce_C_D)         0.087     1.935    display_level_num/m7/M2/EN_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ps2/temp_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.377%)  route 0.111ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.602     1.848    ps2/clk
    SLICE_X41Y92         FDCE                                         r  ps2/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.100     1.948 r  ps2/temp_data_reg[6]/Q
                         net (fo=2, routed)           0.111     2.059    ps2/temp_data[6]
    SLICE_X43Y93         FDCE                                         r  ps2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.821     2.306    ps2/clk
    SLICE_X43Y93         FDCE                                         r  ps2/data_reg[6]/C
                         clock pessimism             -0.427     1.879    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.047     1.926    ps2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.829%)  route 0.060ns (29.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.601     1.847    ps2/clk
    SLICE_X44Y93         FDCE                                         r  ps2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDCE (Prop_fdce_C_Q)         0.118     1.965 r  ps2/data_reg[7]/Q
                         net (fo=5, routed)           0.060     2.025    ps2/data_reg_n_0_[7]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.028     2.053 r  ps2/down_i_1/O
                         net (fo=1, routed)           0.000     2.053    ps2/down_i_1_n_0
    SLICE_X45Y93         FDRE                                         r  ps2/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.820     2.305    ps2/clk
    SLICE_X45Y93         FDRE                                         r  ps2/down_reg/C
                         clock pessimism             -0.447     1.858    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.060     1.918    ps2/down_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.129%)  route 0.127ns (49.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.585     1.831    display_level_num/m7/M2/clk
    SLICE_X49Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.100     1.931 r  display_level_num/m7/M2/buffer_reg[32]/Q
                         net (fo=1, routed)           0.127     2.058    display_level_num/m7/M2/in10[31]
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.028     2.086 r  display_level_num/m7/M2/buffer[31]_i_1/O
                         net (fo=1, routed)           0.000     2.086    display_level_num/m7/M2/buffer[31]
    SLICE_X50Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.799     2.284    display_level_num/m7/M2/clk
    SLICE_X50Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[31]/C
                         clock pessimism             -0.427     1.857    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.087     1.944    display_level_num/m7/M2/buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.452%)  route 0.087ns (40.548%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.588     1.834    display_level_num/m7/M2/clk
    SLICE_X49Y79         FDRE                                         r  display_level_num/m7/M2/buffer_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.100     1.934 r  display_level_num/m7/M2/buffer_reg[37]/Q
                         net (fo=1, routed)           0.087     2.021    display_level_num/m7/M2/in10[36]
    SLICE_X48Y79         LUT4 (Prop_lut4_I1_O)        0.028     2.049 r  display_level_num/m7/M2/buffer[36]_i_1/O
                         net (fo=1, routed)           0.000     2.049    display_level_num/m7/M2/buffer[36]
    SLICE_X48Y79         FDRE                                         r  display_level_num/m7/M2/buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.805     2.290    display_level_num/m7/M2/clk
    SLICE_X48Y79         FDRE                                         r  display_level_num/m7/M2/buffer_reg[36]/C
                         clock pessimism             -0.445     1.845    
    SLICE_X48Y79         FDRE (Hold_fdre_C_D)         0.060     1.905    display_level_num/m7/M2/buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ps2/temp_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.602     1.848    ps2/clk
    SLICE_X43Y94         FDCE                                         r  ps2/temp_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDCE (Prop_fdce_C_Q)         0.100     1.948 r  ps2/temp_data_reg[3]/Q
                         net (fo=2, routed)           0.101     2.049    ps2/temp_data[3]
    SLICE_X43Y93         FDCE                                         r  ps2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.821     2.306    ps2/clk
    SLICE_X43Y93         FDCE                                         r  ps2/data_reg[3]/C
                         clock pessimism             -0.444     1.862    
    SLICE_X43Y93         FDCE (Hold_fdce_C_D)         0.041     1.903    ps2/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.209%)  route 0.092ns (41.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.583     1.829    display_level_num/m7/M2/clk
    SLICE_X52Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.100     1.929 r  display_level_num/m7/M2/buffer_reg[47]/Q
                         net (fo=1, routed)           0.092     2.021    display_level_num/m7/M2/in10[46]
    SLICE_X51Y76         LUT4 (Prop_lut4_I1_O)        0.028     2.049 r  display_level_num/m7/M2/buffer[46]_i_1/O
                         net (fo=1, routed)           0.000     2.049    display_level_num/m7/M2/buffer[46]
    SLICE_X51Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.799     2.284    display_level_num/m7/M2/clk
    SLICE_X51Y76         FDRE                                         r  display_level_num/m7/M2/buffer_reg[46]/C
                         clock pessimism             -0.444     1.840    
    SLICE_X51Y76         FDRE (Hold_fdre_C_D)         0.061     1.901    display_level_num/m7/M2/buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.253%)  route 0.096ns (42.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.582     1.828    display_level_num/m7/M2/clk
    SLICE_X51Y75         FDRE                                         r  display_level_num/m7/M2/buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.100     1.928 r  display_level_num/m7/M2/buffer_reg[17]/Q
                         net (fo=1, routed)           0.096     2.023    display_level_num/m7/M2/in10[16]
    SLICE_X52Y75         LUT3 (Prop_lut3_I1_O)        0.028     2.051 r  display_level_num/m7/M2/buffer[16]_i_1/O
                         net (fo=1, routed)           0.000     2.051    display_level_num/m7/M2/buffer[16]
    SLICE_X52Y75         FDRE                                         r  display_level_num/m7/M2/buffer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.798     2.283    display_level_num/m7/M2/clk
    SLICE_X52Y75         FDRE                                         r  display_level_num/m7/M2/buffer_reg[16]/C
                         clock pessimism             -0.444     1.839    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.060     1.899    display_level_num/m7/M2/buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X59Y88   create_map/map_reg[195]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X50Y88   create_map/map_reg[219]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X53Y89   create_map/map_reg[226]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X52Y87   create_map/map_reg[231]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X51Y84   create_map/map_reg[239]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X55Y84   create_map/map_reg[243]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X51Y84   create_map/map_reg[248]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X52Y85   create_map/map_reg[249]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X53Y86   create_map/map_reg[251]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X59Y88   create_map/map_reg[195]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X59Y88   create_map/map_reg[195]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y88   create_map/map_reg[219]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y88   create_map/map_reg[219]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y89   create_map/map_reg[226]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X53Y89   create_map/map_reg[226]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y87   create_map/map_reg[231]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y87   create_map/map_reg[231]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X51Y84   create_map/map_reg[239]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X51Y84   create_map/map_reg[239]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y87   counter_inst/clk_div_10ms/clk_10ms_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y87   counter_inst/clk_div_10ms/clk_10ms_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y90   counter_inst/clk_div_10ms/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5177 Endpoints
Min Delay          5177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.365ns  (logic 2.860ns (14.044%)  route 17.505ns (85.956%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[0]
                         net (fo=315, routed)        17.505    20.365    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y46         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.335ns  (logic 2.903ns (14.276%)  route 17.432ns (85.724%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[16]
                         net (fo=285, routed)        16.426    19.286    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y93          LUT6 (Prop_lut6_I1_O)        0.043    19.329 r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__32/O
                         net (fo=1, routed)           1.006    20.335    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/ena_array[59]
    RAMB36_X0Y24         RAMB36E1                                     r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.226ns  (logic 2.860ns (14.141%)  route 17.366ns (85.859%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[0]
                         net (fo=315, routed)        17.366    20.226    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y47         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.178ns  (logic 2.909ns (14.416%)  route 17.269ns (85.584%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     2.860 f  graphics/draw/background_inst/addra0/P[18]
                         net (fo=285, routed)        12.271    15.131    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[18]
    SLICE_X96Y84         LUT3 (Prop_lut3_I0_O)        0.049    15.180 r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=4, routed)           4.999    20.178    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ENA
    RAMB36_X5Y49         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.108ns  (logic 2.903ns (14.437%)  route 17.205ns (85.563%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.860     2.860 f  graphics/draw/background_inst/addra0/P[16]
                         net (fo=285, routed)        17.000    19.860    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/addra[16]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.043    19.903 r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22/O
                         net (fo=1, routed)           0.205    20.108    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/ena_array[75]
    RAMB36_X0Y15         RAMB36E1                                     r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.100ns  (logic 2.860ns (14.229%)  route 17.240ns (85.771%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[0]
                         net (fo=315, routed)        17.240    20.100    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y45         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.961ns  (logic 2.860ns (14.328%)  route 17.101ns (85.672%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[0]
                         net (fo=315, routed)        17.101    19.961    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y46         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.835ns  (logic 2.860ns (14.419%)  route 16.975ns (85.581%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[0]
                         net (fo=315, routed)        16.975    19.835    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y44         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.736ns  (logic 2.903ns (14.710%)  route 16.833ns (85.290%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[16]
                         net (fo=285, routed)        16.430    19.290    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.043    19.333 r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=1, routed)           0.402    19.736    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/ena_array[29]
    RAMB36_X0Y19         RAMB36E1                                     r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/addra0/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.696ns  (logic 2.860ns (14.521%)  route 16.836ns (85.479%))
  Logic Levels:           1  (DSP48E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1                      0.000     0.000 r  graphics/draw/background_inst/addra0/CLK
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      2.860     2.860 r  graphics/draw/background_inst/addra0/P[0]
                         net (fo=315, routed)        16.836    19.696    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y45         RAMB36E1                                     r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE                         0.000     0.000 r  graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.096     0.214    graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X78Y112        FDRE                                         r  graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE                         0.000     0.000 r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.096     0.214    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X42Y148        FDRE                                         r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE                         0.000     0.000 r  graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.107     0.225    graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X78Y112        FDRE                                         r  graphics/draw/background_inst/background_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y148        FDRE                         0.000     0.000 r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X42Y148        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.107     0.225    graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y148        FDRE                                         r  graphics/draw/set_inst/set_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/vga_ctrl/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics/vga_ctrl/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.128ns (56.224%)  route 0.100ns (43.776%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE                         0.000     0.000 r  graphics/vga_ctrl/h_count_reg[0]/C
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  graphics/vga_ctrl/h_count_reg[0]/Q
                         net (fo=10, routed)          0.100     0.200    graphics/vga_ctrl/h_count_reg[0]
    SLICE_X64Y70         LUT6 (Prop_lut6_I3_O)        0.028     0.228 r  graphics/vga_ctrl/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.228    graphics/vga_ctrl/h_count[5]_i_1_n_0
    SLICE_X64Y70         FDRE                                         r  graphics/vga_ctrl/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/m4/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_inst/m4/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.157ns (67.692%)  route 0.075ns (32.308%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDPE                         0.000     0.000 r  counter_inst/m4/Q_reg_reg[0]/C
    SLICE_X41Y86         FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  counter_inst/m4/Q_reg_reg[0]/Q
                         net (fo=6, routed)           0.075     0.166    counter_inst/m4/Q_reg_reg[0]_0
    SLICE_X41Y86         LUT5 (Prop_lut5_I3_O)        0.066     0.232 r  counter_inst/m4/Q_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.232    counter_inst/m4/Q_reg[2]_i_1__2_n_0
    SLICE_X41Y86         FDCE                                         r  counter_inst/m4/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/m4/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            counter_inst/m4/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.157ns (67.401%)  route 0.076ns (32.599%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDPE                         0.000     0.000 r  counter_inst/m4/Q_reg_reg[0]/C
    SLICE_X41Y86         FDPE (Prop_fdpe_C_Q)         0.091     0.091 r  counter_inst/m4/Q_reg_reg[0]/Q
                         net (fo=6, routed)           0.076     0.167    init/Q_reg_reg[1]_0[0]
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.066     0.233 r  init/Q_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.233    counter_inst/m4/p_0_in__0[1]
    SLICE_X41Y86         FDCE                                         r  counter_inst/m4/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/m4/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_inst/m4/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.874%)  route 0.105ns (45.126%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE                         0.000     0.000 r  counter_inst/m4/Q_reg_reg[1]/C
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  counter_inst/m4/Q_reg_reg[1]/Q
                         net (fo=5, routed)           0.105     0.205    counter_inst/m4/Q_reg_reg[1]_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I3_O)        0.028     0.233 r  counter_inst/m4/Q_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.233    counter_inst/m4/Q_reg[3]_i_1__2_n_0
    SLICE_X40Y86         FDPE                                         r  counter_inst/m4/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/num_reg[2]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            init/num_reg[4]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.784%)  route 0.110ns (46.216%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE                         0.000     0.000 r  init/num_reg[2]_rep/C
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  init/num_reg[2]_rep/Q
                         net (fo=103, routed)         0.110     0.210    init/num_reg[3]_rep__1_0[1]
    SLICE_X51Y91         LUT5 (Prop_lut5_I1_O)        0.028     0.238 r  init/num[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.238    init/num[4]_rep__1_i_1_n_0
    SLICE_X51Y91         FDCE                                         r  init/num_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.118ns (49.375%)  route 0.121ns (50.625%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE                         0.000     0.000 r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=79, routed)          0.121     0.239    graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X46Y65         FDRE                                         r  graphics/draw/win_inst/win_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 3.628ns (42.219%)  route 4.965ns (57.781%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.971     5.640    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.043     5.683 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.928     6.611    counter_inst/display_inst/nolabel_line36/HEX[3]
    SLICE_X20Y86         LUT4 (Prop_lut4_I0_O)        0.043     6.654 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.066     9.720    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    13.003 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.003    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 3.705ns (43.694%)  route 4.774ns (56.306%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.793     5.462    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.505 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878     6.382    counter_inst/display_inst/nolabel_line36/HEX[2]
    SLICE_X20Y86         LUT4 (Prop_lut4_I2_O)        0.051     6.433 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.104     9.537    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.352    12.889 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.889    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 3.624ns (43.034%)  route 4.797ns (56.966%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.971     5.640    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.043     5.683 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.920     6.603    counter_inst/display_inst/nolabel_line36/HEX[3]
    SLICE_X20Y86         LUT4 (Prop_lut4_I1_O)        0.043     6.646 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.906     9.553    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.279    12.832 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.832    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 3.633ns (43.155%)  route 4.786ns (56.845%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.793     5.462    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.505 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.880     6.384    counter_inst/display_inst/nolabel_line36/HEX[2]
    SLICE_X20Y86         LUT4 (Prop_lut4_I0_O)        0.043     6.427 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.114     9.541    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    12.829 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.829    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.385ns  (logic 3.722ns (44.397%)  route 4.662ns (55.603%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.793     5.462    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.505 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.880     6.384    counter_inst/display_inst/nolabel_line36/HEX[2]
    SLICE_X20Y86         LUT4 (Prop_lut4_I1_O)        0.047     6.431 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.990     9.421    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.373    12.795 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.795    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 3.600ns (43.116%)  route 4.750ns (56.884%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.793     5.462    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y86         LUT6 (Prop_lut6_I3_O)        0.043     5.505 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878     6.382    counter_inst/display_inst/nolabel_line36/HEX[2]
    SLICE_X20Y86         LUT4 (Prop_lut4_I2_O)        0.043     6.425 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.080     9.505    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.255    12.760 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.760    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 3.702ns (44.438%)  route 4.628ns (55.562%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          0.971     5.640    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.043     5.683 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.920     6.603    counter_inst/display_inst/nolabel_line36/HEX[3]
    SLICE_X20Y86         LUT4 (Prop_lut4_I0_O)        0.046     6.649 r  counter_inst/display_inst/nolabel_line36/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.738     9.387    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.354    12.741 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.741    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 3.683ns (48.156%)  route 3.965ns (51.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          1.097     5.766    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.054     5.820 r  counter_inst/display_inst/nolabel_line36/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.868     8.688    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.370    12.058 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.058    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.588ns  (logic 3.669ns (48.358%)  route 3.918ns (51.642%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          1.102     5.771    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X26Y66         LUT2 (Prop_lut2_I1_O)        0.049     5.820 r  counter_inst/display_inst/nolabel_line36/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.817     8.637    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.361    11.998 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.998    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 3.564ns (47.901%)  route 3.876ns (52.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.395     4.410    counter_inst/display_inst/nolabel_line36/clk_IBUF_BUFG
    SLICE_X40Y80         FDRE                                         r  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  counter_inst/display_inst/nolabel_line36/div_res_reg[18]/Q
                         net (fo=10, routed)          1.097     5.766    counter_inst/display_inst/nolabel_line36/div_res[18]
    SLICE_X26Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.809 r  counter_inst/display_inst/nolabel_line36/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.779     8.588    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.262    11.850 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.850    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/level_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.128ns (34.936%)  route 0.238ns (65.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.600     1.846    ps2/clk
    SLICE_X45Y92         FDRE                                         r  ps2/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  ps2/left_reg/Q
                         net (fo=14, routed)          0.238     2.184    init/left
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.028     2.212 r  init/level[2]_i_1/O
                         net (fo=1, routed)           0.000     2.212    init/level[2]_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  init/level_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/level_reg[2]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.128ns (34.590%)  route 0.242ns (65.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.600     1.846    ps2/clk
    SLICE_X45Y92         FDRE                                         r  ps2/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  ps2/left_reg/Q
                         net (fo=14, routed)          0.242     2.188    init/left
    SLICE_X48Y92         LUT5 (Prop_lut5_I2_O)        0.028     2.216 r  init/level[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     2.216    init/level[2]_rep__1_i_1_n_0
    SLICE_X48Y92         FDCE                                         r  init/level_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/level_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.128ns (30.680%)  route 0.289ns (69.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.600     1.846    ps2/clk
    SLICE_X45Y92         FDRE                                         r  ps2/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  ps2/left_reg/Q
                         net (fo=14, routed)          0.289     2.235    init/left
    SLICE_X48Y91         LUT5 (Prop_lut5_I1_O)        0.028     2.263 r  init/level[1]_i_1/O
                         net (fo=1, routed)           0.000     2.263    init/level[1]_i_1_n_0
    SLICE_X48Y91         FDCE                                         r  init/level_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/num_reg[4]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.128ns (29.786%)  route 0.302ns (70.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.600     1.846    ps2/clk
    SLICE_X45Y92         FDRE                                         r  ps2/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  ps2/up_reg/Q
                         net (fo=19, routed)          0.302     2.248    init/up
    SLICE_X53Y91         LUT5 (Prop_lut5_I2_O)        0.028     2.276 r  init/num[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.276    init/num[4]_rep__0_i_1_n_0
    SLICE_X53Y91         FDCE                                         r  init/num_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/x_index_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.146ns (30.191%)  route 0.338ns (69.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.596     1.842    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.118     1.960 r  fsm/state_reg[0]/Q
                         net (fo=36, routed)          0.143     2.103    fsm/state[0]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.028     2.131 r  fsm/x_index[4]_i_1/O
                         net (fo=5, routed)           0.195     2.325    move/E[0]
    SLICE_X66Y88         FDPE                                         r  move/x_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/x_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.146ns (30.191%)  route 0.338ns (69.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.596     1.842    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.118     1.960 r  fsm/state_reg[0]/Q
                         net (fo=36, routed)          0.143     2.103    fsm/state[0]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.028     2.131 r  fsm/x_index[4]_i_1/O
                         net (fo=5, routed)           0.195     2.325    move/E[0]
    SLICE_X66Y88         FDCE                                         r  move/x_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/x_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.146ns (30.191%)  route 0.338ns (69.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.596     1.842    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.118     1.960 r  fsm/state_reg[0]/Q
                         net (fo=36, routed)          0.143     2.103    fsm/state[0]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.028     2.131 r  fsm/x_index[4]_i_1/O
                         net (fo=5, routed)           0.195     2.325    move/E[0]
    SLICE_X66Y88         FDCE                                         r  move/x_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/x_index_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.146ns (30.191%)  route 0.338ns (69.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.596     1.842    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.118     1.960 r  fsm/state_reg[0]/Q
                         net (fo=36, routed)          0.143     2.103    fsm/state[0]
    SLICE_X63Y89         LUT6 (Prop_lut6_I1_O)        0.028     2.131 r  fsm/x_index[4]_i_1/O
                         net (fo=5, routed)           0.195     2.325    move/E[0]
    SLICE_X66Y88         FDCE                                         r  move/x_index_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move/arrived_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.146ns (30.094%)  route 0.339ns (69.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.596     1.842    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.118     1.960 r  fsm/state_reg[0]/Q
                         net (fo=36, routed)          0.204     2.163    fsm/state[0]
    SLICE_X64Y89         LUT5 (Prop_lut5_I1_O)        0.028     2.191 r  fsm/arrived_i_1/O
                         net (fo=1, routed)           0.135     2.327    move/arrived_reg_0
    SLICE_X63Y89         FDCE                                         r  move/arrived_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/num_reg[4]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.128ns (26.554%)  route 0.354ns (73.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.600     1.846    ps2/clk
    SLICE_X45Y92         FDRE                                         r  ps2/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.100     1.946 r  ps2/up_reg/Q
                         net (fo=19, routed)          0.354     2.300    init/up
    SLICE_X51Y91         LUT5 (Prop_lut5_I2_O)        0.028     2.328 r  init/num[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     2.328    init/num[4]_rep__1_i_1_n_0
    SLICE_X51Y91         FDCE                                         r  init/num_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           491 Endpoints
Min Delay           491 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            graphics/clk_div_25mhz/clk_div_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 0.770ns (14.510%)  route 4.537ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.537     5.307    graphics/clk_div_25mhz/rst_sys_IBUF
    SLICE_X56Y145        FDCE                                         f  graphics/clk_div_25mhz/clk_div_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.091     3.866    graphics/clk_div_25mhz/clk
    SLICE_X56Y145        FDCE                                         r  graphics/clk_div_25mhz/clk_div_reg/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            graphics/clk_div_25mhz/cnt_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 0.770ns (14.510%)  route 4.537ns (85.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.537     5.307    graphics/clk_div_25mhz/rst_sys_IBUF
    SLICE_X56Y145        FDCE                                         f  graphics/clk_div_25mhz/cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.091     3.866    graphics/clk_div_25mhz/clk
    SLICE_X56Y145        FDCE                                         r  graphics/clk_div_25mhz/cnt_reg/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/temp_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 0.770ns (14.618%)  route 4.498ns (85.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.498     5.268    ps2/rst_sys_IBUF
    SLICE_X41Y95         FDCE                                         f  ps2/temp_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.274     4.049    ps2/clk
    SLICE_X41Y95         FDCE                                         r  ps2/temp_data_reg[5]/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/num_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 0.770ns (14.858%)  route 4.413ns (85.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.413     5.183    ps2/rst_sys_IBUF
    SLICE_X40Y94         FDCE                                         f  ps2/num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.274     4.049    ps2/clk
    SLICE_X40Y94         FDCE                                         r  ps2/num_reg[0]/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/num_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 0.770ns (14.858%)  route 4.413ns (85.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.413     5.183    ps2/rst_sys_IBUF
    SLICE_X40Y94         FDCE                                         f  ps2/num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.274     4.049    ps2/clk
    SLICE_X40Y94         FDCE                                         r  ps2/num_reg[1]/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/num_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 0.770ns (14.858%)  route 4.413ns (85.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.413     5.183    ps2/rst_sys_IBUF
    SLICE_X40Y94         FDCE                                         f  ps2/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.274     4.049    ps2/clk
    SLICE_X40Y94         FDCE                                         r  ps2/num_reg[2]/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/num_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 0.770ns (14.858%)  route 4.413ns (85.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.413     5.183    ps2/rst_sys_IBUF
    SLICE_X40Y94         FDCE                                         f  ps2/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.274     4.049    ps2/clk
    SLICE_X40Y94         FDCE                                         r  ps2/num_reg[3]/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/temp_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.183ns  (logic 0.770ns (14.858%)  route 4.413ns (85.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.413     5.183    ps2/rst_sys_IBUF
    SLICE_X41Y94         FDCE                                         f  ps2/temp_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.274     4.049    ps2/clk
    SLICE_X41Y94         FDCE                                         r  ps2/temp_data_reg[1]/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/ps2_clk_falg0_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 0.770ns (15.001%)  route 4.364ns (84.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.364     5.134    ps2/rst_sys_IBUF
    SLICE_X36Y89         FDCE                                         f  ps2/ps2_clk_falg0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.272     4.047    ps2/clk
    SLICE_X36Y89         FDCE                                         r  ps2/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 rst_sys
                            (input port)
  Destination:            ps2/ps2_clk_falg1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 0.770ns (15.161%)  route 4.309ns (84.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  rst_sys (IN)
                         net (fo=0)                   0.000     0.000    rst_sys
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  rst_sys_IBUF_inst/O
                         net (fo=158, routed)         4.309     5.079    ps2/rst_sys_IBUF
    SLICE_X40Y90         FDCE                                         f  ps2/ps2_clk_falg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         1.272     4.047    ps2/clk
    SLICE_X40Y90         FDCE                                         r  ps2/ps2_clk_falg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 move/arrived_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.572%)  route 0.166ns (56.428%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE                         0.000     0.000 r  move/arrived_reg/C
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  move/arrived_reg/Q
                         net (fo=3, routed)           0.166     0.266    fsm/arrived
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.028     0.294 r  fsm/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    fsm/state[0]_i_1_n_0
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.814     2.299    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[0]/C

Slack:                    inf
  Source:                 init/num_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            create_map/map_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.175ns (58.976%)  route 0.122ns (41.024%))
  Logic Levels:           2  (FDPE=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDPE                         0.000     0.000 r  init/num_reg[1]/C
    SLICE_X63Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  init/num_reg[1]/Q
                         net (fo=40, routed)          0.122     0.222    init/Q[0]
    SLICE_X62Y89         MUXF7 (Prop_muxf7_S_O)       0.075     0.297 r  init/map_reg[139]_i_1/O
                         net (fo=1, routed)           0.000     0.297    create_map/map_reg[139]_0
    SLICE_X62Y89         FDRE                                         r  create_map/map_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.814     2.299    create_map/clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  create_map/map_reg[139]/C

Slack:                    inf
  Source:                 move/arrived_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fsm/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.132ns (44.330%)  route 0.166ns (55.670%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDCE                         0.000     0.000 r  move/arrived_reg/C
    SLICE_X63Y89         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  move/arrived_reg/Q
                         net (fo=3, routed)           0.166     0.266    fsm/arrived
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.032     0.298 r  fsm/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.298    fsm/state[1]_i_1_n_0
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.814     2.299    fsm/clk
    SLICE_X64Y89         FDCE                                         r  fsm/state_reg[1]/C

Slack:                    inf
  Source:                 init/num_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.171ns (53.950%)  route 0.146ns (46.050%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDCE                         0.000     0.000 r  init/num_reg[2]_rep__1/C
    SLICE_X67Y91         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  init/num_reg[2]_rep__1/Q
                         net (fo=102, routed)         0.146     0.246    init/num_reg[2]_rep__1_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I4_O)        0.028     0.274 r  init/map[137]_i_3/O
                         net (fo=1, routed)           0.000     0.274    init/map[137]_i_3_n_0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I1_O)      0.043     0.317 r  init/map_reg[137]_i_1/O
                         net (fo=1, routed)           0.000     0.317    create_map/map_reg[137]_0
    SLICE_X66Y91         FDRE                                         r  create_map/map_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.817     2.302    create_map/clk_IBUF_BUFG
    SLICE_X66Y91         FDRE                                         r  create_map/map_reg[137]/C

Slack:                    inf
  Source:                 init/level_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.821%)  route 0.187ns (56.179%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  init/level_reg[2]_rep__0/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.118     0.118 f  init/level_reg[2]_rep__0/Q
                         net (fo=92, routed)          0.187     0.305    init/level_reg[2]_rep__0_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I2_O)        0.028     0.333 r  init/map[166]_i_1/O
                         net (fo=2, routed)           0.000     0.333    create_map/map_reg[166]_0
    SLICE_X55Y92         FDRE                                         r  create_map/map_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.811     2.296    create_map/clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  create_map/map_reg[166]/C

Slack:                    inf
  Source:                 init/level_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[173]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.594%)  route 0.189ns (56.406%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  init/level_reg[2]_rep__0/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  init/level_reg[2]_rep__0/Q
                         net (fo=92, routed)          0.189     0.307    init/level_reg[2]_rep__0_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.028     0.335 r  init/map[173]_i_1/O
                         net (fo=1, routed)           0.000     0.335    create_map/map_reg[173]_0
    SLICE_X53Y90         FDRE                                         r  create_map/map_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.813     2.298    create_map/clk_IBUF_BUFG
    SLICE_X53Y90         FDRE                                         r  create_map/map_reg[173]/C

Slack:                    inf
  Source:                 init/num_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[335]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.743%)  route 0.211ns (62.257%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE                         0.000     0.000 r  init/num_reg[4]_rep__1/C
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  init/num_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.211     0.311    init/num_reg[4]_rep__1_n_0
    SLICE_X48Y89         LUT6 (Prop_lut6_I2_O)        0.028     0.339 r  init/map[335]_i_1/O
                         net (fo=1, routed)           0.000     0.339    create_map/map_reg[335]_0
    SLICE_X48Y89         FDRE                                         r  create_map/map_reg[335]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.814     2.299    create_map/clk_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  create_map/map_reg[335]/C

Slack:                    inf
  Source:                 init/level_reg[2]_rep__1/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[221]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.695%)  route 0.212ns (62.305%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE                         0.000     0.000 r  init/level_reg[2]_rep__1/C
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  init/level_reg[2]_rep__1/Q
                         net (fo=92, routed)          0.212     0.312    init/level_reg[2]_rep__1_n_0
    SLICE_X49Y88         LUT6 (Prop_lut6_I1_O)        0.028     0.340 r  init/map[221]_i_1/O
                         net (fo=1, routed)           0.000     0.340    create_map/map_reg[221]_0
    SLICE_X49Y88         FDRE                                         r  create_map/map_reg[221]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.814     2.299    create_map/clk_IBUF_BUFG
    SLICE_X49Y88         FDRE                                         r  create_map/map_reg[221]/C

Slack:                    inf
  Source:                 init/level_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.146ns (42.451%)  route 0.198ns (57.549%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  init/level_reg[2]_rep__0/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  init/level_reg[2]_rep__0/Q
                         net (fo=92, routed)          0.198     0.316    init/level_reg[2]_rep__0_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.028     0.344 r  init/map[171]_i_1/O
                         net (fo=1, routed)           0.000     0.344    create_map/map_reg[171]_0
    SLICE_X53Y89         FDRE                                         r  create_map/map_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.812     2.297    create_map/clk_IBUF_BUFG
    SLICE_X53Y89         FDRE                                         r  create_map/map_reg[171]/C

Slack:                    inf
  Source:                 init/level_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE)
  Destination:            create_map/map_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.146ns (42.417%)  route 0.198ns (57.583%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDCE                         0.000     0.000 r  init/level_reg[2]_rep__0/C
    SLICE_X50Y92         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  init/level_reg[2]_rep__0/Q
                         net (fo=92, routed)          0.198     0.316    init/level_reg[2]_rep__0_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I4_O)        0.028     0.344 r  init/map[169]_i_1/O
                         net (fo=1, routed)           0.000     0.344    create_map/map_reg[169]_1
    SLICE_X54Y90         FDRE                                         r  create_map/map_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=466, routed)         0.811     2.296    create_map/clk_IBUF_BUFG
    SLICE_X54Y90         FDRE                                         r  create_map/map_reg[169]/C





