
*** Running vivado
    with args -log moltiplicatore_booth.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source moltiplicatore_booth.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source moltiplicatore_booth.tcl -notrace
Command: synth_design -top moltiplicatore_booth -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12312
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1277.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'moltiplicatore_booth' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/moltiplicatore_booth.vhd:35]
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ButtonDebouncer.vhd:25' bound to instance 'cleared_in' of component 'ButtonDebouncer' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/moltiplicatore_booth.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ButtonDebouncer.vhd:39]
INFO: [Synth 8-226] default block is never used [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ButtonDebouncer.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ButtonDebouncer.vhd:39]
INFO: [Synth 8-3491] module 'unita_controllo' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_controllo.vhd:24' bound to instance 'UC' of component 'unita_controllo' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/moltiplicatore_booth.vhd:104]
INFO: [Synth 8-638] synthesizing module 'unita_controllo' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_controllo.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'unita_controllo' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_controllo.vhd:40]
INFO: [Synth 8-3491] module 'contatore' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/contatore.vhd:25' bound to instance 'C' of component 'contatore' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/moltiplicatore_booth.vhd:118]
INFO: [Synth 8-638] synthesizing module 'contatore' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/contatore.vhd:34]
WARNING: [Synth 8-614] signal 'start_count' is read in the process but is not in the sensitivity list [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/contatore.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'contatore' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/contatore.vhd:34]
INFO: [Synth 8-3491] module 'unita_operativa' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_operativa.vhd:24' bound to instance 'UO' of component 'unita_operativa' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/moltiplicatore_booth.vhd:125]
INFO: [Synth 8-638] synthesizing module 'unita_operativa' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_operativa.vhd:40]
INFO: [Synth 8-3491] module 'shift_register' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/shift_register.vhd:24' bound to instance 'sr' of component 'shift_register' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_operativa.vhd:68]
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/shift_register.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/shift_register.vhd:40]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:24' bound to instance 'rca' of component 'ripple_carry_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_operativa.vhd:82]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'first' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:34]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/full_adder.vhd:24' bound to instance 'fa_1_7' of component 'full_adder' [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/ripple_carry_adder.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'unita_operativa' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/unita_operativa.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'moltiplicatore_booth' (0#1) [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/sources_1/new/moltiplicatore_booth.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1277.492 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1277.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/constrs_1/imports/ASDi/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/constrs_1/imports/ASDi/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.srcs/constrs_1/imports/ASDi/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/moltiplicatore_booth_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/moltiplicatore_booth_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1335.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'unita_controllo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
             caricamento |                              001 |                              001
               decisione |                              010 |                              010
             sottrazione |                              011 |                              011
               addizione |                              100 |                              100
             scorrimento |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'sequential' in module 'unita_controllo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |    14|
|6     |LUT4   |    10|
|7     |LUT5   |     9|
|8     |LUT6   |    13|
|9     |FDCE   |    24|
|10    |FDRE   |    38|
|11    |IBUF   |    19|
|12    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.027 ; gain = 57.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1335.027 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1335.027 ; gain = 57.535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 762c6b76
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1335.027 ; gain = 57.535
INFO: [Common 17-1381] The checkpoint 'D:/Documenti/universita/Magistrale/Primo_anno/Primo_semestre/Asdi/ASDi_Federico/Esame completo Nillo/Progetti Vivado/project_11/project_11.runs/synth_1/moltiplicatore_booth.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file moltiplicatore_booth_utilization_synth.rpt -pb moltiplicatore_booth_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 13:12:41 2022...
