{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 21:50:46 2015 " "Info: Processing started: Fri Jul 10 21:50:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO16 -c PROJETO16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO16 -c PROJETO16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROJETO16.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file PROJETO16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO16-PROJ16 " "Info: Found design unit 1: PROJETO16-PROJ16" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PROJETO12-PROJ12 " "Info: Found design unit 2: PROJETO12-PROJ12" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO16 " "Info: Found entity 1: PROJETO16" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 PROJETO12 " "Info: Found entity 2: PROJETO12" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJETO16 " "Info: Elaborating entity \"PROJETO16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "3 2 downto 0 QOUT PROJETO16.vhd(19) " "Error (10385): VHDL error at PROJETO16.vhd(19): index value 3 is outside the range (2 downto 0) of object \"QOUT\"" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 19 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"not\" PROJETO16.vhd(19) " "Error (10658): VHDL Operator error at PROJETO16.vhd(19): failed to evaluate call to operator \"\"not\"\"" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 19 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"and\" PROJETO16.vhd(19) " "Error (10658): VHDL Operator error at PROJETO16.vhd(19): failed to evaluate call to operator \"\"and\"\"" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 19 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "J PROJETO16.vhd(12) " "Error (10346): VHDL error at PROJETO16.vhd(12): formal port or parameter \"J\" must have actual or default value" {  } { { "PROJETO16.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/2015-1/VHDL - PROJETOS/PROJETO16/PROJETO16.vhd" 12 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Allocated 202 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 10 21:50:48 2015 " "Error: Processing ended: Fri Jul 10 21:50:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
