@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MF179 :|Found 34 by 34 bit equality operator ('==') chirp_count7 (in view: work.chirpGenerator(verilog))
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[21] (in view: work.topModule(verilog)) with 235 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[22] (in view: work.topModule(verilog)) with 214 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[20] (in view: work.topModule(verilog)) with 201 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[23] (in view: work.topModule(verilog)) with 173 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[19] (in view: work.topModule(verilog)) with 244 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[17] (in view: work.topModule(verilog)) with 206 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[18] (in view: work.topModule(verilog)) with 199 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[25] (in view: work.topModule(verilog)) with 163 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[16] (in view: work.topModule(verilog)) with 160 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[15] (in view: work.topModule(verilog)) with 96 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[14] (in view: work.topModule(verilog)) with 55 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc[24] (in view: work.topModule(verilog)) with 130 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc_fast[21] (in view: work.topModule(verilog)) with 42 loads 3 times to improve timing.
@N: FX271 :"c:\work\tinysdr_fpga_lora_tx\impl1\source\chirpgenerator.v":60:0:60:5|Replicating instance loraModulator_0.chirpGen0.acc_fast[22] (in view: work.topModule(verilog)) with 38 loads 3 times to improve timing.
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock clockDivider|clkOut_derived_clock is not used and is being removed
@N: FX1056 |Writing EDF file: C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
