multiline_comment|/*&n; * Communication Processor Module v2.&n; *&n; * This file contains structures and information for the communication&n; * processor channels found in the dual port RAM or parameter RAM.&n; * All CPM control and status is available through the CPM2 internal&n; * memory map.  See immap_cpm2.h for details.&n; */
macro_line|#ifdef __KERNEL__
macro_line|#ifndef __CPM2__
DECL|macro|__CPM2__
mdefine_line|#define __CPM2__
macro_line|#include &lt;asm/immap_cpm2.h&gt;
multiline_comment|/* CPM Command register.&n;*/
DECL|macro|CPM_CR_RST
mdefine_line|#define CPM_CR_RST&t;((uint)0x80000000)
DECL|macro|CPM_CR_PAGE
mdefine_line|#define CPM_CR_PAGE&t;((uint)0x7c000000)
DECL|macro|CPM_CR_SBLOCK
mdefine_line|#define CPM_CR_SBLOCK&t;((uint)0x03e00000)
DECL|macro|CPM_CR_FLG
mdefine_line|#define CPM_CR_FLG&t;((uint)0x00010000)
DECL|macro|CPM_CR_MCN
mdefine_line|#define CPM_CR_MCN&t;((uint)0x00003fc0)
DECL|macro|CPM_CR_OPCODE
mdefine_line|#define CPM_CR_OPCODE&t;((uint)0x0000000f)
multiline_comment|/* Device sub-block and page codes.&n;*/
DECL|macro|CPM_CR_SCC1_SBLOCK
mdefine_line|#define CPM_CR_SCC1_SBLOCK&t;(0x04)
DECL|macro|CPM_CR_SCC2_SBLOCK
mdefine_line|#define CPM_CR_SCC2_SBLOCK&t;(0x05)
DECL|macro|CPM_CR_SCC3_SBLOCK
mdefine_line|#define CPM_CR_SCC3_SBLOCK&t;(0x06)
DECL|macro|CPM_CR_SCC4_SBLOCK
mdefine_line|#define CPM_CR_SCC4_SBLOCK&t;(0x07)
DECL|macro|CPM_CR_SMC1_SBLOCK
mdefine_line|#define CPM_CR_SMC1_SBLOCK&t;(0x08)
DECL|macro|CPM_CR_SMC2_SBLOCK
mdefine_line|#define CPM_CR_SMC2_SBLOCK&t;(0x09)
DECL|macro|CPM_CR_SPI_SBLOCK
mdefine_line|#define CPM_CR_SPI_SBLOCK&t;(0x0a)
DECL|macro|CPM_CR_I2C_SBLOCK
mdefine_line|#define CPM_CR_I2C_SBLOCK&t;(0x0b)
DECL|macro|CPM_CR_TIMER_SBLOCK
mdefine_line|#define CPM_CR_TIMER_SBLOCK&t;(0x0f)
DECL|macro|CPM_CR_RAND_SBLOCK
mdefine_line|#define CPM_CR_RAND_SBLOCK&t;(0x0e)
DECL|macro|CPM_CR_FCC1_SBLOCK
mdefine_line|#define CPM_CR_FCC1_SBLOCK&t;(0x10)
DECL|macro|CPM_CR_FCC2_SBLOCK
mdefine_line|#define CPM_CR_FCC2_SBLOCK&t;(0x11)
DECL|macro|CPM_CR_FCC3_SBLOCK
mdefine_line|#define CPM_CR_FCC3_SBLOCK&t;(0x12)
DECL|macro|CPM_CR_IDMA1_SBLOCK
mdefine_line|#define CPM_CR_IDMA1_SBLOCK&t;(0x14)
DECL|macro|CPM_CR_IDMA2_SBLOCK
mdefine_line|#define CPM_CR_IDMA2_SBLOCK&t;(0x15)
DECL|macro|CPM_CR_IDMA3_SBLOCK
mdefine_line|#define CPM_CR_IDMA3_SBLOCK&t;(0x16)
DECL|macro|CPM_CR_IDMA4_SBLOCK
mdefine_line|#define CPM_CR_IDMA4_SBLOCK&t;(0x17)
DECL|macro|CPM_CR_MCC1_SBLOCK
mdefine_line|#define CPM_CR_MCC1_SBLOCK&t;(0x1c)
DECL|macro|CPM_CR_SCC1_PAGE
mdefine_line|#define CPM_CR_SCC1_PAGE&t;(0x00)
DECL|macro|CPM_CR_SCC2_PAGE
mdefine_line|#define CPM_CR_SCC2_PAGE&t;(0x01)
DECL|macro|CPM_CR_SCC3_PAGE
mdefine_line|#define CPM_CR_SCC3_PAGE&t;(0x02)
DECL|macro|CPM_CR_SCC4_PAGE
mdefine_line|#define CPM_CR_SCC4_PAGE&t;(0x03)
DECL|macro|CPM_CR_SMC1_PAGE
mdefine_line|#define CPM_CR_SMC1_PAGE&t;(0x07)
DECL|macro|CPM_CR_SMC2_PAGE
mdefine_line|#define CPM_CR_SMC2_PAGE&t;(0x08)
DECL|macro|CPM_CR_SPI_PAGE
mdefine_line|#define CPM_CR_SPI_PAGE&t;&t;(0x09)
DECL|macro|CPM_CR_I2C_PAGE
mdefine_line|#define CPM_CR_I2C_PAGE&t;&t;(0x0a)
DECL|macro|CPM_CR_TIMER_PAGE
mdefine_line|#define CPM_CR_TIMER_PAGE&t;(0x0a)
DECL|macro|CPM_CR_RAND_PAGE
mdefine_line|#define CPM_CR_RAND_PAGE&t;(0x0a)
DECL|macro|CPM_CR_FCC1_PAGE
mdefine_line|#define CPM_CR_FCC1_PAGE&t;(0x04)
DECL|macro|CPM_CR_FCC2_PAGE
mdefine_line|#define CPM_CR_FCC2_PAGE&t;(0x05)
DECL|macro|CPM_CR_FCC3_PAGE
mdefine_line|#define CPM_CR_FCC3_PAGE&t;(0x06)
DECL|macro|CPM_CR_IDMA1_PAGE
mdefine_line|#define CPM_CR_IDMA1_PAGE&t;(0x07)
DECL|macro|CPM_CR_IDMA2_PAGE
mdefine_line|#define CPM_CR_IDMA2_PAGE&t;(0x08)
DECL|macro|CPM_CR_IDMA3_PAGE
mdefine_line|#define CPM_CR_IDMA3_PAGE&t;(0x09)
DECL|macro|CPM_CR_IDMA4_PAGE
mdefine_line|#define CPM_CR_IDMA4_PAGE&t;(0x0a)
DECL|macro|CPM_CR_MCC1_PAGE
mdefine_line|#define CPM_CR_MCC1_PAGE&t;(0x07)
DECL|macro|CPM_CR_MCC2_PAGE
mdefine_line|#define CPM_CR_MCC2_PAGE&t;(0x08)
multiline_comment|/* Some opcodes (there are more...later)&n;*/
DECL|macro|CPM_CR_INIT_TRX
mdefine_line|#define CPM_CR_INIT_TRX&t;&t;((ushort)0x0000)
DECL|macro|CPM_CR_INIT_RX
mdefine_line|#define CPM_CR_INIT_RX&t;&t;((ushort)0x0001)
DECL|macro|CPM_CR_INIT_TX
mdefine_line|#define CPM_CR_INIT_TX&t;&t;((ushort)0x0002)
DECL|macro|CPM_CR_HUNT_MODE
mdefine_line|#define CPM_CR_HUNT_MODE&t;((ushort)0x0003)
DECL|macro|CPM_CR_STOP_TX
mdefine_line|#define CPM_CR_STOP_TX&t;&t;((ushort)0x0004)
DECL|macro|CPM_CR_RESTART_TX
mdefine_line|#define CPM_CR_RESTART_TX&t;((ushort)0x0006)
DECL|macro|CPM_CR_SET_GADDR
mdefine_line|#define CPM_CR_SET_GADDR&t;((ushort)0x0008)
DECL|macro|CPM_CR_START_IDMA
mdefine_line|#define CPM_CR_START_IDMA&t;((ushort)0x0009)
DECL|macro|CPM_CR_STOP_IDMA
mdefine_line|#define CPM_CR_STOP_IDMA&t;((ushort)0x000b)
DECL|macro|mk_cr_cmd
mdefine_line|#define mk_cr_cmd(PG, SBC, MCN, OP) &bslash;&n;&t;((PG &lt;&lt; 26) | (SBC &lt;&lt; 21) | (MCN &lt;&lt; 6) | OP)
multiline_comment|/* Dual Port RAM addresses.  The first 16K is available for almost&n; * any CPM use, so we put the BDs there.  The first 128 bytes are&n; * used for SMC1 and SMC2 parameter RAM, so we start allocating&n; * BDs above that.  All of this must change when we start&n; * downloading RAM microcode.&n; */
DECL|macro|CPM_DATAONLY_BASE
mdefine_line|#define CPM_DATAONLY_BASE&t;((uint)128)
DECL|macro|CPM_DP_NOSPACE
mdefine_line|#define CPM_DP_NOSPACE&t;&t;((uint)0x7fffffff)
macro_line|#ifdef CONFIG_8272
DECL|macro|CPM_DATAONLY_SIZE
mdefine_line|#define CPM_DATAONLY_SIZE&t;((uint)(8 * 1024) - CPM_DATAONLY_BASE)
DECL|macro|CPM_FCC_SPECIAL_BASE
mdefine_line|#define CPM_FCC_SPECIAL_BASE&t;((uint)0x00009000)
macro_line|#else
DECL|macro|CPM_DATAONLY_SIZE
mdefine_line|#define CPM_DATAONLY_SIZE&t;((uint)(16 * 1024) - CPM_DATAONLY_BASE)
DECL|macro|CPM_FCC_SPECIAL_BASE
mdefine_line|#define CPM_FCC_SPECIAL_BASE&t;((uint)0x0000b000)
macro_line|#endif
multiline_comment|/* The number of pages of host memory we allocate for CPM.  This is&n; * done early in kernel initialization to get physically contiguous&n; * pages.&n; */
DECL|macro|NUM_CPM_HOST_PAGES
mdefine_line|#define NUM_CPM_HOST_PAGES&t;2
DECL|function|IS_DPERR
r_static
r_inline
r_int
id|IS_DPERR
c_func
(paren
r_const
id|uint
id|offset
)paren
(brace
r_return
(paren
id|uint
)paren
id|offset
OG
(paren
id|uint
)paren
op_minus
l_int|1000L
suffix:semicolon
)brace
multiline_comment|/* Export the base address of the communication processor registers&n; * and dual port ram.&n; */
r_extern
id|cpm_cpm2_t
op_star
id|cpmp
suffix:semicolon
multiline_comment|/* Pointer to comm processor */
r_extern
id|uint
id|cpm_dpalloc
c_func
(paren
id|uint
id|size
comma
id|uint
id|align
)paren
suffix:semicolon
r_extern
r_int
id|cpm_dpfree
c_func
(paren
id|uint
id|offset
)paren
suffix:semicolon
r_extern
id|uint
id|cpm_dpalloc_fixed
c_func
(paren
id|uint
id|offset
comma
id|uint
id|size
comma
id|uint
id|align
)paren
suffix:semicolon
r_extern
r_void
id|cpm_dpdump
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
op_star
id|cpm_dpram_addr
c_func
(paren
id|uint
id|offset
)paren
suffix:semicolon
r_extern
r_void
id|cpm_setbrg
c_func
(paren
id|uint
id|brg
comma
id|uint
id|rate
)paren
suffix:semicolon
r_extern
r_void
id|cpm2_fastbrg
c_func
(paren
id|uint
id|brg
comma
id|uint
id|rate
comma
r_int
id|div16
)paren
suffix:semicolon
multiline_comment|/* Buffer descriptors used by many of the CPM protocols.&n;*/
DECL|struct|cpm_buf_desc
r_typedef
r_struct
id|cpm_buf_desc
(brace
DECL|member|cbd_sc
id|ushort
id|cbd_sc
suffix:semicolon
multiline_comment|/* Status and Control */
DECL|member|cbd_datlen
id|ushort
id|cbd_datlen
suffix:semicolon
multiline_comment|/* Data length in buffer */
DECL|member|cbd_bufaddr
id|uint
id|cbd_bufaddr
suffix:semicolon
multiline_comment|/* Buffer address in host memory */
DECL|typedef|cbd_t
)brace
id|cbd_t
suffix:semicolon
DECL|macro|BD_SC_EMPTY
mdefine_line|#define BD_SC_EMPTY&t;((ushort)0x8000)&t;/* Receive is empty */
DECL|macro|BD_SC_READY
mdefine_line|#define BD_SC_READY&t;((ushort)0x8000)&t;/* Transmit is ready */
DECL|macro|BD_SC_WRAP
mdefine_line|#define BD_SC_WRAP&t;((ushort)0x2000)&t;/* Last buffer descriptor */
DECL|macro|BD_SC_INTRPT
mdefine_line|#define BD_SC_INTRPT&t;((ushort)0x1000)&t;/* Interrupt on change */
DECL|macro|BD_SC_LAST
mdefine_line|#define BD_SC_LAST&t;((ushort)0x0800)&t;/* Last buffer in frame */
DECL|macro|BD_SC_CM
mdefine_line|#define BD_SC_CM&t;((ushort)0x0200)&t;/* Continous mode */
DECL|macro|BD_SC_ID
mdefine_line|#define BD_SC_ID&t;((ushort)0x0100)&t;/* Rec&squot;d too many idles */
DECL|macro|BD_SC_P
mdefine_line|#define BD_SC_P&t;&t;((ushort)0x0100)&t;/* xmt preamble */
DECL|macro|BD_SC_BR
mdefine_line|#define BD_SC_BR&t;((ushort)0x0020)&t;/* Break received */
DECL|macro|BD_SC_FR
mdefine_line|#define BD_SC_FR&t;((ushort)0x0010)&t;/* Framing error */
DECL|macro|BD_SC_PR
mdefine_line|#define BD_SC_PR&t;((ushort)0x0008)&t;/* Parity error */
DECL|macro|BD_SC_OV
mdefine_line|#define BD_SC_OV&t;((ushort)0x0002)&t;/* Overrun */
DECL|macro|BD_SC_CD
mdefine_line|#define BD_SC_CD&t;((ushort)0x0001)&t;/* ?? */
multiline_comment|/* Function code bits, usually generic to devices.&n;*/
DECL|macro|CPMFCR_GBL
mdefine_line|#define CPMFCR_GBL&t;((u_char)0x20)&t;/* Set memory snooping */
DECL|macro|CPMFCR_EB
mdefine_line|#define CPMFCR_EB&t;((u_char)0x10)&t;/* Set big endian byte order */
DECL|macro|CPMFCR_TC2
mdefine_line|#define CPMFCR_TC2&t;((u_char)0x04)&t;/* Transfer code 2 value */
DECL|macro|CPMFCR_DTB
mdefine_line|#define CPMFCR_DTB&t;((u_char)0x02)&t;/* Use local bus for data when set */
DECL|macro|CPMFCR_BDB
mdefine_line|#define CPMFCR_BDB&t;((u_char)0x01)&t;/* Use local bus for BD when set */
multiline_comment|/* Parameter RAM offsets from the base.&n;*/
DECL|macro|PROFF_SCC1
mdefine_line|#define PROFF_SCC1&t;&t;((uint)0x8000)
DECL|macro|PROFF_SCC2
mdefine_line|#define PROFF_SCC2&t;&t;((uint)0x8100)
DECL|macro|PROFF_SCC3
mdefine_line|#define PROFF_SCC3&t;&t;((uint)0x8200)
DECL|macro|PROFF_SCC4
mdefine_line|#define PROFF_SCC4&t;&t;((uint)0x8300)
DECL|macro|PROFF_FCC1
mdefine_line|#define PROFF_FCC1&t;&t;((uint)0x8400)
DECL|macro|PROFF_FCC2
mdefine_line|#define PROFF_FCC2&t;&t;((uint)0x8500)
DECL|macro|PROFF_FCC3
mdefine_line|#define PROFF_FCC3&t;&t;((uint)0x8600)
DECL|macro|PROFF_MCC1
mdefine_line|#define PROFF_MCC1&t;&t;((uint)0x8700)
DECL|macro|PROFF_SMC1_BASE
mdefine_line|#define PROFF_SMC1_BASE&t;&t;((uint)0x87fc)
DECL|macro|PROFF_IDMA1_BASE
mdefine_line|#define PROFF_IDMA1_BASE&t;((uint)0x87fe)
DECL|macro|PROFF_MCC2
mdefine_line|#define PROFF_MCC2&t;&t;((uint)0x8800)
DECL|macro|PROFF_SMC2_BASE
mdefine_line|#define PROFF_SMC2_BASE&t;&t;((uint)0x88fc)
DECL|macro|PROFF_IDMA2_BASE
mdefine_line|#define PROFF_IDMA2_BASE&t;((uint)0x88fe)
DECL|macro|PROFF_SPI_BASE
mdefine_line|#define PROFF_SPI_BASE&t;&t;((uint)0x89fc)
DECL|macro|PROFF_IDMA3_BASE
mdefine_line|#define PROFF_IDMA3_BASE&t;((uint)0x89fe)
DECL|macro|PROFF_TIMERS
mdefine_line|#define PROFF_TIMERS&t;&t;((uint)0x8ae0)
DECL|macro|PROFF_REVNUM
mdefine_line|#define PROFF_REVNUM&t;&t;((uint)0x8af0)
DECL|macro|PROFF_RAND
mdefine_line|#define PROFF_RAND&t;&t;((uint)0x8af8)
DECL|macro|PROFF_I2C_BASE
mdefine_line|#define PROFF_I2C_BASE&t;&t;((uint)0x8afc)
DECL|macro|PROFF_IDMA4_BASE
mdefine_line|#define PROFF_IDMA4_BASE&t;((uint)0x8afe)
multiline_comment|/* The SMCs are relocated to any of the first eight DPRAM pages.&n; * We will fix these at the first locations of DPRAM, until we&n; * get some microcode patches :-).&n; * The parameter ram space for the SMCs is fifty-some bytes, and&n; * they are required to start on a 64 byte boundary.&n; */
DECL|macro|PROFF_SMC1
mdefine_line|#define PROFF_SMC1&t;(0)
DECL|macro|PROFF_SMC2
mdefine_line|#define PROFF_SMC2&t;(64)
multiline_comment|/* Define enough so I can at least use the serial port as a UART.&n; */
DECL|struct|smc_uart
r_typedef
r_struct
id|smc_uart
(brace
DECL|member|smc_rbase
id|ushort
id|smc_rbase
suffix:semicolon
multiline_comment|/* Rx Buffer descriptor base address */
DECL|member|smc_tbase
id|ushort
id|smc_tbase
suffix:semicolon
multiline_comment|/* Tx Buffer descriptor base address */
DECL|member|smc_rfcr
id|u_char
id|smc_rfcr
suffix:semicolon
multiline_comment|/* Rx function code */
DECL|member|smc_tfcr
id|u_char
id|smc_tfcr
suffix:semicolon
multiline_comment|/* Tx function code */
DECL|member|smc_mrblr
id|ushort
id|smc_mrblr
suffix:semicolon
multiline_comment|/* Max receive buffer length */
DECL|member|smc_rstate
id|uint
id|smc_rstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_idp
id|uint
id|smc_idp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_rbptr
id|ushort
id|smc_rbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_ibc
id|ushort
id|smc_ibc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_rxtmp
id|uint
id|smc_rxtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_tstate
id|uint
id|smc_tstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_tdp
id|uint
id|smc_tdp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_tbptr
id|ushort
id|smc_tbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_tbc
id|ushort
id|smc_tbc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_txtmp
id|uint
id|smc_txtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|smc_maxidl
id|ushort
id|smc_maxidl
suffix:semicolon
multiline_comment|/* Maximum idle characters */
DECL|member|smc_tmpidl
id|ushort
id|smc_tmpidl
suffix:semicolon
multiline_comment|/* Temporary idle counter */
DECL|member|smc_brklen
id|ushort
id|smc_brklen
suffix:semicolon
multiline_comment|/* Last received break length */
DECL|member|smc_brkec
id|ushort
id|smc_brkec
suffix:semicolon
multiline_comment|/* rcv&squot;d break condition counter */
DECL|member|smc_brkcr
id|ushort
id|smc_brkcr
suffix:semicolon
multiline_comment|/* xmt break count register */
DECL|member|smc_rmask
id|ushort
id|smc_rmask
suffix:semicolon
multiline_comment|/* Temporary bit mask */
DECL|member|smc_stmp
id|uint
id|smc_stmp
suffix:semicolon
multiline_comment|/* SDMA Temp */
DECL|typedef|smc_uart_t
)brace
id|smc_uart_t
suffix:semicolon
multiline_comment|/* SMC uart mode register (Internal memory map).&n;*/
DECL|macro|SMCMR_REN
mdefine_line|#define SMCMR_REN&t;((ushort)0x0001)
DECL|macro|SMCMR_TEN
mdefine_line|#define SMCMR_TEN&t;((ushort)0x0002)
DECL|macro|SMCMR_DM
mdefine_line|#define SMCMR_DM&t;((ushort)0x000c)
DECL|macro|SMCMR_SM_GCI
mdefine_line|#define SMCMR_SM_GCI&t;((ushort)0x0000)
DECL|macro|SMCMR_SM_UART
mdefine_line|#define SMCMR_SM_UART&t;((ushort)0x0020)
DECL|macro|SMCMR_SM_TRANS
mdefine_line|#define SMCMR_SM_TRANS&t;((ushort)0x0030)
DECL|macro|SMCMR_SM_MASK
mdefine_line|#define SMCMR_SM_MASK&t;((ushort)0x0030)
DECL|macro|SMCMR_PM_EVEN
mdefine_line|#define SMCMR_PM_EVEN&t;((ushort)0x0100)&t;/* Even parity, else odd */
DECL|macro|SMCMR_REVD
mdefine_line|#define SMCMR_REVD&t;SMCMR_PM_EVEN
DECL|macro|SMCMR_PEN
mdefine_line|#define SMCMR_PEN&t;((ushort)0x0200)&t;/* Parity enable */
DECL|macro|SMCMR_BS
mdefine_line|#define SMCMR_BS&t;SMCMR_PEN
DECL|macro|SMCMR_SL
mdefine_line|#define SMCMR_SL&t;((ushort)0x0400)&t;/* Two stops, else one */
DECL|macro|SMCR_CLEN_MASK
mdefine_line|#define SMCR_CLEN_MASK&t;((ushort)0x7800)&t;/* Character length */
DECL|macro|smcr_mk_clen
mdefine_line|#define smcr_mk_clen(C)&t;(((C) &lt;&lt; 11) &amp; SMCR_CLEN_MASK)
multiline_comment|/* SMC Event and Mask register.&n;*/
DECL|macro|SMCM_BRKE
mdefine_line|#define SMCM_BRKE       ((unsigned char)0x40)   /* When in UART Mode */
DECL|macro|SMCM_BRK
mdefine_line|#define SMCM_BRK        ((unsigned char)0x10)   /* When in UART Mode */
DECL|macro|SMCM_TXE
mdefine_line|#define SMCM_TXE&t;((unsigned char)0x10)
DECL|macro|SMCM_BSY
mdefine_line|#define SMCM_BSY&t;((unsigned char)0x04)
DECL|macro|SMCM_TX
mdefine_line|#define SMCM_TX&t;&t;((unsigned char)0x02)
DECL|macro|SMCM_RX
mdefine_line|#define SMCM_RX&t;&t;((unsigned char)0x01)
multiline_comment|/* Baud rate generators.&n;*/
DECL|macro|CPM_BRG_RST
mdefine_line|#define CPM_BRG_RST&t;&t;((uint)0x00020000)
DECL|macro|CPM_BRG_EN
mdefine_line|#define CPM_BRG_EN&t;&t;((uint)0x00010000)
DECL|macro|CPM_BRG_EXTC_INT
mdefine_line|#define CPM_BRG_EXTC_INT&t;((uint)0x00000000)
DECL|macro|CPM_BRG_EXTC_CLK3_9
mdefine_line|#define CPM_BRG_EXTC_CLK3_9&t;((uint)0x00004000)
DECL|macro|CPM_BRG_EXTC_CLK5_15
mdefine_line|#define CPM_BRG_EXTC_CLK5_15&t;((uint)0x00008000)
DECL|macro|CPM_BRG_ATB
mdefine_line|#define CPM_BRG_ATB&t;&t;((uint)0x00002000)
DECL|macro|CPM_BRG_CD_MASK
mdefine_line|#define CPM_BRG_CD_MASK&t;&t;((uint)0x00001ffe)
DECL|macro|CPM_BRG_DIV16
mdefine_line|#define CPM_BRG_DIV16&t;&t;((uint)0x00000001)
multiline_comment|/* SCCs.&n;*/
DECL|macro|SCC_GSMRH_IRP
mdefine_line|#define SCC_GSMRH_IRP&t;&t;((uint)0x00040000)
DECL|macro|SCC_GSMRH_GDE
mdefine_line|#define SCC_GSMRH_GDE&t;&t;((uint)0x00010000)
DECL|macro|SCC_GSMRH_TCRC_CCITT
mdefine_line|#define SCC_GSMRH_TCRC_CCITT&t;((uint)0x00008000)
DECL|macro|SCC_GSMRH_TCRC_BISYNC
mdefine_line|#define SCC_GSMRH_TCRC_BISYNC&t;((uint)0x00004000)
DECL|macro|SCC_GSMRH_TCRC_HDLC
mdefine_line|#define SCC_GSMRH_TCRC_HDLC&t;((uint)0x00000000)
DECL|macro|SCC_GSMRH_REVD
mdefine_line|#define SCC_GSMRH_REVD&t;&t;((uint)0x00002000)
DECL|macro|SCC_GSMRH_TRX
mdefine_line|#define SCC_GSMRH_TRX&t;&t;((uint)0x00001000)
DECL|macro|SCC_GSMRH_TTX
mdefine_line|#define SCC_GSMRH_TTX&t;&t;((uint)0x00000800)
DECL|macro|SCC_GSMRH_CDP
mdefine_line|#define SCC_GSMRH_CDP&t;&t;((uint)0x00000400)
DECL|macro|SCC_GSMRH_CTSP
mdefine_line|#define SCC_GSMRH_CTSP&t;&t;((uint)0x00000200)
DECL|macro|SCC_GSMRH_CDS
mdefine_line|#define SCC_GSMRH_CDS&t;&t;((uint)0x00000100)
DECL|macro|SCC_GSMRH_CTSS
mdefine_line|#define SCC_GSMRH_CTSS&t;&t;((uint)0x00000080)
DECL|macro|SCC_GSMRH_TFL
mdefine_line|#define SCC_GSMRH_TFL&t;&t;((uint)0x00000040)
DECL|macro|SCC_GSMRH_RFW
mdefine_line|#define SCC_GSMRH_RFW&t;&t;((uint)0x00000020)
DECL|macro|SCC_GSMRH_TXSY
mdefine_line|#define SCC_GSMRH_TXSY&t;&t;((uint)0x00000010)
DECL|macro|SCC_GSMRH_SYNL16
mdefine_line|#define SCC_GSMRH_SYNL16&t;((uint)0x0000000c)
DECL|macro|SCC_GSMRH_SYNL8
mdefine_line|#define SCC_GSMRH_SYNL8&t;&t;((uint)0x00000008)
DECL|macro|SCC_GSMRH_SYNL4
mdefine_line|#define SCC_GSMRH_SYNL4&t;&t;((uint)0x00000004)
DECL|macro|SCC_GSMRH_RTSM
mdefine_line|#define SCC_GSMRH_RTSM&t;&t;((uint)0x00000002)
DECL|macro|SCC_GSMRH_RSYN
mdefine_line|#define SCC_GSMRH_RSYN&t;&t;((uint)0x00000001)
DECL|macro|SCC_GSMRL_SIR
mdefine_line|#define SCC_GSMRL_SIR&t;&t;((uint)0x80000000)&t;/* SCC2 only */
DECL|macro|SCC_GSMRL_EDGE_NONE
mdefine_line|#define SCC_GSMRL_EDGE_NONE&t;((uint)0x60000000)
DECL|macro|SCC_GSMRL_EDGE_NEG
mdefine_line|#define SCC_GSMRL_EDGE_NEG&t;((uint)0x40000000)
DECL|macro|SCC_GSMRL_EDGE_POS
mdefine_line|#define SCC_GSMRL_EDGE_POS&t;((uint)0x20000000)
DECL|macro|SCC_GSMRL_EDGE_BOTH
mdefine_line|#define SCC_GSMRL_EDGE_BOTH&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_TCI
mdefine_line|#define SCC_GSMRL_TCI&t;&t;((uint)0x10000000)
DECL|macro|SCC_GSMRL_TSNC_3
mdefine_line|#define SCC_GSMRL_TSNC_3&t;((uint)0x0c000000)
DECL|macro|SCC_GSMRL_TSNC_4
mdefine_line|#define SCC_GSMRL_TSNC_4&t;((uint)0x08000000)
DECL|macro|SCC_GSMRL_TSNC_14
mdefine_line|#define SCC_GSMRL_TSNC_14&t;((uint)0x04000000)
DECL|macro|SCC_GSMRL_TSNC_INF
mdefine_line|#define SCC_GSMRL_TSNC_INF&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_RINV
mdefine_line|#define SCC_GSMRL_RINV&t;&t;((uint)0x02000000)
DECL|macro|SCC_GSMRL_TINV
mdefine_line|#define SCC_GSMRL_TINV&t;&t;((uint)0x01000000)
DECL|macro|SCC_GSMRL_TPL_128
mdefine_line|#define SCC_GSMRL_TPL_128&t;((uint)0x00c00000)
DECL|macro|SCC_GSMRL_TPL_64
mdefine_line|#define SCC_GSMRL_TPL_64&t;((uint)0x00a00000)
DECL|macro|SCC_GSMRL_TPL_48
mdefine_line|#define SCC_GSMRL_TPL_48&t;((uint)0x00800000)
DECL|macro|SCC_GSMRL_TPL_32
mdefine_line|#define SCC_GSMRL_TPL_32&t;((uint)0x00600000)
DECL|macro|SCC_GSMRL_TPL_16
mdefine_line|#define SCC_GSMRL_TPL_16&t;((uint)0x00400000)
DECL|macro|SCC_GSMRL_TPL_8
mdefine_line|#define SCC_GSMRL_TPL_8&t;&t;((uint)0x00200000)
DECL|macro|SCC_GSMRL_TPL_NONE
mdefine_line|#define SCC_GSMRL_TPL_NONE&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_TPP_ALL1
mdefine_line|#define SCC_GSMRL_TPP_ALL1&t;((uint)0x00180000)
DECL|macro|SCC_GSMRL_TPP_01
mdefine_line|#define SCC_GSMRL_TPP_01&t;((uint)0x00100000)
DECL|macro|SCC_GSMRL_TPP_10
mdefine_line|#define SCC_GSMRL_TPP_10&t;((uint)0x00080000)
DECL|macro|SCC_GSMRL_TPP_ZEROS
mdefine_line|#define SCC_GSMRL_TPP_ZEROS&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_TEND
mdefine_line|#define SCC_GSMRL_TEND&t;&t;((uint)0x00040000)
DECL|macro|SCC_GSMRL_TDCR_32
mdefine_line|#define SCC_GSMRL_TDCR_32&t;((uint)0x00030000)
DECL|macro|SCC_GSMRL_TDCR_16
mdefine_line|#define SCC_GSMRL_TDCR_16&t;((uint)0x00020000)
DECL|macro|SCC_GSMRL_TDCR_8
mdefine_line|#define SCC_GSMRL_TDCR_8&t;((uint)0x00010000)
DECL|macro|SCC_GSMRL_TDCR_1
mdefine_line|#define SCC_GSMRL_TDCR_1&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_RDCR_32
mdefine_line|#define SCC_GSMRL_RDCR_32&t;((uint)0x0000c000)
DECL|macro|SCC_GSMRL_RDCR_16
mdefine_line|#define SCC_GSMRL_RDCR_16&t;((uint)0x00008000)
DECL|macro|SCC_GSMRL_RDCR_8
mdefine_line|#define SCC_GSMRL_RDCR_8&t;((uint)0x00004000)
DECL|macro|SCC_GSMRL_RDCR_1
mdefine_line|#define SCC_GSMRL_RDCR_1&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_RENC_DFMAN
mdefine_line|#define SCC_GSMRL_RENC_DFMAN&t;((uint)0x00003000)
DECL|macro|SCC_GSMRL_RENC_MANCH
mdefine_line|#define SCC_GSMRL_RENC_MANCH&t;((uint)0x00002000)
DECL|macro|SCC_GSMRL_RENC_FM0
mdefine_line|#define SCC_GSMRL_RENC_FM0&t;((uint)0x00001000)
DECL|macro|SCC_GSMRL_RENC_NRZI
mdefine_line|#define SCC_GSMRL_RENC_NRZI&t;((uint)0x00000800)
DECL|macro|SCC_GSMRL_RENC_NRZ
mdefine_line|#define SCC_GSMRL_RENC_NRZ&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_TENC_DFMAN
mdefine_line|#define SCC_GSMRL_TENC_DFMAN&t;((uint)0x00000600)
DECL|macro|SCC_GSMRL_TENC_MANCH
mdefine_line|#define SCC_GSMRL_TENC_MANCH&t;((uint)0x00000400)
DECL|macro|SCC_GSMRL_TENC_FM0
mdefine_line|#define SCC_GSMRL_TENC_FM0&t;((uint)0x00000200)
DECL|macro|SCC_GSMRL_TENC_NRZI
mdefine_line|#define SCC_GSMRL_TENC_NRZI&t;((uint)0x00000100)
DECL|macro|SCC_GSMRL_TENC_NRZ
mdefine_line|#define SCC_GSMRL_TENC_NRZ&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_DIAG_LE
mdefine_line|#define SCC_GSMRL_DIAG_LE&t;((uint)0x000000c0)&t;/* Loop and echo */
DECL|macro|SCC_GSMRL_DIAG_ECHO
mdefine_line|#define SCC_GSMRL_DIAG_ECHO&t;((uint)0x00000080)
DECL|macro|SCC_GSMRL_DIAG_LOOP
mdefine_line|#define SCC_GSMRL_DIAG_LOOP&t;((uint)0x00000040)
DECL|macro|SCC_GSMRL_DIAG_NORM
mdefine_line|#define SCC_GSMRL_DIAG_NORM&t;((uint)0x00000000)
DECL|macro|SCC_GSMRL_ENR
mdefine_line|#define SCC_GSMRL_ENR&t;&t;((uint)0x00000020)
DECL|macro|SCC_GSMRL_ENT
mdefine_line|#define SCC_GSMRL_ENT&t;&t;((uint)0x00000010)
DECL|macro|SCC_GSMRL_MODE_ENET
mdefine_line|#define SCC_GSMRL_MODE_ENET&t;((uint)0x0000000c)
DECL|macro|SCC_GSMRL_MODE_DDCMP
mdefine_line|#define SCC_GSMRL_MODE_DDCMP&t;((uint)0x00000009)
DECL|macro|SCC_GSMRL_MODE_BISYNC
mdefine_line|#define SCC_GSMRL_MODE_BISYNC&t;((uint)0x00000008)
DECL|macro|SCC_GSMRL_MODE_V14
mdefine_line|#define SCC_GSMRL_MODE_V14&t;((uint)0x00000007)
DECL|macro|SCC_GSMRL_MODE_AHDLC
mdefine_line|#define SCC_GSMRL_MODE_AHDLC&t;((uint)0x00000006)
DECL|macro|SCC_GSMRL_MODE_PROFIBUS
mdefine_line|#define SCC_GSMRL_MODE_PROFIBUS&t;((uint)0x00000005)
DECL|macro|SCC_GSMRL_MODE_UART
mdefine_line|#define SCC_GSMRL_MODE_UART&t;((uint)0x00000004)
DECL|macro|SCC_GSMRL_MODE_SS7
mdefine_line|#define SCC_GSMRL_MODE_SS7&t;((uint)0x00000003)
DECL|macro|SCC_GSMRL_MODE_ATALK
mdefine_line|#define SCC_GSMRL_MODE_ATALK&t;((uint)0x00000002)
DECL|macro|SCC_GSMRL_MODE_HDLC
mdefine_line|#define SCC_GSMRL_MODE_HDLC&t;((uint)0x00000000)
DECL|macro|SCC_TODR_TOD
mdefine_line|#define SCC_TODR_TOD&t;&t;((ushort)0x8000)
multiline_comment|/* SCC Event and Mask register.&n;*/
DECL|macro|SCCM_TXE
mdefine_line|#define SCCM_TXE&t;((unsigned char)0x10)
DECL|macro|SCCM_BSY
mdefine_line|#define SCCM_BSY&t;((unsigned char)0x04)
DECL|macro|SCCM_TX
mdefine_line|#define SCCM_TX&t;&t;((unsigned char)0x02)
DECL|macro|SCCM_RX
mdefine_line|#define SCCM_RX&t;&t;((unsigned char)0x01)
DECL|struct|scc_param
r_typedef
r_struct
id|scc_param
(brace
DECL|member|scc_rbase
id|ushort
id|scc_rbase
suffix:semicolon
multiline_comment|/* Rx Buffer descriptor base address */
DECL|member|scc_tbase
id|ushort
id|scc_tbase
suffix:semicolon
multiline_comment|/* Tx Buffer descriptor base address */
DECL|member|scc_rfcr
id|u_char
id|scc_rfcr
suffix:semicolon
multiline_comment|/* Rx function code */
DECL|member|scc_tfcr
id|u_char
id|scc_tfcr
suffix:semicolon
multiline_comment|/* Tx function code */
DECL|member|scc_mrblr
id|ushort
id|scc_mrblr
suffix:semicolon
multiline_comment|/* Max receive buffer length */
DECL|member|scc_rstate
id|uint
id|scc_rstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_idp
id|uint
id|scc_idp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_rbptr
id|ushort
id|scc_rbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_ibc
id|ushort
id|scc_ibc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_rxtmp
id|uint
id|scc_rxtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_tstate
id|uint
id|scc_tstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_tdp
id|uint
id|scc_tdp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_tbptr
id|ushort
id|scc_tbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_tbc
id|ushort
id|scc_tbc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_txtmp
id|uint
id|scc_txtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_rcrc
id|uint
id|scc_rcrc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|scc_tcrc
id|uint
id|scc_tcrc
suffix:semicolon
multiline_comment|/* Internal */
DECL|typedef|sccp_t
)brace
id|sccp_t
suffix:semicolon
multiline_comment|/* CPM Ethernet through SCC1.&n; */
DECL|struct|scc_enet
r_typedef
r_struct
id|scc_enet
(brace
DECL|member|sen_genscc
id|sccp_t
id|sen_genscc
suffix:semicolon
DECL|member|sen_cpres
id|uint
id|sen_cpres
suffix:semicolon
multiline_comment|/* Preset CRC */
DECL|member|sen_cmask
id|uint
id|sen_cmask
suffix:semicolon
multiline_comment|/* Constant mask for CRC */
DECL|member|sen_crcec
id|uint
id|sen_crcec
suffix:semicolon
multiline_comment|/* CRC Error counter */
DECL|member|sen_alec
id|uint
id|sen_alec
suffix:semicolon
multiline_comment|/* alignment error counter */
DECL|member|sen_disfc
id|uint
id|sen_disfc
suffix:semicolon
multiline_comment|/* discard frame counter */
DECL|member|sen_pads
id|ushort
id|sen_pads
suffix:semicolon
multiline_comment|/* Tx short frame pad character */
DECL|member|sen_retlim
id|ushort
id|sen_retlim
suffix:semicolon
multiline_comment|/* Retry limit threshold */
DECL|member|sen_retcnt
id|ushort
id|sen_retcnt
suffix:semicolon
multiline_comment|/* Retry limit counter */
DECL|member|sen_maxflr
id|ushort
id|sen_maxflr
suffix:semicolon
multiline_comment|/* maximum frame length register */
DECL|member|sen_minflr
id|ushort
id|sen_minflr
suffix:semicolon
multiline_comment|/* minimum frame length register */
DECL|member|sen_maxd1
id|ushort
id|sen_maxd1
suffix:semicolon
multiline_comment|/* maximum DMA1 length */
DECL|member|sen_maxd2
id|ushort
id|sen_maxd2
suffix:semicolon
multiline_comment|/* maximum DMA2 length */
DECL|member|sen_maxd
id|ushort
id|sen_maxd
suffix:semicolon
multiline_comment|/* Rx max DMA */
DECL|member|sen_dmacnt
id|ushort
id|sen_dmacnt
suffix:semicolon
multiline_comment|/* Rx DMA counter */
DECL|member|sen_maxb
id|ushort
id|sen_maxb
suffix:semicolon
multiline_comment|/* Max BD byte count */
DECL|member|sen_gaddr1
id|ushort
id|sen_gaddr1
suffix:semicolon
multiline_comment|/* Group address filter */
DECL|member|sen_gaddr2
id|ushort
id|sen_gaddr2
suffix:semicolon
DECL|member|sen_gaddr3
id|ushort
id|sen_gaddr3
suffix:semicolon
DECL|member|sen_gaddr4
id|ushort
id|sen_gaddr4
suffix:semicolon
DECL|member|sen_tbuf0data0
id|uint
id|sen_tbuf0data0
suffix:semicolon
multiline_comment|/* Save area 0 - current frame */
DECL|member|sen_tbuf0data1
id|uint
id|sen_tbuf0data1
suffix:semicolon
multiline_comment|/* Save area 1 - current frame */
DECL|member|sen_tbuf0rba
id|uint
id|sen_tbuf0rba
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|sen_tbuf0crc
id|uint
id|sen_tbuf0crc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|sen_tbuf0bcnt
id|ushort
id|sen_tbuf0bcnt
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|sen_paddrh
id|ushort
id|sen_paddrh
suffix:semicolon
multiline_comment|/* physical address (MSB) */
DECL|member|sen_paddrm
id|ushort
id|sen_paddrm
suffix:semicolon
DECL|member|sen_paddrl
id|ushort
id|sen_paddrl
suffix:semicolon
multiline_comment|/* physical address (LSB) */
DECL|member|sen_pper
id|ushort
id|sen_pper
suffix:semicolon
multiline_comment|/* persistence */
DECL|member|sen_rfbdptr
id|ushort
id|sen_rfbdptr
suffix:semicolon
multiline_comment|/* Rx first BD pointer */
DECL|member|sen_tfbdptr
id|ushort
id|sen_tfbdptr
suffix:semicolon
multiline_comment|/* Tx first BD pointer */
DECL|member|sen_tlbdptr
id|ushort
id|sen_tlbdptr
suffix:semicolon
multiline_comment|/* Tx last BD pointer */
DECL|member|sen_tbuf1data0
id|uint
id|sen_tbuf1data0
suffix:semicolon
multiline_comment|/* Save area 0 - current frame */
DECL|member|sen_tbuf1data1
id|uint
id|sen_tbuf1data1
suffix:semicolon
multiline_comment|/* Save area 1 - current frame */
DECL|member|sen_tbuf1rba
id|uint
id|sen_tbuf1rba
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|sen_tbuf1crc
id|uint
id|sen_tbuf1crc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|sen_tbuf1bcnt
id|ushort
id|sen_tbuf1bcnt
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|sen_txlen
id|ushort
id|sen_txlen
suffix:semicolon
multiline_comment|/* Tx Frame length counter */
DECL|member|sen_iaddr1
id|ushort
id|sen_iaddr1
suffix:semicolon
multiline_comment|/* Individual address filter */
DECL|member|sen_iaddr2
id|ushort
id|sen_iaddr2
suffix:semicolon
DECL|member|sen_iaddr3
id|ushort
id|sen_iaddr3
suffix:semicolon
DECL|member|sen_iaddr4
id|ushort
id|sen_iaddr4
suffix:semicolon
DECL|member|sen_boffcnt
id|ushort
id|sen_boffcnt
suffix:semicolon
multiline_comment|/* Backoff counter */
multiline_comment|/* NOTE: Some versions of the manual have the following items&n;&t; * incorrectly documented.  Below is the proper order.&n;&t; */
DECL|member|sen_taddrh
id|ushort
id|sen_taddrh
suffix:semicolon
multiline_comment|/* temp address (MSB) */
DECL|member|sen_taddrm
id|ushort
id|sen_taddrm
suffix:semicolon
DECL|member|sen_taddrl
id|ushort
id|sen_taddrl
suffix:semicolon
multiline_comment|/* temp address (LSB) */
DECL|typedef|scc_enet_t
)brace
id|scc_enet_t
suffix:semicolon
multiline_comment|/* SCC Event register as used by Ethernet.&n;*/
DECL|macro|SCCE_ENET_GRA
mdefine_line|#define SCCE_ENET_GRA&t;((ushort)0x0080)&t;/* Graceful stop complete */
DECL|macro|SCCE_ENET_TXE
mdefine_line|#define SCCE_ENET_TXE&t;((ushort)0x0010)&t;/* Transmit Error */
DECL|macro|SCCE_ENET_RXF
mdefine_line|#define SCCE_ENET_RXF&t;((ushort)0x0008)&t;/* Full frame received */
DECL|macro|SCCE_ENET_BSY
mdefine_line|#define SCCE_ENET_BSY&t;((ushort)0x0004)&t;/* All incoming buffers full */
DECL|macro|SCCE_ENET_TXB
mdefine_line|#define SCCE_ENET_TXB&t;((ushort)0x0002)&t;/* A buffer was transmitted */
DECL|macro|SCCE_ENET_RXB
mdefine_line|#define SCCE_ENET_RXB&t;((ushort)0x0001)&t;/* A buffer was received */
multiline_comment|/* SCC Mode Register (PSMR) as used by Ethernet.&n;*/
DECL|macro|SCC_PSMR_HBC
mdefine_line|#define SCC_PSMR_HBC&t;((ushort)0x8000)&t;/* Enable heartbeat */
DECL|macro|SCC_PSMR_FC
mdefine_line|#define SCC_PSMR_FC&t;((ushort)0x4000)&t;/* Force collision */
DECL|macro|SCC_PSMR_RSH
mdefine_line|#define SCC_PSMR_RSH&t;((ushort)0x2000)&t;/* Receive short frames */
DECL|macro|SCC_PSMR_IAM
mdefine_line|#define SCC_PSMR_IAM&t;((ushort)0x1000)&t;/* Check individual hash */
DECL|macro|SCC_PSMR_ENCRC
mdefine_line|#define SCC_PSMR_ENCRC&t;((ushort)0x0800)&t;/* Ethernet CRC mode */
DECL|macro|SCC_PSMR_PRO
mdefine_line|#define SCC_PSMR_PRO&t;((ushort)0x0200)&t;/* Promiscuous mode */
DECL|macro|SCC_PSMR_BRO
mdefine_line|#define SCC_PSMR_BRO&t;((ushort)0x0100)&t;/* Catch broadcast pkts */
DECL|macro|SCC_PSMR_SBT
mdefine_line|#define SCC_PSMR_SBT&t;((ushort)0x0080)&t;/* Special backoff timer */
DECL|macro|SCC_PSMR_LPB
mdefine_line|#define SCC_PSMR_LPB&t;((ushort)0x0040)&t;/* Set Loopback mode */
DECL|macro|SCC_PSMR_SIP
mdefine_line|#define SCC_PSMR_SIP&t;((ushort)0x0020)&t;/* Sample Input Pins */
DECL|macro|SCC_PSMR_LCW
mdefine_line|#define SCC_PSMR_LCW&t;((ushort)0x0010)&t;/* Late collision window */
DECL|macro|SCC_PSMR_NIB22
mdefine_line|#define SCC_PSMR_NIB22&t;((ushort)0x000a)&t;/* Start frame search */
DECL|macro|SCC_PSMR_FDE
mdefine_line|#define SCC_PSMR_FDE&t;((ushort)0x0001)&t;/* Full duplex enable */
multiline_comment|/* Buffer descriptor control/status used by Ethernet receive.&n; * Common to SCC and FCC.&n; */
DECL|macro|BD_ENET_RX_EMPTY
mdefine_line|#define BD_ENET_RX_EMPTY&t;((ushort)0x8000)
DECL|macro|BD_ENET_RX_WRAP
mdefine_line|#define BD_ENET_RX_WRAP&t;&t;((ushort)0x2000)
DECL|macro|BD_ENET_RX_INTR
mdefine_line|#define BD_ENET_RX_INTR&t;&t;((ushort)0x1000)
DECL|macro|BD_ENET_RX_LAST
mdefine_line|#define BD_ENET_RX_LAST&t;&t;((ushort)0x0800)
DECL|macro|BD_ENET_RX_FIRST
mdefine_line|#define BD_ENET_RX_FIRST&t;((ushort)0x0400)
DECL|macro|BD_ENET_RX_MISS
mdefine_line|#define BD_ENET_RX_MISS&t;&t;((ushort)0x0100)
DECL|macro|BD_ENET_RX_BC
mdefine_line|#define BD_ENET_RX_BC&t;&t;((ushort)0x0080)&t;/* FCC Only */
DECL|macro|BD_ENET_RX_MC
mdefine_line|#define BD_ENET_RX_MC&t;&t;((ushort)0x0040)&t;/* FCC Only */
DECL|macro|BD_ENET_RX_LG
mdefine_line|#define BD_ENET_RX_LG&t;&t;((ushort)0x0020)
DECL|macro|BD_ENET_RX_NO
mdefine_line|#define BD_ENET_RX_NO&t;&t;((ushort)0x0010)
DECL|macro|BD_ENET_RX_SH
mdefine_line|#define BD_ENET_RX_SH&t;&t;((ushort)0x0008)
DECL|macro|BD_ENET_RX_CR
mdefine_line|#define BD_ENET_RX_CR&t;&t;((ushort)0x0004)
DECL|macro|BD_ENET_RX_OV
mdefine_line|#define BD_ENET_RX_OV&t;&t;((ushort)0x0002)
DECL|macro|BD_ENET_RX_CL
mdefine_line|#define BD_ENET_RX_CL&t;&t;((ushort)0x0001)
DECL|macro|BD_ENET_RX_STATS
mdefine_line|#define BD_ENET_RX_STATS&t;((ushort)0x01ff)&t;/* All status bits */
multiline_comment|/* Buffer descriptor control/status used by Ethernet transmit.&n; * Common to SCC and FCC.&n; */
DECL|macro|BD_ENET_TX_READY
mdefine_line|#define BD_ENET_TX_READY&t;((ushort)0x8000)
DECL|macro|BD_ENET_TX_PAD
mdefine_line|#define BD_ENET_TX_PAD&t;&t;((ushort)0x4000)
DECL|macro|BD_ENET_TX_WRAP
mdefine_line|#define BD_ENET_TX_WRAP&t;&t;((ushort)0x2000)
DECL|macro|BD_ENET_TX_INTR
mdefine_line|#define BD_ENET_TX_INTR&t;&t;((ushort)0x1000)
DECL|macro|BD_ENET_TX_LAST
mdefine_line|#define BD_ENET_TX_LAST&t;&t;((ushort)0x0800)
DECL|macro|BD_ENET_TX_TC
mdefine_line|#define BD_ENET_TX_TC&t;&t;((ushort)0x0400)
DECL|macro|BD_ENET_TX_DEF
mdefine_line|#define BD_ENET_TX_DEF&t;&t;((ushort)0x0200)
DECL|macro|BD_ENET_TX_HB
mdefine_line|#define BD_ENET_TX_HB&t;&t;((ushort)0x0100)
DECL|macro|BD_ENET_TX_LC
mdefine_line|#define BD_ENET_TX_LC&t;&t;((ushort)0x0080)
DECL|macro|BD_ENET_TX_RL
mdefine_line|#define BD_ENET_TX_RL&t;&t;((ushort)0x0040)
DECL|macro|BD_ENET_TX_RCMASK
mdefine_line|#define BD_ENET_TX_RCMASK&t;((ushort)0x003c)
DECL|macro|BD_ENET_TX_UN
mdefine_line|#define BD_ENET_TX_UN&t;&t;((ushort)0x0002)
DECL|macro|BD_ENET_TX_CSL
mdefine_line|#define BD_ENET_TX_CSL&t;&t;((ushort)0x0001)
DECL|macro|BD_ENET_TX_STATS
mdefine_line|#define BD_ENET_TX_STATS&t;((ushort)0x03ff)&t;/* All status bits */
multiline_comment|/* SCC as UART&n;*/
DECL|struct|scc_uart
r_typedef
r_struct
id|scc_uart
(brace
DECL|member|scc_genscc
id|sccp_t
id|scc_genscc
suffix:semicolon
DECL|member|scc_res1
id|uint
id|scc_res1
suffix:semicolon
multiline_comment|/* Reserved */
DECL|member|scc_res2
id|uint
id|scc_res2
suffix:semicolon
multiline_comment|/* Reserved */
DECL|member|scc_maxidl
id|ushort
id|scc_maxidl
suffix:semicolon
multiline_comment|/* Maximum idle chars */
DECL|member|scc_idlc
id|ushort
id|scc_idlc
suffix:semicolon
multiline_comment|/* temp idle counter */
DECL|member|scc_brkcr
id|ushort
id|scc_brkcr
suffix:semicolon
multiline_comment|/* Break count register */
DECL|member|scc_parec
id|ushort
id|scc_parec
suffix:semicolon
multiline_comment|/* receive parity error counter */
DECL|member|scc_frmec
id|ushort
id|scc_frmec
suffix:semicolon
multiline_comment|/* receive framing error counter */
DECL|member|scc_nosec
id|ushort
id|scc_nosec
suffix:semicolon
multiline_comment|/* receive noise counter */
DECL|member|scc_brkec
id|ushort
id|scc_brkec
suffix:semicolon
multiline_comment|/* receive break condition counter */
DECL|member|scc_brkln
id|ushort
id|scc_brkln
suffix:semicolon
multiline_comment|/* last received break length */
DECL|member|scc_uaddr1
id|ushort
id|scc_uaddr1
suffix:semicolon
multiline_comment|/* UART address character 1 */
DECL|member|scc_uaddr2
id|ushort
id|scc_uaddr2
suffix:semicolon
multiline_comment|/* UART address character 2 */
DECL|member|scc_rtemp
id|ushort
id|scc_rtemp
suffix:semicolon
multiline_comment|/* Temp storage */
DECL|member|scc_toseq
id|ushort
id|scc_toseq
suffix:semicolon
multiline_comment|/* Transmit out of sequence char */
DECL|member|scc_char1
id|ushort
id|scc_char1
suffix:semicolon
multiline_comment|/* control character 1 */
DECL|member|scc_char2
id|ushort
id|scc_char2
suffix:semicolon
multiline_comment|/* control character 2 */
DECL|member|scc_char3
id|ushort
id|scc_char3
suffix:semicolon
multiline_comment|/* control character 3 */
DECL|member|scc_char4
id|ushort
id|scc_char4
suffix:semicolon
multiline_comment|/* control character 4 */
DECL|member|scc_char5
id|ushort
id|scc_char5
suffix:semicolon
multiline_comment|/* control character 5 */
DECL|member|scc_char6
id|ushort
id|scc_char6
suffix:semicolon
multiline_comment|/* control character 6 */
DECL|member|scc_char7
id|ushort
id|scc_char7
suffix:semicolon
multiline_comment|/* control character 7 */
DECL|member|scc_char8
id|ushort
id|scc_char8
suffix:semicolon
multiline_comment|/* control character 8 */
DECL|member|scc_rccm
id|ushort
id|scc_rccm
suffix:semicolon
multiline_comment|/* receive control character mask */
DECL|member|scc_rccr
id|ushort
id|scc_rccr
suffix:semicolon
multiline_comment|/* receive control character register */
DECL|member|scc_rlbc
id|ushort
id|scc_rlbc
suffix:semicolon
multiline_comment|/* receive last break character */
DECL|typedef|scc_uart_t
)brace
id|scc_uart_t
suffix:semicolon
multiline_comment|/* SCC Event and Mask registers when it is used as a UART.&n;*/
DECL|macro|UART_SCCM_GLR
mdefine_line|#define UART_SCCM_GLR&t;&t;((ushort)0x1000)
DECL|macro|UART_SCCM_GLT
mdefine_line|#define UART_SCCM_GLT&t;&t;((ushort)0x0800)
DECL|macro|UART_SCCM_AB
mdefine_line|#define UART_SCCM_AB&t;&t;((ushort)0x0200)
DECL|macro|UART_SCCM_IDL
mdefine_line|#define UART_SCCM_IDL&t;&t;((ushort)0x0100)
DECL|macro|UART_SCCM_GRA
mdefine_line|#define UART_SCCM_GRA&t;&t;((ushort)0x0080)
DECL|macro|UART_SCCM_BRKE
mdefine_line|#define UART_SCCM_BRKE&t;&t;((ushort)0x0040)
DECL|macro|UART_SCCM_BRKS
mdefine_line|#define UART_SCCM_BRKS&t;&t;((ushort)0x0020)
DECL|macro|UART_SCCM_CCR
mdefine_line|#define UART_SCCM_CCR&t;&t;((ushort)0x0008)
DECL|macro|UART_SCCM_BSY
mdefine_line|#define UART_SCCM_BSY&t;&t;((ushort)0x0004)
DECL|macro|UART_SCCM_TX
mdefine_line|#define UART_SCCM_TX&t;&t;((ushort)0x0002)
DECL|macro|UART_SCCM_RX
mdefine_line|#define UART_SCCM_RX&t;&t;((ushort)0x0001)
multiline_comment|/* The SCC PSMR when used as a UART.&n;*/
DECL|macro|SCU_PSMR_FLC
mdefine_line|#define SCU_PSMR_FLC&t;&t;((ushort)0x8000)
DECL|macro|SCU_PSMR_SL
mdefine_line|#define SCU_PSMR_SL&t;&t;((ushort)0x4000)
DECL|macro|SCU_PSMR_CL
mdefine_line|#define SCU_PSMR_CL&t;&t;((ushort)0x3000)
DECL|macro|SCU_PSMR_UM
mdefine_line|#define SCU_PSMR_UM&t;&t;((ushort)0x0c00)
DECL|macro|SCU_PSMR_FRZ
mdefine_line|#define SCU_PSMR_FRZ&t;&t;((ushort)0x0200)
DECL|macro|SCU_PSMR_RZS
mdefine_line|#define SCU_PSMR_RZS&t;&t;((ushort)0x0100)
DECL|macro|SCU_PSMR_SYN
mdefine_line|#define SCU_PSMR_SYN&t;&t;((ushort)0x0080)
DECL|macro|SCU_PSMR_DRT
mdefine_line|#define SCU_PSMR_DRT&t;&t;((ushort)0x0040)
DECL|macro|SCU_PSMR_PEN
mdefine_line|#define SCU_PSMR_PEN&t;&t;((ushort)0x0010)
DECL|macro|SCU_PSMR_RPM
mdefine_line|#define SCU_PSMR_RPM&t;&t;((ushort)0x000c)
DECL|macro|SCU_PSMR_REVP
mdefine_line|#define SCU_PSMR_REVP&t;&t;((ushort)0x0008)
DECL|macro|SCU_PSMR_TPM
mdefine_line|#define SCU_PSMR_TPM&t;&t;((ushort)0x0003)
DECL|macro|SCU_PSMR_TEVP
mdefine_line|#define SCU_PSMR_TEVP&t;&t;((ushort)0x0003)
multiline_comment|/* CPM Transparent mode SCC.&n; */
DECL|struct|scc_trans
r_typedef
r_struct
id|scc_trans
(brace
DECL|member|st_genscc
id|sccp_t
id|st_genscc
suffix:semicolon
DECL|member|st_cpres
id|uint
id|st_cpres
suffix:semicolon
multiline_comment|/* Preset CRC */
DECL|member|st_cmask
id|uint
id|st_cmask
suffix:semicolon
multiline_comment|/* Constant mask for CRC */
DECL|typedef|scc_trans_t
)brace
id|scc_trans_t
suffix:semicolon
DECL|macro|BD_SCC_TX_LAST
mdefine_line|#define BD_SCC_TX_LAST&t;&t;((ushort)0x0800)
multiline_comment|/* How about some FCCs.....&n;*/
DECL|macro|FCC_GFMR_DIAG_NORM
mdefine_line|#define FCC_GFMR_DIAG_NORM&t;((uint)0x00000000)
DECL|macro|FCC_GFMR_DIAG_LE
mdefine_line|#define FCC_GFMR_DIAG_LE&t;((uint)0x40000000)
DECL|macro|FCC_GFMR_DIAG_AE
mdefine_line|#define FCC_GFMR_DIAG_AE&t;((uint)0x80000000)
DECL|macro|FCC_GFMR_DIAG_ALE
mdefine_line|#define FCC_GFMR_DIAG_ALE&t;((uint)0xc0000000)
DECL|macro|FCC_GFMR_TCI
mdefine_line|#define FCC_GFMR_TCI&t;&t;((uint)0x20000000)
DECL|macro|FCC_GFMR_TRX
mdefine_line|#define FCC_GFMR_TRX&t;&t;((uint)0x10000000)
DECL|macro|FCC_GFMR_TTX
mdefine_line|#define FCC_GFMR_TTX&t;&t;((uint)0x08000000)
DECL|macro|FCC_GFMR_TTX
mdefine_line|#define FCC_GFMR_TTX&t;&t;((uint)0x08000000)
DECL|macro|FCC_GFMR_CDP
mdefine_line|#define FCC_GFMR_CDP&t;&t;((uint)0x04000000)
DECL|macro|FCC_GFMR_CTSP
mdefine_line|#define FCC_GFMR_CTSP&t;&t;((uint)0x02000000)
DECL|macro|FCC_GFMR_CDS
mdefine_line|#define FCC_GFMR_CDS&t;&t;((uint)0x01000000)
DECL|macro|FCC_GFMR_CTSS
mdefine_line|#define FCC_GFMR_CTSS&t;&t;((uint)0x00800000)
DECL|macro|FCC_GFMR_SYNL_NONE
mdefine_line|#define FCC_GFMR_SYNL_NONE&t;((uint)0x00000000)
DECL|macro|FCC_GFMR_SYNL_AUTO
mdefine_line|#define FCC_GFMR_SYNL_AUTO&t;((uint)0x00004000)
DECL|macro|FCC_GFMR_SYNL_8
mdefine_line|#define FCC_GFMR_SYNL_8&t;&t;((uint)0x00008000)
DECL|macro|FCC_GFMR_SYNL_16
mdefine_line|#define FCC_GFMR_SYNL_16&t;((uint)0x0000c000)
DECL|macro|FCC_GFMR_RTSM
mdefine_line|#define FCC_GFMR_RTSM&t;&t;((uint)0x00002000)
DECL|macro|FCC_GFMR_RENC_NRZ
mdefine_line|#define FCC_GFMR_RENC_NRZ&t;((uint)0x00000000)
DECL|macro|FCC_GFMR_RENC_NRZI
mdefine_line|#define FCC_GFMR_RENC_NRZI&t;((uint)0x00000800)
DECL|macro|FCC_GFMR_REVD
mdefine_line|#define FCC_GFMR_REVD&t;&t;((uint)0x00000400)
DECL|macro|FCC_GFMR_TENC_NRZ
mdefine_line|#define FCC_GFMR_TENC_NRZ&t;((uint)0x00000000)
DECL|macro|FCC_GFMR_TENC_NRZI
mdefine_line|#define FCC_GFMR_TENC_NRZI&t;((uint)0x00000100)
DECL|macro|FCC_GFMR_TCRC_16
mdefine_line|#define FCC_GFMR_TCRC_16&t;((uint)0x00000000)
DECL|macro|FCC_GFMR_TCRC_32
mdefine_line|#define FCC_GFMR_TCRC_32&t;((uint)0x00000080)
DECL|macro|FCC_GFMR_ENR
mdefine_line|#define FCC_GFMR_ENR&t;&t;((uint)0x00000020)
DECL|macro|FCC_GFMR_ENT
mdefine_line|#define FCC_GFMR_ENT&t;&t;((uint)0x00000010)
DECL|macro|FCC_GFMR_MODE_ENET
mdefine_line|#define FCC_GFMR_MODE_ENET&t;((uint)0x0000000c)
DECL|macro|FCC_GFMR_MODE_ATM
mdefine_line|#define FCC_GFMR_MODE_ATM&t;((uint)0x0000000a)
DECL|macro|FCC_GFMR_MODE_HDLC
mdefine_line|#define FCC_GFMR_MODE_HDLC&t;((uint)0x00000000)
multiline_comment|/* Generic FCC parameter ram.&n;*/
DECL|struct|fcc_param
r_typedef
r_struct
id|fcc_param
(brace
DECL|member|fcc_riptr
id|ushort
id|fcc_riptr
suffix:semicolon
multiline_comment|/* Rx Internal temp pointer */
DECL|member|fcc_tiptr
id|ushort
id|fcc_tiptr
suffix:semicolon
multiline_comment|/* Tx Internal temp pointer */
DECL|member|fcc_res1
id|ushort
id|fcc_res1
suffix:semicolon
DECL|member|fcc_mrblr
id|ushort
id|fcc_mrblr
suffix:semicolon
multiline_comment|/* Max receive buffer length, mod 32 bytes */
DECL|member|fcc_rstate
id|uint
id|fcc_rstate
suffix:semicolon
multiline_comment|/* Upper byte is Func code, must be set */
DECL|member|fcc_rbase
id|uint
id|fcc_rbase
suffix:semicolon
multiline_comment|/* Receive BD base */
DECL|member|fcc_rbdstat
id|ushort
id|fcc_rbdstat
suffix:semicolon
multiline_comment|/* RxBD status */
DECL|member|fcc_rbdlen
id|ushort
id|fcc_rbdlen
suffix:semicolon
multiline_comment|/* RxBD down counter */
DECL|member|fcc_rdptr
id|uint
id|fcc_rdptr
suffix:semicolon
multiline_comment|/* RxBD internal data pointer */
DECL|member|fcc_tstate
id|uint
id|fcc_tstate
suffix:semicolon
multiline_comment|/* Upper byte is Func code, must be set */
DECL|member|fcc_tbase
id|uint
id|fcc_tbase
suffix:semicolon
multiline_comment|/* Transmit BD base */
DECL|member|fcc_tbdstat
id|ushort
id|fcc_tbdstat
suffix:semicolon
multiline_comment|/* TxBD status */
DECL|member|fcc_tbdlen
id|ushort
id|fcc_tbdlen
suffix:semicolon
multiline_comment|/* TxBD down counter */
DECL|member|fcc_tdptr
id|uint
id|fcc_tdptr
suffix:semicolon
multiline_comment|/* TxBD internal data pointer */
DECL|member|fcc_rbptr
id|uint
id|fcc_rbptr
suffix:semicolon
multiline_comment|/* Rx BD Internal buf pointer */
DECL|member|fcc_tbptr
id|uint
id|fcc_tbptr
suffix:semicolon
multiline_comment|/* Tx BD Internal buf pointer */
DECL|member|fcc_rcrc
id|uint
id|fcc_rcrc
suffix:semicolon
multiline_comment|/* Rx temp CRC */
DECL|member|fcc_res2
id|uint
id|fcc_res2
suffix:semicolon
DECL|member|fcc_tcrc
id|uint
id|fcc_tcrc
suffix:semicolon
multiline_comment|/* Tx temp CRC */
DECL|typedef|fccp_t
)brace
id|fccp_t
suffix:semicolon
multiline_comment|/* Ethernet controller through FCC.&n;*/
DECL|struct|fcc_enet
r_typedef
r_struct
id|fcc_enet
(brace
DECL|member|fen_genfcc
id|fccp_t
id|fen_genfcc
suffix:semicolon
DECL|member|fen_statbuf
id|uint
id|fen_statbuf
suffix:semicolon
multiline_comment|/* Internal status buffer */
DECL|member|fen_camptr
id|uint
id|fen_camptr
suffix:semicolon
multiline_comment|/* CAM address */
DECL|member|fen_cmask
id|uint
id|fen_cmask
suffix:semicolon
multiline_comment|/* Constant mask for CRC */
DECL|member|fen_cpres
id|uint
id|fen_cpres
suffix:semicolon
multiline_comment|/* Preset CRC */
DECL|member|fen_crcec
id|uint
id|fen_crcec
suffix:semicolon
multiline_comment|/* CRC Error counter */
DECL|member|fen_alec
id|uint
id|fen_alec
suffix:semicolon
multiline_comment|/* alignment error counter */
DECL|member|fen_disfc
id|uint
id|fen_disfc
suffix:semicolon
multiline_comment|/* discard frame counter */
DECL|member|fen_retlim
id|ushort
id|fen_retlim
suffix:semicolon
multiline_comment|/* Retry limit */
DECL|member|fen_retcnt
id|ushort
id|fen_retcnt
suffix:semicolon
multiline_comment|/* Retry counter */
DECL|member|fen_pper
id|ushort
id|fen_pper
suffix:semicolon
multiline_comment|/* Persistence */
DECL|member|fen_boffcnt
id|ushort
id|fen_boffcnt
suffix:semicolon
multiline_comment|/* backoff counter */
DECL|member|fen_gaddrh
id|uint
id|fen_gaddrh
suffix:semicolon
multiline_comment|/* Group address filter, high 32-bits */
DECL|member|fen_gaddrl
id|uint
id|fen_gaddrl
suffix:semicolon
multiline_comment|/* Group address filter, low 32-bits */
DECL|member|fen_tfcstat
id|ushort
id|fen_tfcstat
suffix:semicolon
multiline_comment|/* out of sequence TxBD */
DECL|member|fen_tfclen
id|ushort
id|fen_tfclen
suffix:semicolon
DECL|member|fen_tfcptr
id|uint
id|fen_tfcptr
suffix:semicolon
DECL|member|fen_mflr
id|ushort
id|fen_mflr
suffix:semicolon
multiline_comment|/* Maximum frame length (1518) */
DECL|member|fen_paddrh
id|ushort
id|fen_paddrh
suffix:semicolon
multiline_comment|/* MAC address */
DECL|member|fen_paddrm
id|ushort
id|fen_paddrm
suffix:semicolon
DECL|member|fen_paddrl
id|ushort
id|fen_paddrl
suffix:semicolon
DECL|member|fen_ibdcount
id|ushort
id|fen_ibdcount
suffix:semicolon
multiline_comment|/* Internal BD counter */
DECL|member|fen_ibdstart
id|ushort
id|fen_ibdstart
suffix:semicolon
multiline_comment|/* Internal BD start pointer */
DECL|member|fen_ibdend
id|ushort
id|fen_ibdend
suffix:semicolon
multiline_comment|/* Internal BD end pointer */
DECL|member|fen_txlen
id|ushort
id|fen_txlen
suffix:semicolon
multiline_comment|/* Internal Tx frame length counter */
DECL|member|fen_ibdbase
id|uint
id|fen_ibdbase
(braket
l_int|8
)braket
suffix:semicolon
multiline_comment|/* Internal use */
DECL|member|fen_iaddrh
id|uint
id|fen_iaddrh
suffix:semicolon
multiline_comment|/* Individual address filter */
DECL|member|fen_iaddrl
id|uint
id|fen_iaddrl
suffix:semicolon
DECL|member|fen_minflr
id|ushort
id|fen_minflr
suffix:semicolon
multiline_comment|/* Minimum frame length (64) */
DECL|member|fen_taddrh
id|ushort
id|fen_taddrh
suffix:semicolon
multiline_comment|/* Filter transfer MAC address */
DECL|member|fen_taddrm
id|ushort
id|fen_taddrm
suffix:semicolon
DECL|member|fen_taddrl
id|ushort
id|fen_taddrl
suffix:semicolon
DECL|member|fen_padptr
id|ushort
id|fen_padptr
suffix:semicolon
multiline_comment|/* Pointer to pad byte buffer */
DECL|member|fen_cftype
id|ushort
id|fen_cftype
suffix:semicolon
multiline_comment|/* control frame type */
DECL|member|fen_cfrange
id|ushort
id|fen_cfrange
suffix:semicolon
multiline_comment|/* control frame range */
DECL|member|fen_maxb
id|ushort
id|fen_maxb
suffix:semicolon
multiline_comment|/* maximum BD count */
DECL|member|fen_maxd1
id|ushort
id|fen_maxd1
suffix:semicolon
multiline_comment|/* Max DMA1 length (1520) */
DECL|member|fen_maxd2
id|ushort
id|fen_maxd2
suffix:semicolon
multiline_comment|/* Max DMA2 length (1520) */
DECL|member|fen_maxd
id|ushort
id|fen_maxd
suffix:semicolon
multiline_comment|/* internal max DMA count */
DECL|member|fen_dmacnt
id|ushort
id|fen_dmacnt
suffix:semicolon
multiline_comment|/* internal DMA counter */
DECL|member|fen_octc
id|uint
id|fen_octc
suffix:semicolon
multiline_comment|/* Total octect counter */
DECL|member|fen_colc
id|uint
id|fen_colc
suffix:semicolon
multiline_comment|/* Total collision counter */
DECL|member|fen_broc
id|uint
id|fen_broc
suffix:semicolon
multiline_comment|/* Total broadcast packet counter */
DECL|member|fen_mulc
id|uint
id|fen_mulc
suffix:semicolon
multiline_comment|/* Total multicast packet count */
DECL|member|fen_uspc
id|uint
id|fen_uspc
suffix:semicolon
multiline_comment|/* Total packets &lt; 64 bytes */
DECL|member|fen_frgc
id|uint
id|fen_frgc
suffix:semicolon
multiline_comment|/* Total packets &lt; 64 bytes with errors */
DECL|member|fen_ospc
id|uint
id|fen_ospc
suffix:semicolon
multiline_comment|/* Total packets &gt; 1518 */
DECL|member|fen_jbrc
id|uint
id|fen_jbrc
suffix:semicolon
multiline_comment|/* Total packets &gt; 1518 with errors */
DECL|member|fen_p64c
id|uint
id|fen_p64c
suffix:semicolon
multiline_comment|/* Total packets == 64 bytes */
DECL|member|fen_p65c
id|uint
id|fen_p65c
suffix:semicolon
multiline_comment|/* Total packets 64 &lt; bytes &lt;= 127 */
DECL|member|fen_p128c
id|uint
id|fen_p128c
suffix:semicolon
multiline_comment|/* Total packets 127 &lt; bytes &lt;= 255 */
DECL|member|fen_p256c
id|uint
id|fen_p256c
suffix:semicolon
multiline_comment|/* Total packets 256 &lt; bytes &lt;= 511 */
DECL|member|fen_p512c
id|uint
id|fen_p512c
suffix:semicolon
multiline_comment|/* Total packets 512 &lt; bytes &lt;= 1023 */
DECL|member|fen_p1024c
id|uint
id|fen_p1024c
suffix:semicolon
multiline_comment|/* Total packets 1024 &lt; bytes &lt;= 1518 */
DECL|member|fen_cambuf
id|uint
id|fen_cambuf
suffix:semicolon
multiline_comment|/* Internal CAM buffer poiner */
DECL|member|fen_rfthr
id|ushort
id|fen_rfthr
suffix:semicolon
multiline_comment|/* Received frames threshold */
DECL|member|fen_rfcnt
id|ushort
id|fen_rfcnt
suffix:semicolon
multiline_comment|/* Received frames count */
DECL|typedef|fcc_enet_t
)brace
id|fcc_enet_t
suffix:semicolon
multiline_comment|/* FCC Event/Mask register as used by Ethernet.&n;*/
DECL|macro|FCC_ENET_GRA
mdefine_line|#define FCC_ENET_GRA&t;((ushort)0x0080)&t;/* Graceful stop complete */
DECL|macro|FCC_ENET_RXC
mdefine_line|#define FCC_ENET_RXC&t;((ushort)0x0040)&t;/* Control Frame Received */
DECL|macro|FCC_ENET_TXC
mdefine_line|#define FCC_ENET_TXC&t;((ushort)0x0020)&t;/* Out of seq. Tx sent */
DECL|macro|FCC_ENET_TXE
mdefine_line|#define FCC_ENET_TXE&t;((ushort)0x0010)&t;/* Transmit Error */
DECL|macro|FCC_ENET_RXF
mdefine_line|#define FCC_ENET_RXF&t;((ushort)0x0008)&t;/* Full frame received */
DECL|macro|FCC_ENET_BSY
mdefine_line|#define FCC_ENET_BSY&t;((ushort)0x0004)&t;/* Busy.  Rx Frame dropped */
DECL|macro|FCC_ENET_TXB
mdefine_line|#define FCC_ENET_TXB&t;((ushort)0x0002)&t;/* A buffer was transmitted */
DECL|macro|FCC_ENET_RXB
mdefine_line|#define FCC_ENET_RXB&t;((ushort)0x0001)&t;/* A buffer was received */
multiline_comment|/* FCC Mode Register (FPSMR) as used by Ethernet.&n;*/
DECL|macro|FCC_PSMR_HBC
mdefine_line|#define FCC_PSMR_HBC&t;((uint)0x80000000)&t;/* Enable heartbeat */
DECL|macro|FCC_PSMR_FC
mdefine_line|#define FCC_PSMR_FC&t;((uint)0x40000000)&t;/* Force Collision */
DECL|macro|FCC_PSMR_SBT
mdefine_line|#define FCC_PSMR_SBT&t;((uint)0x20000000)&t;/* Stop backoff timer */
DECL|macro|FCC_PSMR_LPB
mdefine_line|#define FCC_PSMR_LPB&t;((uint)0x10000000)&t;/* Local protect. 1 = FDX */
DECL|macro|FCC_PSMR_LCW
mdefine_line|#define FCC_PSMR_LCW&t;((uint)0x08000000)&t;/* Late collision select */
DECL|macro|FCC_PSMR_FDE
mdefine_line|#define FCC_PSMR_FDE&t;((uint)0x04000000)&t;/* Full Duplex Enable */
DECL|macro|FCC_PSMR_MON
mdefine_line|#define FCC_PSMR_MON&t;((uint)0x02000000)&t;/* RMON Enable */
DECL|macro|FCC_PSMR_PRO
mdefine_line|#define FCC_PSMR_PRO&t;((uint)0x00400000)&t;/* Promiscuous Enable */
DECL|macro|FCC_PSMR_FCE
mdefine_line|#define FCC_PSMR_FCE&t;((uint)0x00200000)&t;/* Flow Control Enable */
DECL|macro|FCC_PSMR_RSH
mdefine_line|#define FCC_PSMR_RSH&t;((uint)0x00100000)&t;/* Receive Short Frames */
DECL|macro|FCC_PSMR_CAM
mdefine_line|#define FCC_PSMR_CAM&t;((uint)0x00000400)&t;/* CAM enable */
DECL|macro|FCC_PSMR_BRO
mdefine_line|#define FCC_PSMR_BRO&t;((uint)0x00000200)&t;/* Broadcast pkt discard */
DECL|macro|FCC_PSMR_ENCRC
mdefine_line|#define FCC_PSMR_ENCRC&t;((uint)0x00000080)&t;/* Use 32-bit CRC */
multiline_comment|/* IIC parameter RAM.&n;*/
DECL|struct|iic
r_typedef
r_struct
id|iic
(brace
DECL|member|iic_rbase
id|ushort
id|iic_rbase
suffix:semicolon
multiline_comment|/* Rx Buffer descriptor base address */
DECL|member|iic_tbase
id|ushort
id|iic_tbase
suffix:semicolon
multiline_comment|/* Tx Buffer descriptor base address */
DECL|member|iic_rfcr
id|u_char
id|iic_rfcr
suffix:semicolon
multiline_comment|/* Rx function code */
DECL|member|iic_tfcr
id|u_char
id|iic_tfcr
suffix:semicolon
multiline_comment|/* Tx function code */
DECL|member|iic_mrblr
id|ushort
id|iic_mrblr
suffix:semicolon
multiline_comment|/* Max receive buffer length */
DECL|member|iic_rstate
id|uint
id|iic_rstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_rdp
id|uint
id|iic_rdp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_rbptr
id|ushort
id|iic_rbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_rbc
id|ushort
id|iic_rbc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_rxtmp
id|uint
id|iic_rxtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_tstate
id|uint
id|iic_tstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_tdp
id|uint
id|iic_tdp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_tbptr
id|ushort
id|iic_tbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_tbc
id|ushort
id|iic_tbc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|iic_txtmp
id|uint
id|iic_txtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|typedef|iic_t
)brace
id|iic_t
suffix:semicolon
multiline_comment|/* SPI parameter RAM.&n;*/
DECL|struct|spi
r_typedef
r_struct
id|spi
(brace
DECL|member|spi_rbase
id|ushort
id|spi_rbase
suffix:semicolon
multiline_comment|/* Rx Buffer descriptor base address */
DECL|member|spi_tbase
id|ushort
id|spi_tbase
suffix:semicolon
multiline_comment|/* Tx Buffer descriptor base address */
DECL|member|spi_rfcr
id|u_char
id|spi_rfcr
suffix:semicolon
multiline_comment|/* Rx function code */
DECL|member|spi_tfcr
id|u_char
id|spi_tfcr
suffix:semicolon
multiline_comment|/* Tx function code */
DECL|member|spi_mrblr
id|ushort
id|spi_mrblr
suffix:semicolon
multiline_comment|/* Max receive buffer length */
DECL|member|spi_rstate
id|uint
id|spi_rstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_rdp
id|uint
id|spi_rdp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_rbptr
id|ushort
id|spi_rbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_rbc
id|ushort
id|spi_rbc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_rxtmp
id|uint
id|spi_rxtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_tstate
id|uint
id|spi_tstate
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_tdp
id|uint
id|spi_tdp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_tbptr
id|ushort
id|spi_tbptr
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_tbc
id|ushort
id|spi_tbc
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_txtmp
id|uint
id|spi_txtmp
suffix:semicolon
multiline_comment|/* Internal */
DECL|member|spi_res
id|uint
id|spi_res
suffix:semicolon
multiline_comment|/* Tx temp. */
DECL|member|spi_res1
id|uint
id|spi_res1
(braket
l_int|4
)braket
suffix:semicolon
multiline_comment|/* SDMA temp. */
DECL|typedef|spi_t
)brace
id|spi_t
suffix:semicolon
multiline_comment|/* SPI Mode register.&n;*/
DECL|macro|SPMODE_LOOP
mdefine_line|#define SPMODE_LOOP&t;((ushort)0x4000)&t;/* Loopback */
DECL|macro|SPMODE_CI
mdefine_line|#define SPMODE_CI&t;((ushort)0x2000)&t;/* Clock Invert */
DECL|macro|SPMODE_CP
mdefine_line|#define SPMODE_CP&t;((ushort)0x1000)&t;/* Clock Phase */
DECL|macro|SPMODE_DIV16
mdefine_line|#define SPMODE_DIV16&t;((ushort)0x0800)&t;/* BRG/16 mode */
DECL|macro|SPMODE_REV
mdefine_line|#define SPMODE_REV&t;((ushort)0x0400)&t;/* Reversed Data */
DECL|macro|SPMODE_MSTR
mdefine_line|#define SPMODE_MSTR&t;((ushort)0x0200)&t;/* SPI Master */
DECL|macro|SPMODE_EN
mdefine_line|#define SPMODE_EN&t;((ushort)0x0100)&t;/* Enable */
DECL|macro|SPMODE_LENMSK
mdefine_line|#define SPMODE_LENMSK&t;((ushort)0x00f0)&t;/* character length */
DECL|macro|SPMODE_PMMSK
mdefine_line|#define SPMODE_PMMSK&t;((ushort)0x000f)&t;/* prescale modulus */
DECL|macro|SPMODE_LEN
mdefine_line|#define SPMODE_LEN(x)&t;((((x)-1)&amp;0xF)&lt;&lt;4)
DECL|macro|SPMODE_PM
mdefine_line|#define SPMODE_PM(x)&t;((x) &amp;0xF)
DECL|macro|SPI_EB
mdefine_line|#define SPI_EB&t;&t;((u_char)0x10)&t;&t;/* big endian byte order */
DECL|macro|BD_IIC_START
mdefine_line|#define BD_IIC_START&t;&t;((ushort)0x0400)
multiline_comment|/* IDMA parameter RAM&n;*/
DECL|struct|idma
r_typedef
r_struct
id|idma
(brace
DECL|member|ibase
id|ushort
id|ibase
suffix:semicolon
multiline_comment|/* IDMA buffer descriptor table base address */
DECL|member|dcm
id|ushort
id|dcm
suffix:semicolon
multiline_comment|/* DMA channel mode */
DECL|member|ibdptr
id|ushort
id|ibdptr
suffix:semicolon
multiline_comment|/* IDMA current buffer descriptor pointer */
DECL|member|dpr_buf
id|ushort
id|dpr_buf
suffix:semicolon
multiline_comment|/* IDMA transfer buffer base address */
DECL|member|buf_inv
id|ushort
id|buf_inv
suffix:semicolon
multiline_comment|/* internal buffer inventory */
DECL|member|ss_max
id|ushort
id|ss_max
suffix:semicolon
multiline_comment|/* steady-state maximum transfer size */
DECL|member|dpr_in_ptr
id|ushort
id|dpr_in_ptr
suffix:semicolon
multiline_comment|/* write pointer inside the internal buffer */
DECL|member|sts
id|ushort
id|sts
suffix:semicolon
multiline_comment|/* source transfer size */
DECL|member|dpr_out_ptr
id|ushort
id|dpr_out_ptr
suffix:semicolon
multiline_comment|/* read pointer inside the internal buffer */
DECL|member|seob
id|ushort
id|seob
suffix:semicolon
multiline_comment|/* source end of burst */
DECL|member|deob
id|ushort
id|deob
suffix:semicolon
multiline_comment|/* destination end of burst */
DECL|member|dts
id|ushort
id|dts
suffix:semicolon
multiline_comment|/* destination transfer size */
DECL|member|ret_add
id|ushort
id|ret_add
suffix:semicolon
multiline_comment|/* return address when working in ERM=1 mode */
DECL|member|res0
id|ushort
id|res0
suffix:semicolon
multiline_comment|/* reserved */
DECL|member|bd_cnt
id|uint
id|bd_cnt
suffix:semicolon
multiline_comment|/* internal byte count */
DECL|member|s_ptr
id|uint
id|s_ptr
suffix:semicolon
multiline_comment|/* source internal data pointer */
DECL|member|d_ptr
id|uint
id|d_ptr
suffix:semicolon
multiline_comment|/* destination internal data pointer */
DECL|member|istate
id|uint
id|istate
suffix:semicolon
multiline_comment|/* internal state */
DECL|member|res1
id|u_char
id|res1
(braket
l_int|20
)braket
suffix:semicolon
multiline_comment|/* pad to 64-byte length */
DECL|typedef|idma_t
)brace
id|idma_t
suffix:semicolon
multiline_comment|/* DMA channel mode bit fields&n;*/
DECL|macro|IDMA_DCM_FB
mdefine_line|#define IDMA_DCM_FB&t;&t;((ushort)0x8000) /* fly-by mode */
DECL|macro|IDMA_DCM_LP
mdefine_line|#define IDMA_DCM_LP&t;&t;((ushort)0x4000) /* low priority */
DECL|macro|IDMA_DCM_TC2
mdefine_line|#define IDMA_DCM_TC2&t;&t;((ushort)0x0400) /* value driven on TC[2] */
DECL|macro|IDMA_DCM_DMA_WRAP_MASK
mdefine_line|#define IDMA_DCM_DMA_WRAP_MASK&t;((ushort)0x01c0) /* mask for DMA wrap */
DECL|macro|IDMA_DCM_DMA_WRAP_64
mdefine_line|#define IDMA_DCM_DMA_WRAP_64&t;((ushort)0x0000) /* 64-byte DMA xfer buffer */
DECL|macro|IDMA_DCM_DMA_WRAP_128
mdefine_line|#define IDMA_DCM_DMA_WRAP_128&t;((ushort)0x0040) /* 128-byte DMA xfer buffer */
DECL|macro|IDMA_DCM_DMA_WRAP_256
mdefine_line|#define IDMA_DCM_DMA_WRAP_256&t;((ushort)0x0080) /* 256-byte DMA xfer buffer */
DECL|macro|IDMA_DCM_DMA_WRAP_512
mdefine_line|#define IDMA_DCM_DMA_WRAP_512&t;((ushort)0x00c0) /* 512-byte DMA xfer buffer */
DECL|macro|IDMA_DCM_DMA_WRAP_1024
mdefine_line|#define IDMA_DCM_DMA_WRAP_1024&t;((ushort)0x0100) /* 1024-byte DMA xfer buffer */
DECL|macro|IDMA_DCM_DMA_WRAP_2048
mdefine_line|#define IDMA_DCM_DMA_WRAP_2048&t;((ushort)0x0140) /* 2048-byte DMA xfer buffer */
DECL|macro|IDMA_DCM_SINC
mdefine_line|#define IDMA_DCM_SINC&t;&t;((ushort)0x0020) /* source inc addr */
DECL|macro|IDMA_DCM_DINC
mdefine_line|#define IDMA_DCM_DINC&t;&t;((ushort)0x0010) /* destination inc addr */
DECL|macro|IDMA_DCM_ERM
mdefine_line|#define IDMA_DCM_ERM&t;&t;((ushort)0x0008) /* external request mode */
DECL|macro|IDMA_DCM_DT
mdefine_line|#define IDMA_DCM_DT&t;&t;((ushort)0x0004) /* DONE treatment */
DECL|macro|IDMA_DCM_SD_MASK
mdefine_line|#define IDMA_DCM_SD_MASK&t;((ushort)0x0003) /* mask for SD bit field */
DECL|macro|IDMA_DCM_SD_MEM2MEM
mdefine_line|#define IDMA_DCM_SD_MEM2MEM&t;((ushort)0x0000) /* memory-to-memory xfer */
DECL|macro|IDMA_DCM_SD_PER2MEM
mdefine_line|#define IDMA_DCM_SD_PER2MEM&t;((ushort)0x0002) /* peripheral-to-memory xfer */
DECL|macro|IDMA_DCM_SD_MEM2PER
mdefine_line|#define IDMA_DCM_SD_MEM2PER&t;((ushort)0x0001) /* memory-to-peripheral xfer */
multiline_comment|/* IDMA Buffer Descriptors&n;*/
DECL|struct|idma_bd
r_typedef
r_struct
id|idma_bd
(brace
DECL|member|flags
id|uint
id|flags
suffix:semicolon
DECL|member|len
id|uint
id|len
suffix:semicolon
multiline_comment|/* data length */
DECL|member|src
id|uint
id|src
suffix:semicolon
multiline_comment|/* source data buffer pointer */
DECL|member|dst
id|uint
id|dst
suffix:semicolon
multiline_comment|/* destination data buffer pointer */
DECL|typedef|idma_bd_t
)brace
id|idma_bd_t
suffix:semicolon
multiline_comment|/* IDMA buffer descriptor flag bit fields&n;*/
DECL|macro|IDMA_BD_V
mdefine_line|#define IDMA_BD_V&t;((uint)0x80000000)&t;/* valid */
DECL|macro|IDMA_BD_W
mdefine_line|#define IDMA_BD_W&t;((uint)0x20000000)&t;/* wrap */
DECL|macro|IDMA_BD_I
mdefine_line|#define IDMA_BD_I&t;((uint)0x10000000)&t;/* interrupt */
DECL|macro|IDMA_BD_L
mdefine_line|#define IDMA_BD_L&t;((uint)0x08000000)&t;/* last */
DECL|macro|IDMA_BD_CM
mdefine_line|#define IDMA_BD_CM&t;((uint)0x02000000)&t;/* continuous mode */
DECL|macro|IDMA_BD_SDN
mdefine_line|#define IDMA_BD_SDN&t;((uint)0x00400000)&t;/* source done */
DECL|macro|IDMA_BD_DDN
mdefine_line|#define IDMA_BD_DDN&t;((uint)0x00200000)&t;/* destination done */
DECL|macro|IDMA_BD_DGBL
mdefine_line|#define IDMA_BD_DGBL&t;((uint)0x00100000)&t;/* destination global */
DECL|macro|IDMA_BD_DBO_LE
mdefine_line|#define IDMA_BD_DBO_LE&t;((uint)0x00040000)&t;/* little-end dest byte order */
DECL|macro|IDMA_BD_DBO_BE
mdefine_line|#define IDMA_BD_DBO_BE&t;((uint)0x00080000)&t;/* big-end dest byte order */
DECL|macro|IDMA_BD_DDTB
mdefine_line|#define IDMA_BD_DDTB&t;((uint)0x00010000)&t;/* destination data bus */
DECL|macro|IDMA_BD_SGBL
mdefine_line|#define IDMA_BD_SGBL&t;((uint)0x00002000)&t;/* source global */
DECL|macro|IDMA_BD_SBO_LE
mdefine_line|#define IDMA_BD_SBO_LE&t;((uint)0x00000800)&t;/* little-end src byte order */
DECL|macro|IDMA_BD_SBO_BE
mdefine_line|#define IDMA_BD_SBO_BE&t;((uint)0x00001000)&t;/* big-end src byte order */
DECL|macro|IDMA_BD_SDTB
mdefine_line|#define IDMA_BD_SDTB&t;((uint)0x00000200)&t;/* source data bus */
multiline_comment|/* per-channel IDMA registers&n;*/
DECL|struct|im_idma
r_typedef
r_struct
id|im_idma
(brace
DECL|member|idsr
id|u_char
id|idsr
suffix:semicolon
multiline_comment|/* IDMAn event status register */
DECL|member|res0
id|u_char
id|res0
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|idmr
id|u_char
id|idmr
suffix:semicolon
multiline_comment|/* IDMAn event mask register */
DECL|member|res1
id|u_char
id|res1
(braket
l_int|3
)braket
suffix:semicolon
DECL|typedef|im_idma_t
)brace
id|im_idma_t
suffix:semicolon
multiline_comment|/* IDMA event register bit fields&n;*/
DECL|macro|IDMA_EVENT_SC
mdefine_line|#define IDMA_EVENT_SC&t;((unsigned char)0x08)&t;/* stop completed */
DECL|macro|IDMA_EVENT_OB
mdefine_line|#define IDMA_EVENT_OB&t;((unsigned char)0x04)&t;/* out of buffers */
DECL|macro|IDMA_EVENT_EDN
mdefine_line|#define IDMA_EVENT_EDN&t;((unsigned char)0x02)&t;/* external DONE asserted */
DECL|macro|IDMA_EVENT_BC
mdefine_line|#define IDMA_EVENT_BC&t;((unsigned char)0x01)&t;/* buffer descriptor complete */
multiline_comment|/* RISC Controller Configuration Register (RCCR) bit fields&n;*/
DECL|macro|RCCR_TIME
mdefine_line|#define RCCR_TIME&t;((uint)0x80000000) /* timer enable */
DECL|macro|RCCR_TIMEP_MASK
mdefine_line|#define RCCR_TIMEP_MASK&t;((uint)0x3f000000) /* mask for timer period bit field */
DECL|macro|RCCR_DR0M
mdefine_line|#define RCCR_DR0M&t;((uint)0x00800000) /* IDMA0 request mode */
DECL|macro|RCCR_DR1M
mdefine_line|#define RCCR_DR1M&t;((uint)0x00400000) /* IDMA1 request mode */
DECL|macro|RCCR_DR2M
mdefine_line|#define RCCR_DR2M&t;((uint)0x00000080) /* IDMA2 request mode */
DECL|macro|RCCR_DR3M
mdefine_line|#define RCCR_DR3M&t;((uint)0x00000040) /* IDMA3 request mode */
DECL|macro|RCCR_DR0QP_MASK
mdefine_line|#define RCCR_DR0QP_MASK&t;((uint)0x00300000) /* mask for IDMA0 req priority */
DECL|macro|RCCR_DR0QP_HIGH
mdefine_line|#define RCCR_DR0QP_HIGH ((uint)0x00000000) /* IDMA0 has high req priority */
DECL|macro|RCCR_DR0QP_MED
mdefine_line|#define RCCR_DR0QP_MED&t;((uint)0x00100000) /* IDMA0 has medium req priority */
DECL|macro|RCCR_DR0QP_LOW
mdefine_line|#define RCCR_DR0QP_LOW&t;((uint)0x00200000) /* IDMA0 has low req priority */
DECL|macro|RCCR_DR1QP_MASK
mdefine_line|#define RCCR_DR1QP_MASK&t;((uint)0x00030000) /* mask for IDMA1 req priority */
DECL|macro|RCCR_DR1QP_HIGH
mdefine_line|#define RCCR_DR1QP_HIGH ((uint)0x00000000) /* IDMA1 has high req priority */
DECL|macro|RCCR_DR1QP_MED
mdefine_line|#define RCCR_DR1QP_MED&t;((uint)0x00010000) /* IDMA1 has medium req priority */
DECL|macro|RCCR_DR1QP_LOW
mdefine_line|#define RCCR_DR1QP_LOW&t;((uint)0x00020000) /* IDMA1 has low req priority */
DECL|macro|RCCR_DR2QP_MASK
mdefine_line|#define RCCR_DR2QP_MASK&t;((uint)0x00000030) /* mask for IDMA2 req priority */
DECL|macro|RCCR_DR2QP_HIGH
mdefine_line|#define RCCR_DR2QP_HIGH ((uint)0x00000000) /* IDMA2 has high req priority */
DECL|macro|RCCR_DR2QP_MED
mdefine_line|#define RCCR_DR2QP_MED&t;((uint)0x00000010) /* IDMA2 has medium req priority */
DECL|macro|RCCR_DR2QP_LOW
mdefine_line|#define RCCR_DR2QP_LOW&t;((uint)0x00000020) /* IDMA2 has low req priority */
DECL|macro|RCCR_DR3QP_MASK
mdefine_line|#define RCCR_DR3QP_MASK&t;((uint)0x00000003) /* mask for IDMA3 req priority */
DECL|macro|RCCR_DR3QP_HIGH
mdefine_line|#define RCCR_DR3QP_HIGH ((uint)0x00000000) /* IDMA3 has high req priority */
DECL|macro|RCCR_DR3QP_MED
mdefine_line|#define RCCR_DR3QP_MED&t;((uint)0x00000001) /* IDMA3 has medium req priority */
DECL|macro|RCCR_DR3QP_LOW
mdefine_line|#define RCCR_DR3QP_LOW&t;((uint)0x00000002) /* IDMA3 has low req priority */
DECL|macro|RCCR_EIE
mdefine_line|#define RCCR_EIE&t;((uint)0x00080000) /* external interrupt enable */
DECL|macro|RCCR_SCD
mdefine_line|#define RCCR_SCD&t;((uint)0x00040000) /* scheduler configuration */
DECL|macro|RCCR_ERAM_MASK
mdefine_line|#define RCCR_ERAM_MASK&t;((uint)0x0000e000) /* mask for enable RAM microcode */
DECL|macro|RCCR_ERAM_0KB
mdefine_line|#define RCCR_ERAM_0KB&t;((uint)0x00000000) /* use 0KB of dpram for microcode */
DECL|macro|RCCR_ERAM_2KB
mdefine_line|#define RCCR_ERAM_2KB&t;((uint)0x00002000) /* use 2KB of dpram for microcode */
DECL|macro|RCCR_ERAM_4KB
mdefine_line|#define RCCR_ERAM_4KB&t;((uint)0x00004000) /* use 4KB of dpram for microcode */
DECL|macro|RCCR_ERAM_6KB
mdefine_line|#define RCCR_ERAM_6KB&t;((uint)0x00006000) /* use 6KB of dpram for microcode */
DECL|macro|RCCR_ERAM_8KB
mdefine_line|#define RCCR_ERAM_8KB&t;((uint)0x00008000) /* use 8KB of dpram for microcode */
DECL|macro|RCCR_ERAM_10KB
mdefine_line|#define RCCR_ERAM_10KB&t;((uint)0x0000a000) /* use 10KB of dpram for microcode */
DECL|macro|RCCR_ERAM_12KB
mdefine_line|#define RCCR_ERAM_12KB&t;((uint)0x0000c000) /* use 12KB of dpram for microcode */
DECL|macro|RCCR_EDM0
mdefine_line|#define RCCR_EDM0&t;((uint)0x00000800) /* DREQ0 edge detect mode */
DECL|macro|RCCR_EDM1
mdefine_line|#define RCCR_EDM1&t;((uint)0x00000400) /* DREQ1 edge detect mode */
DECL|macro|RCCR_EDM2
mdefine_line|#define RCCR_EDM2&t;((uint)0x00000200) /* DREQ2 edge detect mode */
DECL|macro|RCCR_EDM3
mdefine_line|#define RCCR_EDM3&t;((uint)0x00000100) /* DREQ3 edge detect mode */
DECL|macro|RCCR_DEM01
mdefine_line|#define RCCR_DEM01&t;((uint)0x00000008) /* DONE0/DONE1 edge detect mode */
DECL|macro|RCCR_DEM23
mdefine_line|#define RCCR_DEM23&t;((uint)0x00000004) /* DONE2/DONE3 edge detect mode */
multiline_comment|/*-----------------------------------------------------------------------&n; * CMXFCR - CMX FCC Clock Route Register&n; */
DECL|macro|CMXFCR_FC1
mdefine_line|#define CMXFCR_FC1         0x40000000   /* FCC1 connection              */
DECL|macro|CMXFCR_RF1CS_MSK
mdefine_line|#define CMXFCR_RF1CS_MSK   0x38000000   /* Receive FCC1 Clock Source Mask */
DECL|macro|CMXFCR_TF1CS_MSK
mdefine_line|#define CMXFCR_TF1CS_MSK   0x07000000   /* Transmit FCC1 Clock Source Mask */
DECL|macro|CMXFCR_FC2
mdefine_line|#define CMXFCR_FC2         0x00400000   /* FCC2 connection              */
DECL|macro|CMXFCR_RF2CS_MSK
mdefine_line|#define CMXFCR_RF2CS_MSK   0x00380000   /* Receive FCC2 Clock Source Mask */
DECL|macro|CMXFCR_TF2CS_MSK
mdefine_line|#define CMXFCR_TF2CS_MSK   0x00070000   /* Transmit FCC2 Clock Source Mask */
DECL|macro|CMXFCR_FC3
mdefine_line|#define CMXFCR_FC3         0x00004000   /* FCC3 connection              */
DECL|macro|CMXFCR_RF3CS_MSK
mdefine_line|#define CMXFCR_RF3CS_MSK   0x00003800   /* Receive FCC3 Clock Source Mask */
DECL|macro|CMXFCR_TF3CS_MSK
mdefine_line|#define CMXFCR_TF3CS_MSK   0x00000700   /* Transmit FCC3 Clock Source Mask */
DECL|macro|CMXFCR_RF1CS_BRG5
mdefine_line|#define CMXFCR_RF1CS_BRG5  0x00000000   /* Receive FCC1 Clock Source is BRG5 */
DECL|macro|CMXFCR_RF1CS_BRG6
mdefine_line|#define CMXFCR_RF1CS_BRG6  0x08000000   /* Receive FCC1 Clock Source is BRG6 */
DECL|macro|CMXFCR_RF1CS_BRG7
mdefine_line|#define CMXFCR_RF1CS_BRG7  0x10000000   /* Receive FCC1 Clock Source is BRG7 */
DECL|macro|CMXFCR_RF1CS_BRG8
mdefine_line|#define CMXFCR_RF1CS_BRG8  0x18000000   /* Receive FCC1 Clock Source is BRG8 */
DECL|macro|CMXFCR_RF1CS_CLK9
mdefine_line|#define CMXFCR_RF1CS_CLK9  0x20000000   /* Receive FCC1 Clock Source is CLK9 */
DECL|macro|CMXFCR_RF1CS_CLK10
mdefine_line|#define CMXFCR_RF1CS_CLK10 0x28000000   /* Receive FCC1 Clock Source is CLK10 */
DECL|macro|CMXFCR_RF1CS_CLK11
mdefine_line|#define CMXFCR_RF1CS_CLK11 0x30000000   /* Receive FCC1 Clock Source is CLK11 */
DECL|macro|CMXFCR_RF1CS_CLK12
mdefine_line|#define CMXFCR_RF1CS_CLK12 0x38000000   /* Receive FCC1 Clock Source is CLK12 */
DECL|macro|CMXFCR_TF1CS_BRG5
mdefine_line|#define CMXFCR_TF1CS_BRG5  0x00000000   /* Transmit FCC1 Clock Source is BRG5 */
DECL|macro|CMXFCR_TF1CS_BRG6
mdefine_line|#define CMXFCR_TF1CS_BRG6  0x01000000   /* Transmit FCC1 Clock Source is BRG6 */
DECL|macro|CMXFCR_TF1CS_BRG7
mdefine_line|#define CMXFCR_TF1CS_BRG7  0x02000000   /* Transmit FCC1 Clock Source is BRG7 */
DECL|macro|CMXFCR_TF1CS_BRG8
mdefine_line|#define CMXFCR_TF1CS_BRG8  0x03000000   /* Transmit FCC1 Clock Source is BRG8 */
DECL|macro|CMXFCR_TF1CS_CLK9
mdefine_line|#define CMXFCR_TF1CS_CLK9  0x04000000   /* Transmit FCC1 Clock Source is CLK9 */
DECL|macro|CMXFCR_TF1CS_CLK10
mdefine_line|#define CMXFCR_TF1CS_CLK10 0x05000000   /* Transmit FCC1 Clock Source is CLK10 */
DECL|macro|CMXFCR_TF1CS_CLK11
mdefine_line|#define CMXFCR_TF1CS_CLK11 0x06000000   /* Transmit FCC1 Clock Source is CLK11 */
DECL|macro|CMXFCR_TF1CS_CLK12
mdefine_line|#define CMXFCR_TF1CS_CLK12 0x07000000   /* Transmit FCC1 Clock Source is CLK12 */
DECL|macro|CMXFCR_RF2CS_BRG5
mdefine_line|#define CMXFCR_RF2CS_BRG5  0x00000000   /* Receive FCC2 Clock Source is BRG5 */
DECL|macro|CMXFCR_RF2CS_BRG6
mdefine_line|#define CMXFCR_RF2CS_BRG6  0x00080000   /* Receive FCC2 Clock Source is BRG6 */
DECL|macro|CMXFCR_RF2CS_BRG7
mdefine_line|#define CMXFCR_RF2CS_BRG7  0x00100000   /* Receive FCC2 Clock Source is BRG7 */
DECL|macro|CMXFCR_RF2CS_BRG8
mdefine_line|#define CMXFCR_RF2CS_BRG8  0x00180000   /* Receive FCC2 Clock Source is BRG8 */
DECL|macro|CMXFCR_RF2CS_CLK13
mdefine_line|#define CMXFCR_RF2CS_CLK13 0x00200000   /* Receive FCC2 Clock Source is CLK13 */
DECL|macro|CMXFCR_RF2CS_CLK14
mdefine_line|#define CMXFCR_RF2CS_CLK14 0x00280000   /* Receive FCC2 Clock Source is CLK14 */
DECL|macro|CMXFCR_RF2CS_CLK15
mdefine_line|#define CMXFCR_RF2CS_CLK15 0x00300000   /* Receive FCC2 Clock Source is CLK15 */
DECL|macro|CMXFCR_RF2CS_CLK16
mdefine_line|#define CMXFCR_RF2CS_CLK16 0x00380000   /* Receive FCC2 Clock Source is CLK16 */
DECL|macro|CMXFCR_TF2CS_BRG5
mdefine_line|#define CMXFCR_TF2CS_BRG5  0x00000000   /* Transmit FCC2 Clock Source is BRG5 */
DECL|macro|CMXFCR_TF2CS_BRG6
mdefine_line|#define CMXFCR_TF2CS_BRG6  0x00010000   /* Transmit FCC2 Clock Source is BRG6 */
DECL|macro|CMXFCR_TF2CS_BRG7
mdefine_line|#define CMXFCR_TF2CS_BRG7  0x00020000   /* Transmit FCC2 Clock Source is BRG7 */
DECL|macro|CMXFCR_TF2CS_BRG8
mdefine_line|#define CMXFCR_TF2CS_BRG8  0x00030000   /* Transmit FCC2 Clock Source is BRG8 */
DECL|macro|CMXFCR_TF2CS_CLK13
mdefine_line|#define CMXFCR_TF2CS_CLK13 0x00040000   /* Transmit FCC2 Clock Source is CLK13 */
DECL|macro|CMXFCR_TF2CS_CLK14
mdefine_line|#define CMXFCR_TF2CS_CLK14 0x00050000   /* Transmit FCC2 Clock Source is CLK14 */
DECL|macro|CMXFCR_TF2CS_CLK15
mdefine_line|#define CMXFCR_TF2CS_CLK15 0x00060000   /* Transmit FCC2 Clock Source is CLK15 */
DECL|macro|CMXFCR_TF2CS_CLK16
mdefine_line|#define CMXFCR_TF2CS_CLK16 0x00070000   /* Transmit FCC2 Clock Source is CLK16 */
DECL|macro|CMXFCR_RF3CS_BRG5
mdefine_line|#define CMXFCR_RF3CS_BRG5  0x00000000   /* Receive FCC3 Clock Source is BRG5 */
DECL|macro|CMXFCR_RF3CS_BRG6
mdefine_line|#define CMXFCR_RF3CS_BRG6  0x00000800   /* Receive FCC3 Clock Source is BRG6 */
DECL|macro|CMXFCR_RF3CS_BRG7
mdefine_line|#define CMXFCR_RF3CS_BRG7  0x00001000   /* Receive FCC3 Clock Source is BRG7 */
DECL|macro|CMXFCR_RF3CS_BRG8
mdefine_line|#define CMXFCR_RF3CS_BRG8  0x00001800   /* Receive FCC3 Clock Source is BRG8 */
DECL|macro|CMXFCR_RF3CS_CLK13
mdefine_line|#define CMXFCR_RF3CS_CLK13 0x00002000   /* Receive FCC3 Clock Source is CLK13 */
DECL|macro|CMXFCR_RF3CS_CLK14
mdefine_line|#define CMXFCR_RF3CS_CLK14 0x00002800   /* Receive FCC3 Clock Source is CLK14 */
DECL|macro|CMXFCR_RF3CS_CLK15
mdefine_line|#define CMXFCR_RF3CS_CLK15 0x00003000   /* Receive FCC3 Clock Source is CLK15 */
DECL|macro|CMXFCR_RF3CS_CLK16
mdefine_line|#define CMXFCR_RF3CS_CLK16 0x00003800   /* Receive FCC3 Clock Source is CLK16 */
DECL|macro|CMXFCR_TF3CS_BRG5
mdefine_line|#define CMXFCR_TF3CS_BRG5  0x00000000   /* Transmit FCC3 Clock Source is BRG5 */
DECL|macro|CMXFCR_TF3CS_BRG6
mdefine_line|#define CMXFCR_TF3CS_BRG6  0x00000100   /* Transmit FCC3 Clock Source is BRG6 */
DECL|macro|CMXFCR_TF3CS_BRG7
mdefine_line|#define CMXFCR_TF3CS_BRG7  0x00000200   /* Transmit FCC3 Clock Source is BRG7 */
DECL|macro|CMXFCR_TF3CS_BRG8
mdefine_line|#define CMXFCR_TF3CS_BRG8  0x00000300   /* Transmit FCC3 Clock Source is BRG8 */
DECL|macro|CMXFCR_TF3CS_CLK13
mdefine_line|#define CMXFCR_TF3CS_CLK13 0x00000400   /* Transmit FCC3 Clock Source is CLK13 */
DECL|macro|CMXFCR_TF3CS_CLK14
mdefine_line|#define CMXFCR_TF3CS_CLK14 0x00000500   /* Transmit FCC3 Clock Source is CLK14 */
DECL|macro|CMXFCR_TF3CS_CLK15
mdefine_line|#define CMXFCR_TF3CS_CLK15 0x00000600   /* Transmit FCC3 Clock Source is CLK15 */
DECL|macro|CMXFCR_TF3CS_CLK16
mdefine_line|#define CMXFCR_TF3CS_CLK16 0x00000700   /* Transmit FCC3 Clock Source is CLK16 */
multiline_comment|/*-----------------------------------------------------------------------&n; * CMXSCR - CMX SCC Clock Route Register&n; */
DECL|macro|CMXSCR_GR1
mdefine_line|#define CMXSCR_GR1         0x80000000   /* Grant Support of SCC1        */
DECL|macro|CMXSCR_SC1
mdefine_line|#define CMXSCR_SC1         0x40000000   /* SCC1 connection              */
DECL|macro|CMXSCR_RS1CS_MSK
mdefine_line|#define CMXSCR_RS1CS_MSK   0x38000000   /* Receive SCC1 Clock Source Mask */
DECL|macro|CMXSCR_TS1CS_MSK
mdefine_line|#define CMXSCR_TS1CS_MSK   0x07000000   /* Transmit SCC1 Clock Source Mask */
DECL|macro|CMXSCR_GR2
mdefine_line|#define CMXSCR_GR2         0x00800000   /* Grant Support of SCC2        */
DECL|macro|CMXSCR_SC2
mdefine_line|#define CMXSCR_SC2         0x00400000   /* SCC2 connection              */
DECL|macro|CMXSCR_RS2CS_MSK
mdefine_line|#define CMXSCR_RS2CS_MSK   0x00380000   /* Receive SCC2 Clock Source Mask */
DECL|macro|CMXSCR_TS2CS_MSK
mdefine_line|#define CMXSCR_TS2CS_MSK   0x00070000   /* Transmit SCC2 Clock Source Mask */
DECL|macro|CMXSCR_GR3
mdefine_line|#define CMXSCR_GR3         0x00008000   /* Grant Support of SCC3        */
DECL|macro|CMXSCR_SC3
mdefine_line|#define CMXSCR_SC3         0x00004000   /* SCC3 connection              */
DECL|macro|CMXSCR_RS3CS_MSK
mdefine_line|#define CMXSCR_RS3CS_MSK   0x00003800   /* Receive SCC3 Clock Source Mask */
DECL|macro|CMXSCR_TS3CS_MSK
mdefine_line|#define CMXSCR_TS3CS_MSK   0x00000700   /* Transmit SCC3 Clock Source Mask */
DECL|macro|CMXSCR_GR4
mdefine_line|#define CMXSCR_GR4         0x00000080   /* Grant Support of SCC4        */
DECL|macro|CMXSCR_SC4
mdefine_line|#define CMXSCR_SC4         0x00000040   /* SCC4 connection              */
DECL|macro|CMXSCR_RS4CS_MSK
mdefine_line|#define CMXSCR_RS4CS_MSK   0x00000038   /* Receive SCC4 Clock Source Mask */
DECL|macro|CMXSCR_TS4CS_MSK
mdefine_line|#define CMXSCR_TS4CS_MSK   0x00000007   /* Transmit SCC4 Clock Source Mask */
DECL|macro|CMXSCR_RS1CS_BRG1
mdefine_line|#define CMXSCR_RS1CS_BRG1  0x00000000   /* SCC1 Rx Clock Source is BRG1 */
DECL|macro|CMXSCR_RS1CS_BRG2
mdefine_line|#define CMXSCR_RS1CS_BRG2  0x08000000   /* SCC1 Rx Clock Source is BRG2 */
DECL|macro|CMXSCR_RS1CS_BRG3
mdefine_line|#define CMXSCR_RS1CS_BRG3  0x10000000   /* SCC1 Rx Clock Source is BRG3 */
DECL|macro|CMXSCR_RS1CS_BRG4
mdefine_line|#define CMXSCR_RS1CS_BRG4  0x18000000   /* SCC1 Rx Clock Source is BRG4 */
DECL|macro|CMXSCR_RS1CS_CLK11
mdefine_line|#define CMXSCR_RS1CS_CLK11 0x20000000   /* SCC1 Rx Clock Source is CLK11 */
DECL|macro|CMXSCR_RS1CS_CLK12
mdefine_line|#define CMXSCR_RS1CS_CLK12 0x28000000   /* SCC1 Rx Clock Source is CLK12 */
DECL|macro|CMXSCR_RS1CS_CLK3
mdefine_line|#define CMXSCR_RS1CS_CLK3  0x30000000   /* SCC1 Rx Clock Source is CLK3 */
DECL|macro|CMXSCR_RS1CS_CLK4
mdefine_line|#define CMXSCR_RS1CS_CLK4  0x38000000   /* SCC1 Rx Clock Source is CLK4 */
DECL|macro|CMXSCR_TS1CS_BRG1
mdefine_line|#define CMXSCR_TS1CS_BRG1  0x00000000   /* SCC1 Tx Clock Source is BRG1 */
DECL|macro|CMXSCR_TS1CS_BRG2
mdefine_line|#define CMXSCR_TS1CS_BRG2  0x01000000   /* SCC1 Tx Clock Source is BRG2 */
DECL|macro|CMXSCR_TS1CS_BRG3
mdefine_line|#define CMXSCR_TS1CS_BRG3  0x02000000   /* SCC1 Tx Clock Source is BRG3 */
DECL|macro|CMXSCR_TS1CS_BRG4
mdefine_line|#define CMXSCR_TS1CS_BRG4  0x03000000   /* SCC1 Tx Clock Source is BRG4 */
DECL|macro|CMXSCR_TS1CS_CLK11
mdefine_line|#define CMXSCR_TS1CS_CLK11 0x04000000   /* SCC1 Tx Clock Source is CLK11 */
DECL|macro|CMXSCR_TS1CS_CLK12
mdefine_line|#define CMXSCR_TS1CS_CLK12 0x05000000   /* SCC1 Tx Clock Source is CLK12 */
DECL|macro|CMXSCR_TS1CS_CLK3
mdefine_line|#define CMXSCR_TS1CS_CLK3  0x06000000   /* SCC1 Tx Clock Source is CLK3 */
DECL|macro|CMXSCR_TS1CS_CLK4
mdefine_line|#define CMXSCR_TS1CS_CLK4  0x07000000   /* SCC1 Tx Clock Source is CLK4 */
DECL|macro|CMXSCR_RS2CS_BRG1
mdefine_line|#define CMXSCR_RS2CS_BRG1  0x00000000   /* SCC2 Rx Clock Source is BRG1 */
DECL|macro|CMXSCR_RS2CS_BRG2
mdefine_line|#define CMXSCR_RS2CS_BRG2  0x00080000   /* SCC2 Rx Clock Source is BRG2 */
DECL|macro|CMXSCR_RS2CS_BRG3
mdefine_line|#define CMXSCR_RS2CS_BRG3  0x00100000   /* SCC2 Rx Clock Source is BRG3 */
DECL|macro|CMXSCR_RS2CS_BRG4
mdefine_line|#define CMXSCR_RS2CS_BRG4  0x00180000   /* SCC2 Rx Clock Source is BRG4 */
DECL|macro|CMXSCR_RS2CS_CLK11
mdefine_line|#define CMXSCR_RS2CS_CLK11 0x00200000   /* SCC2 Rx Clock Source is CLK11 */
DECL|macro|CMXSCR_RS2CS_CLK12
mdefine_line|#define CMXSCR_RS2CS_CLK12 0x00280000   /* SCC2 Rx Clock Source is CLK12 */
DECL|macro|CMXSCR_RS2CS_CLK3
mdefine_line|#define CMXSCR_RS2CS_CLK3  0x00300000   /* SCC2 Rx Clock Source is CLK3 */
DECL|macro|CMXSCR_RS2CS_CLK4
mdefine_line|#define CMXSCR_RS2CS_CLK4  0x00380000   /* SCC2 Rx Clock Source is CLK4 */
DECL|macro|CMXSCR_TS2CS_BRG1
mdefine_line|#define CMXSCR_TS2CS_BRG1  0x00000000   /* SCC2 Tx Clock Source is BRG1 */
DECL|macro|CMXSCR_TS2CS_BRG2
mdefine_line|#define CMXSCR_TS2CS_BRG2  0x00010000   /* SCC2 Tx Clock Source is BRG2 */
DECL|macro|CMXSCR_TS2CS_BRG3
mdefine_line|#define CMXSCR_TS2CS_BRG3  0x00020000   /* SCC2 Tx Clock Source is BRG3 */
DECL|macro|CMXSCR_TS2CS_BRG4
mdefine_line|#define CMXSCR_TS2CS_BRG4  0x00030000   /* SCC2 Tx Clock Source is BRG4 */
DECL|macro|CMXSCR_TS2CS_CLK11
mdefine_line|#define CMXSCR_TS2CS_CLK11 0x00040000   /* SCC2 Tx Clock Source is CLK11 */
DECL|macro|CMXSCR_TS2CS_CLK12
mdefine_line|#define CMXSCR_TS2CS_CLK12 0x00050000   /* SCC2 Tx Clock Source is CLK12 */
DECL|macro|CMXSCR_TS2CS_CLK3
mdefine_line|#define CMXSCR_TS2CS_CLK3  0x00060000   /* SCC2 Tx Clock Source is CLK3 */
DECL|macro|CMXSCR_TS2CS_CLK4
mdefine_line|#define CMXSCR_TS2CS_CLK4  0x00070000   /* SCC2 Tx Clock Source is CLK4 */
DECL|macro|CMXSCR_RS3CS_BRG1
mdefine_line|#define CMXSCR_RS3CS_BRG1  0x00000000   /* SCC3 Rx Clock Source is BRG1 */
DECL|macro|CMXSCR_RS3CS_BRG2
mdefine_line|#define CMXSCR_RS3CS_BRG2  0x00000800   /* SCC3 Rx Clock Source is BRG2 */
DECL|macro|CMXSCR_RS3CS_BRG3
mdefine_line|#define CMXSCR_RS3CS_BRG3  0x00001000   /* SCC3 Rx Clock Source is BRG3 */
DECL|macro|CMXSCR_RS3CS_BRG4
mdefine_line|#define CMXSCR_RS3CS_BRG4  0x00001800   /* SCC3 Rx Clock Source is BRG4 */
DECL|macro|CMXSCR_RS3CS_CLK5
mdefine_line|#define CMXSCR_RS3CS_CLK5  0x00002000   /* SCC3 Rx Clock Source is CLK5 */
DECL|macro|CMXSCR_RS3CS_CLK6
mdefine_line|#define CMXSCR_RS3CS_CLK6  0x00002800   /* SCC3 Rx Clock Source is CLK6 */
DECL|macro|CMXSCR_RS3CS_CLK7
mdefine_line|#define CMXSCR_RS3CS_CLK7  0x00003000   /* SCC3 Rx Clock Source is CLK7 */
DECL|macro|CMXSCR_RS3CS_CLK8
mdefine_line|#define CMXSCR_RS3CS_CLK8  0x00003800   /* SCC3 Rx Clock Source is CLK8 */
DECL|macro|CMXSCR_TS3CS_BRG1
mdefine_line|#define CMXSCR_TS3CS_BRG1  0x00000000   /* SCC3 Tx Clock Source is BRG1 */
DECL|macro|CMXSCR_TS3CS_BRG2
mdefine_line|#define CMXSCR_TS3CS_BRG2  0x00000100   /* SCC3 Tx Clock Source is BRG2 */
DECL|macro|CMXSCR_TS3CS_BRG3
mdefine_line|#define CMXSCR_TS3CS_BRG3  0x00000200   /* SCC3 Tx Clock Source is BRG3 */
DECL|macro|CMXSCR_TS3CS_BRG4
mdefine_line|#define CMXSCR_TS3CS_BRG4  0x00000300   /* SCC3 Tx Clock Source is BRG4 */
DECL|macro|CMXSCR_TS3CS_CLK5
mdefine_line|#define CMXSCR_TS3CS_CLK5  0x00000400   /* SCC3 Tx Clock Source is CLK5 */
DECL|macro|CMXSCR_TS3CS_CLK6
mdefine_line|#define CMXSCR_TS3CS_CLK6  0x00000500   /* SCC3 Tx Clock Source is CLK6 */
DECL|macro|CMXSCR_TS3CS_CLK7
mdefine_line|#define CMXSCR_TS3CS_CLK7  0x00000600   /* SCC3 Tx Clock Source is CLK7 */
DECL|macro|CMXSCR_TS3CS_CLK8
mdefine_line|#define CMXSCR_TS3CS_CLK8  0x00000700   /* SCC3 Tx Clock Source is CLK8 */
DECL|macro|CMXSCR_RS4CS_BRG1
mdefine_line|#define CMXSCR_RS4CS_BRG1  0x00000000   /* SCC4 Rx Clock Source is BRG1 */
DECL|macro|CMXSCR_RS4CS_BRG2
mdefine_line|#define CMXSCR_RS4CS_BRG2  0x00000008   /* SCC4 Rx Clock Source is BRG2 */
DECL|macro|CMXSCR_RS4CS_BRG3
mdefine_line|#define CMXSCR_RS4CS_BRG3  0x00000010   /* SCC4 Rx Clock Source is BRG3 */
DECL|macro|CMXSCR_RS4CS_BRG4
mdefine_line|#define CMXSCR_RS4CS_BRG4  0x00000018   /* SCC4 Rx Clock Source is BRG4 */
DECL|macro|CMXSCR_RS4CS_CLK5
mdefine_line|#define CMXSCR_RS4CS_CLK5  0x00000020   /* SCC4 Rx Clock Source is CLK5 */
DECL|macro|CMXSCR_RS4CS_CLK6
mdefine_line|#define CMXSCR_RS4CS_CLK6  0x00000028   /* SCC4 Rx Clock Source is CLK6 */
DECL|macro|CMXSCR_RS4CS_CLK7
mdefine_line|#define CMXSCR_RS4CS_CLK7  0x00000030   /* SCC4 Rx Clock Source is CLK7 */
DECL|macro|CMXSCR_RS4CS_CLK8
mdefine_line|#define CMXSCR_RS4CS_CLK8  0x00000038   /* SCC4 Rx Clock Source is CLK8 */
DECL|macro|CMXSCR_TS4CS_BRG1
mdefine_line|#define CMXSCR_TS4CS_BRG1  0x00000000   /* SCC4 Tx Clock Source is BRG1 */
DECL|macro|CMXSCR_TS4CS_BRG2
mdefine_line|#define CMXSCR_TS4CS_BRG2  0x00000001   /* SCC4 Tx Clock Source is BRG2 */
DECL|macro|CMXSCR_TS4CS_BRG3
mdefine_line|#define CMXSCR_TS4CS_BRG3  0x00000002   /* SCC4 Tx Clock Source is BRG3 */
DECL|macro|CMXSCR_TS4CS_BRG4
mdefine_line|#define CMXSCR_TS4CS_BRG4  0x00000003   /* SCC4 Tx Clock Source is BRG4 */
DECL|macro|CMXSCR_TS4CS_CLK5
mdefine_line|#define CMXSCR_TS4CS_CLK5  0x00000004   /* SCC4 Tx Clock Source is CLK5 */
DECL|macro|CMXSCR_TS4CS_CLK6
mdefine_line|#define CMXSCR_TS4CS_CLK6  0x00000005   /* SCC4 Tx Clock Source is CLK6 */
DECL|macro|CMXSCR_TS4CS_CLK7
mdefine_line|#define CMXSCR_TS4CS_CLK7  0x00000006   /* SCC4 Tx Clock Source is CLK7 */
DECL|macro|CMXSCR_TS4CS_CLK8
mdefine_line|#define CMXSCR_TS4CS_CLK8  0x00000007   /* SCC4 Tx Clock Source is CLK8 */
macro_line|#endif /* __CPM2__ */
macro_line|#endif /* __KERNEL__ */
eof
