

================================================================
== Vivado HLS Report for 'compute_matrices'
================================================================
* Date:           Tue May 11 02:32:44 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        swater_4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      231|      231| 2.310 us | 2.310 us |  231|  231|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.string1.V.addr.string1_g.V  |        3|        3|         3|          1|          1|     2|    yes   |
        |- memcpy.string2.V.addr.string2_g.V  |        7|        7|         3|          1|          1|     6|    yes   |
        |- init_dep_for                       |       33|       33|         1|          1|          1|    33|    yes   |
        |- num_diag_for                       |      162|      162|         5|          1|          1|   159|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 1, States = { 23 }
  Pipeline-3 : II = 1, D = 5, States = { 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 23 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 26 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%direction_matrix_g_V_2 = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %direction_matrix_g_V)"   --->   Operation 36 'read' 'direction_matrix_g_V_2' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%string2_g_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %string2_g_V)"   --->   Operation 37 'read' 'string2_g_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%string1_g_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %string1_g_V)"   --->   Operation 38 'read' 'string1_g_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%direction_matrix_g_V_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %direction_matrix_g_V_2, i32 3, i32 31)"   --->   Operation 39 'partselect' 'direction_matrix_g_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%string2_g_V3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %string2_g_V_read, i32 3, i32 31)"   --->   Operation 40 'partselect' 'string2_g_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%string1_g_V1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %string1_g_V_read, i32 3, i32 31)"   --->   Operation 41 'partselect' 'string1_g_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%string2_V = alloca [6 x i64], align 8"   --->   Operation 42 'alloca' 'string2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_9 = zext i29 %string1_g_V1 to i64"   --->   Operation 43 'zext' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i64* %gmem0, i64 %empty_9"   --->   Operation 44 'getelementptr' 'gmem0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [7/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 45 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 46 [6/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 46 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 47 [5/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 47 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 48 [4/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 48 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 49 [3/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 49 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 50 [2/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 50 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty = zext i29 %direction_matrix_g_V_1 to i64"   --->   Operation 51 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64* %gmem1, i64 %empty"   --->   Operation 52 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%empty_8 = zext i29 %string2_g_V3 to i64"   --->   Operation 53 'zext' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64* %gmem0, i64 %empty_8"   --->   Operation 54 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem1), !map !68"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem0), !map !74"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @compute_matrices_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem0, [6 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 32, [6 x i8]* @p_str27, [6 x i8]* @p_str28, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:93]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %gmem1, [6 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 160, [6 x i8]* @p_str29, [6 x i8]* @p_str28, [1 x i8]* @p_str24, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:95]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %string1_g_V, [10 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [8 x i8]* @p_str31, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:97]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %string2_g_V, [10 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [8 x i8]* @p_str31, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:98]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %direction_matrix_g_V, [10 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [8 x i8]* @p_str31, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:99]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str24, i32 0, i32 0, [8 x i8]* @p_str31, [1 x i8]* @p_str24, [1 x i8]* @p_str24, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str24, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:101]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/7] (8.75ns)   --->   "%gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr_1, i32 2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 64 'readreq' 'gmem0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.56>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%string1_V_0_03696 = phi i64 [ undef, %arrayctor.loop1.preheader ], [ %select_ln111, %burstread.region ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 66 'phi' 'string1_V_0_03696' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%phi_ln111 = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %add_ln111, %burstread.region ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 67 'phi' 'phi_ln111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln111 = icmp eq i2 %phi_ln111, -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 68 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 69 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln111 = add i2 %phi_ln111, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 70 'add' 'add_ln111' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %burst.rd.header9.preheader, label %burstread.region" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i2 %phi_ln111 to i1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 72 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 73 [1/1] (8.75ns)   --->   "%string1_0_V = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem0_addr_1)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 73 'read' 'string1_0_V' <Predicate = (!icmp_ln111)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.48>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 74 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 75 'specpipeline' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_string1_OC)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (1.48ns)   --->   "%select_ln111 = select i1 %trunc_ln111, i64 %string1_V_0_03696, i64 %string1_0_V" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 77 'select' 'select_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 78 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:111]   --->   Operation 79 'br' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 80 [7/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 80 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 81 [6/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 81 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 82 [5/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 82 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 83 [4/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 83 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 84 [3/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 84 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 85 [2/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 85 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 86 [1/7] (8.75ns)   --->   "%gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem0_addr, i32 6)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 86 'readreq' 'gmem0_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 87 [1/1] (1.76ns)   --->   "br label %burst.rd.header9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 16> <Delay = 1.65>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%phi_ln112 = phi i3 [ %add_ln112, %burstread.region1 ], [ 0, %burst.rd.header9.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 88 'phi' 'phi_ln112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [1/1] (1.13ns)   --->   "%icmp_ln112 = icmp eq i3 %phi_ln112, -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 89 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 90 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (1.65ns)   --->   "%add_ln112 = add i3 %phi_ln112, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 91 'add' 'add_ln112' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %.preheader19.preheader, label %burstread.region1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.75>
ST_20 : Operation 93 [1/1] (8.75ns)   --->   "%gmem0_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem0_addr)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 93 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln112)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 94 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_string2_OC)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 96 'specloopname' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i3 %phi_ln112 to i64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 97 'zext' 'zext_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%string2_V_addr = getelementptr [6 x i64]* %string2_V, i64 0, i64 %zext_ln112" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 98 'getelementptr' 'string2_V_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (2.32ns)   --->   "store i64 %gmem0_addr_read, i64* %string2_V_addr, align 8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 99 'store' <Predicate = (!icmp_ln112)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6> <RAM>
ST_21 : Operation 100 [1/1] (0.00ns)   --->   "%burstread_rend18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 100 'specregionend' 'burstread_rend18' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "br label %burst.rd.header9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:112]   --->   Operation 101 'br' <Predicate = (!icmp_ln112)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 1.76>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%north_0_0 = alloca i32"   --->   Operation 102 'alloca' 'north_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 103 [1/1] (0.00ns)   --->   "%north_1_0 = alloca i32"   --->   Operation 103 'alloca' 'north_1_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%north_2_0 = alloca i32"   --->   Operation 104 'alloca' 'north_2_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%north_3_0 = alloca i32"   --->   Operation 105 'alloca' 'north_3_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%north_4_0 = alloca i32"   --->   Operation 106 'alloca' 'north_4_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%north_5_0 = alloca i32"   --->   Operation 107 'alloca' 'north_5_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%north_6_0 = alloca i32"   --->   Operation 108 'alloca' 'north_6_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%north_7_0 = alloca i32"   --->   Operation 109 'alloca' 'north_7_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%north_8_0 = alloca i32"   --->   Operation 110 'alloca' 'north_8_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%north_9_0 = alloca i32"   --->   Operation 111 'alloca' 'north_9_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%north_10_0 = alloca i32"   --->   Operation 112 'alloca' 'north_10_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%north_11_0 = alloca i32"   --->   Operation 113 'alloca' 'north_11_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%north_12_0 = alloca i32"   --->   Operation 114 'alloca' 'north_12_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%north_13_0 = alloca i32"   --->   Operation 115 'alloca' 'north_13_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%north_14_0 = alloca i32"   --->   Operation 116 'alloca' 'north_14_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%north_15_0 = alloca i32"   --->   Operation 117 'alloca' 'north_15_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%north_16_0 = alloca i32"   --->   Operation 118 'alloca' 'north_16_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%north_17_0 = alloca i32"   --->   Operation 119 'alloca' 'north_17_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%north_18_0 = alloca i32"   --->   Operation 120 'alloca' 'north_18_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%north_19_0 = alloca i32"   --->   Operation 121 'alloca' 'north_19_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%north_20_0 = alloca i32"   --->   Operation 122 'alloca' 'north_20_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%north_21_0 = alloca i32"   --->   Operation 123 'alloca' 'north_21_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%north_22_0 = alloca i32"   --->   Operation 124 'alloca' 'north_22_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%north_23_0 = alloca i32"   --->   Operation 125 'alloca' 'north_23_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%north_24_0 = alloca i32"   --->   Operation 126 'alloca' 'north_24_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%north_25_0 = alloca i32"   --->   Operation 127 'alloca' 'north_25_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%north_26_0 = alloca i32"   --->   Operation 128 'alloca' 'north_26_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%north_27_0 = alloca i32"   --->   Operation 129 'alloca' 'north_27_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%north_28_0 = alloca i32"   --->   Operation 130 'alloca' 'north_28_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%north_29_0 = alloca i32"   --->   Operation 131 'alloca' 'north_29_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%north_30_0 = alloca i32"   --->   Operation 132 'alloca' 'north_30_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%north_31_0 = alloca i32"   --->   Operation 133 'alloca' 'north_31_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (1.76ns)   --->   "br label %.preheader19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 134 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 18> <Delay = 3.13>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%northwest_29_0 = phi i32 [ %northwest_29_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 135 'phi' 'northwest_29_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%northwest_28_0 = phi i32 [ %northwest_28_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 136 'phi' 'northwest_28_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%northwest_27_0 = phi i32 [ %northwest_27_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 137 'phi' 'northwest_27_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%northwest_26_0 = phi i32 [ %northwest_26_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 138 'phi' 'northwest_26_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%northwest_25_0 = phi i32 [ %northwest_25_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 139 'phi' 'northwest_25_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%northwest_24_0 = phi i32 [ %northwest_24_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 140 'phi' 'northwest_24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%northwest_23_0 = phi i32 [ %northwest_23_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 141 'phi' 'northwest_23_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%northwest_22_0 = phi i32 [ %northwest_22_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 142 'phi' 'northwest_22_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%northwest_21_0 = phi i32 [ %northwest_21_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 143 'phi' 'northwest_21_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%northwest_20_0 = phi i32 [ %northwest_20_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 144 'phi' 'northwest_20_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%northwest_19_0 = phi i32 [ %northwest_19_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 145 'phi' 'northwest_19_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%northwest_18_0 = phi i32 [ %northwest_18_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 146 'phi' 'northwest_18_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%northwest_17_0 = phi i32 [ %northwest_17_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 147 'phi' 'northwest_17_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%northwest_16_0 = phi i32 [ %northwest_16_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 148 'phi' 'northwest_16_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%northwest_15_0 = phi i32 [ %northwest_15_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 149 'phi' 'northwest_15_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%northwest_14_0 = phi i32 [ %northwest_14_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 150 'phi' 'northwest_14_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%northwest_13_0 = phi i32 [ %northwest_13_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 151 'phi' 'northwest_13_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%northwest_12_0 = phi i32 [ %northwest_12_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 152 'phi' 'northwest_12_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%northwest_11_0 = phi i32 [ %northwest_11_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 153 'phi' 'northwest_11_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%northwest_10_0 = phi i32 [ %northwest_10_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 154 'phi' 'northwest_10_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%northwest_9_0 = phi i32 [ %northwest_9_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 155 'phi' 'northwest_9_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%northwest_8_0 = phi i32 [ %northwest_8_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 156 'phi' 'northwest_8_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%northwest_7_0 = phi i32 [ %northwest_7_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 157 'phi' 'northwest_7_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%northwest_6_0 = phi i32 [ %northwest_6_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 158 'phi' 'northwest_6_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%northwest_5_0 = phi i32 [ %northwest_5_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 159 'phi' 'northwest_5_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%northwest_4_0 = phi i32 [ %northwest_4_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 160 'phi' 'northwest_4_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%northwest_3_0 = phi i32 [ %northwest_3_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 161 'phi' 'northwest_3_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%northwest_2_0 = phi i32 [ %northwest_2_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 162 'phi' 'northwest_2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%northwest_1_0 = phi i32 [ %northwest_1_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 163 'phi' 'northwest_1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%northwest_30_0 = phi i32 [ %northwest_30_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 164 'phi' 'northwest_30_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%west_31_0 = phi i32 [ %west_31_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 165 'phi' 'west_31_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%west_30_0 = phi i32 [ %west_30_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 166 'phi' 'west_30_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%west_29_0 = phi i32 [ %west_29_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 167 'phi' 'west_29_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%west_28_0 = phi i32 [ %west_28_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 168 'phi' 'west_28_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%west_27_0 = phi i32 [ %west_27_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 169 'phi' 'west_27_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%west_26_0 = phi i32 [ %west_26_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 170 'phi' 'west_26_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%west_25_0 = phi i32 [ %west_25_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 171 'phi' 'west_25_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%west_24_0 = phi i32 [ %west_24_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 172 'phi' 'west_24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%west_23_0 = phi i32 [ %west_23_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 173 'phi' 'west_23_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%west_22_0 = phi i32 [ %west_22_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 174 'phi' 'west_22_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%west_21_0 = phi i32 [ %west_21_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 175 'phi' 'west_21_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%west_20_0 = phi i32 [ %west_20_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 176 'phi' 'west_20_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%west_19_0 = phi i32 [ %west_19_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 177 'phi' 'west_19_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%west_18_0 = phi i32 [ %west_18_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 178 'phi' 'west_18_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%west_17_0 = phi i32 [ %west_17_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 179 'phi' 'west_17_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%west_16_0 = phi i32 [ %west_16_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 180 'phi' 'west_16_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%west_15_0 = phi i32 [ %west_15_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 181 'phi' 'west_15_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%west_14_0 = phi i32 [ %west_14_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 182 'phi' 'west_14_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%west_13_0 = phi i32 [ %west_13_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 183 'phi' 'west_13_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%west_12_0 = phi i32 [ %west_12_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 184 'phi' 'west_12_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%west_11_0 = phi i32 [ %west_11_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 185 'phi' 'west_11_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%west_10_0 = phi i32 [ %west_10_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 186 'phi' 'west_10_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%west_9_0 = phi i32 [ %west_9_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 187 'phi' 'west_9_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%west_8_0 = phi i32 [ %west_8_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 188 'phi' 'west_8_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%west_7_0 = phi i32 [ %west_7_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 189 'phi' 'west_7_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%west_6_0 = phi i32 [ %west_6_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 190 'phi' 'west_6_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%west_5_0 = phi i32 [ %west_5_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 191 'phi' 'west_5_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%west_4_0 = phi i32 [ %west_4_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 192 'phi' 'west_4_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%west_3_0 = phi i32 [ %west_3_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 193 'phi' 'west_3_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%west_2_0 = phi i32 [ %west_2_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 194 'phi' 'west_2_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%west_1_0 = phi i32 [ %west_1_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 195 'phi' 'west_1_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%northwest_31_0 = phi i32 [ %northwest_31_1, %init_dep_for_end ], [ undef, %.preheader19.preheader ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 196 'phi' 'northwest_31_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %init_dep_for_end ], [ 0, %.preheader19.preheader ]"   --->   Operation 197 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%north_0_0_load = load i32* %north_0_0"   --->   Operation 198 'load' 'north_0_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%north_1_0_load = load i32* %north_1_0"   --->   Operation 199 'load' 'north_1_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%north_2_0_load = load i32* %north_2_0"   --->   Operation 200 'load' 'north_2_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%north_3_0_load = load i32* %north_3_0"   --->   Operation 201 'load' 'north_3_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%north_4_0_load = load i32* %north_4_0"   --->   Operation 202 'load' 'north_4_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%north_5_0_load = load i32* %north_5_0"   --->   Operation 203 'load' 'north_5_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 204 [1/1] (0.00ns)   --->   "%north_6_0_load = load i32* %north_6_0"   --->   Operation 204 'load' 'north_6_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%north_7_0_load = load i32* %north_7_0"   --->   Operation 205 'load' 'north_7_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%north_8_0_load = load i32* %north_8_0"   --->   Operation 206 'load' 'north_8_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (0.00ns)   --->   "%north_9_0_load = load i32* %north_9_0"   --->   Operation 207 'load' 'north_9_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 208 [1/1] (0.00ns)   --->   "%north_10_0_load = load i32* %north_10_0"   --->   Operation 208 'load' 'north_10_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%north_11_0_load = load i32* %north_11_0"   --->   Operation 209 'load' 'north_11_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%north_12_0_load = load i32* %north_12_0"   --->   Operation 210 'load' 'north_12_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%north_13_0_load = load i32* %north_13_0"   --->   Operation 211 'load' 'north_13_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%north_14_0_load = load i32* %north_14_0"   --->   Operation 212 'load' 'north_14_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%north_15_0_load = load i32* %north_15_0"   --->   Operation 213 'load' 'north_15_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%north_16_0_load = load i32* %north_16_0"   --->   Operation 214 'load' 'north_16_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%north_17_0_load = load i32* %north_17_0"   --->   Operation 215 'load' 'north_17_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%north_18_0_load = load i32* %north_18_0"   --->   Operation 216 'load' 'north_18_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%north_19_0_load = load i32* %north_19_0"   --->   Operation 217 'load' 'north_19_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%north_20_0_load = load i32* %north_20_0"   --->   Operation 218 'load' 'north_20_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%north_21_0_load = load i32* %north_21_0"   --->   Operation 219 'load' 'north_21_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%north_22_0_load = load i32* %north_22_0"   --->   Operation 220 'load' 'north_22_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%north_23_0_load = load i32* %north_23_0"   --->   Operation 221 'load' 'north_23_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%north_24_0_load = load i32* %north_24_0"   --->   Operation 222 'load' 'north_24_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%north_25_0_load = load i32* %north_25_0"   --->   Operation 223 'load' 'north_25_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%north_26_0_load = load i32* %north_26_0"   --->   Operation 224 'load' 'north_26_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%north_27_0_load = load i32* %north_27_0"   --->   Operation 225 'load' 'north_27_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%north_28_0_load = load i32* %north_28_0"   --->   Operation 226 'load' 'north_28_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%north_29_0_load = load i32* %north_29_0"   --->   Operation 227 'load' 'north_29_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%north_30_0_load = load i32* %north_30_0"   --->   Operation 228 'load' 'north_30_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%north_31_0_load = load i32* %north_31_0"   --->   Operation 229 'load' 'north_31_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (1.42ns)   --->   "%icmp_ln131 = icmp eq i6 %i_0, -31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 230 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 33, i64 33, i64 33)"   --->   Operation 231 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 232 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 232 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %.preheader18.0, label %init_dep_for_begin" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str33) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 234 'specloopname' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 235 'specregionbegin' 'tmp' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:132]   --->   Operation 236 'specpipeline' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 237 [1/1] (1.48ns)   --->   "switch i6 %i_0, label %init_dep_for_end [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
  ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 237 'switch' <Predicate = (!icmp_ln131)> <Delay = 1.48>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_31_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 238 'store' <Predicate = (!icmp_ln131 & i_0 == 31)> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 239 'br' <Predicate = (!icmp_ln131 & i_0 == 31)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_30_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 240 'store' <Predicate = (!icmp_ln131 & i_0 == 30)> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 241 'br' <Predicate = (!icmp_ln131 & i_0 == 30)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_29_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 242 'store' <Predicate = (!icmp_ln131 & i_0 == 29)> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 243 'br' <Predicate = (!icmp_ln131 & i_0 == 29)> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_28_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 244 'store' <Predicate = (!icmp_ln131 & i_0 == 28)> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 245 'br' <Predicate = (!icmp_ln131 & i_0 == 28)> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_27_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 246 'store' <Predicate = (!icmp_ln131 & i_0 == 27)> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 247 'br' <Predicate = (!icmp_ln131 & i_0 == 27)> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_26_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 248 'store' <Predicate = (!icmp_ln131 & i_0 == 26)> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 249 'br' <Predicate = (!icmp_ln131 & i_0 == 26)> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_25_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 250 'store' <Predicate = (!icmp_ln131 & i_0 == 25)> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 251 'br' <Predicate = (!icmp_ln131 & i_0 == 25)> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_24_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 252 'store' <Predicate = (!icmp_ln131 & i_0 == 24)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 253 'br' <Predicate = (!icmp_ln131 & i_0 == 24)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_23_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 254 'store' <Predicate = (!icmp_ln131 & i_0 == 23)> <Delay = 0.00>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 255 'br' <Predicate = (!icmp_ln131 & i_0 == 23)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_22_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 256 'store' <Predicate = (!icmp_ln131 & i_0 == 22)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 257 'br' <Predicate = (!icmp_ln131 & i_0 == 22)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_21_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 258 'store' <Predicate = (!icmp_ln131 & i_0 == 21)> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 259 'br' <Predicate = (!icmp_ln131 & i_0 == 21)> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_20_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 260 'store' <Predicate = (!icmp_ln131 & i_0 == 20)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 261 'br' <Predicate = (!icmp_ln131 & i_0 == 20)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_19_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 262 'store' <Predicate = (!icmp_ln131 & i_0 == 19)> <Delay = 0.00>
ST_23 : Operation 263 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 263 'br' <Predicate = (!icmp_ln131 & i_0 == 19)> <Delay = 0.00>
ST_23 : Operation 264 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_18_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 264 'store' <Predicate = (!icmp_ln131 & i_0 == 18)> <Delay = 0.00>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 265 'br' <Predicate = (!icmp_ln131 & i_0 == 18)> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_17_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 266 'store' <Predicate = (!icmp_ln131 & i_0 == 17)> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 267 'br' <Predicate = (!icmp_ln131 & i_0 == 17)> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_16_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 268 'store' <Predicate = (!icmp_ln131 & i_0 == 16)> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 269 'br' <Predicate = (!icmp_ln131 & i_0 == 16)> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_15_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 270 'store' <Predicate = (!icmp_ln131 & i_0 == 15)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 271 'br' <Predicate = (!icmp_ln131 & i_0 == 15)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_14_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 272 'store' <Predicate = (!icmp_ln131 & i_0 == 14)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 273 'br' <Predicate = (!icmp_ln131 & i_0 == 14)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_13_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 274 'store' <Predicate = (!icmp_ln131 & i_0 == 13)> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 275 'br' <Predicate = (!icmp_ln131 & i_0 == 13)> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_12_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 276 'store' <Predicate = (!icmp_ln131 & i_0 == 12)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 277 'br' <Predicate = (!icmp_ln131 & i_0 == 12)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_11_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 278 'store' <Predicate = (!icmp_ln131 & i_0 == 11)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 279 'br' <Predicate = (!icmp_ln131 & i_0 == 11)> <Delay = 0.00>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_10_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 280 'store' <Predicate = (!icmp_ln131 & i_0 == 10)> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 281 'br' <Predicate = (!icmp_ln131 & i_0 == 10)> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_9_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 282 'store' <Predicate = (!icmp_ln131 & i_0 == 9)> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 283 'br' <Predicate = (!icmp_ln131 & i_0 == 9)> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_8_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 284 'store' <Predicate = (!icmp_ln131 & i_0 == 8)> <Delay = 0.00>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 285 'br' <Predicate = (!icmp_ln131 & i_0 == 8)> <Delay = 0.00>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_7_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 286 'store' <Predicate = (!icmp_ln131 & i_0 == 7)> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 287 'br' <Predicate = (!icmp_ln131 & i_0 == 7)> <Delay = 0.00>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_6_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 288 'store' <Predicate = (!icmp_ln131 & i_0 == 6)> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 289 'br' <Predicate = (!icmp_ln131 & i_0 == 6)> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_5_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 290 'store' <Predicate = (!icmp_ln131 & i_0 == 5)> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 291 'br' <Predicate = (!icmp_ln131 & i_0 == 5)> <Delay = 0.00>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_4_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 292 'store' <Predicate = (!icmp_ln131 & i_0 == 4)> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 293 'br' <Predicate = (!icmp_ln131 & i_0 == 4)> <Delay = 0.00>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_3_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 294 'store' <Predicate = (!icmp_ln131 & i_0 == 3)> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 295 'br' <Predicate = (!icmp_ln131 & i_0 == 3)> <Delay = 0.00>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_2_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 296 'store' <Predicate = (!icmp_ln131 & i_0 == 2)> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 297 'br' <Predicate = (!icmp_ln131 & i_0 == 2)> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_1_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 298 'store' <Predicate = (!icmp_ln131 & i_0 == 1)> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 299 'br' <Predicate = (!icmp_ln131 & i_0 == 1)> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "store i32 0, i32* %north_0_0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 300 'store' <Predicate = (!icmp_ln131 & i_0 == 0)> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "br label %init_dep_for_end" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:133]   --->   Operation 301 'br' <Predicate = (!icmp_ln131 & i_0 == 0)> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (3.13ns)   --->   "%west_1_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_1_0, i32 0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i32 %west_1_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 302 'mux' 'west_1_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (3.13ns)   --->   "%west_2_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_2_0, i32 %west_2_0, i32 0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i32 %west_2_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 303 'mux' 'west_2_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 304 [1/1] (3.13ns)   --->   "%west_3_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i32 %west_3_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 304 'mux' 'west_3_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 305 [1/1] (3.13ns)   --->   "%west_4_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i32 %west_4_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 305 'mux' 'west_4_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [1/1] (3.13ns)   --->   "%west_5_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i32 %west_5_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 306 'mux' 'west_5_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [1/1] (3.13ns)   --->   "%west_6_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i32 %west_6_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 307 'mux' 'west_6_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [1/1] (3.13ns)   --->   "%west_7_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i32 %west_7_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 308 'mux' 'west_7_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (3.13ns)   --->   "%west_8_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i32 %west_8_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 309 'mux' 'west_8_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 310 [1/1] (3.13ns)   --->   "%west_9_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i32 %west_9_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 310 'mux' 'west_9_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (3.13ns)   --->   "%west_10_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i32 %west_10_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 311 'mux' 'west_10_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 312 [1/1] (3.13ns)   --->   "%west_11_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i32 %west_11_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 312 'mux' 'west_11_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 313 [1/1] (3.13ns)   --->   "%west_12_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i32 %west_12_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 313 'mux' 'west_12_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 314 [1/1] (3.13ns)   --->   "%west_13_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i32 %west_13_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 314 'mux' 'west_13_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 315 [1/1] (3.13ns)   --->   "%west_14_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i32 %west_14_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 315 'mux' 'west_14_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 316 [1/1] (3.13ns)   --->   "%west_15_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i32 %west_15_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 316 'mux' 'west_15_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 317 [1/1] (3.13ns)   --->   "%west_16_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i32 %west_16_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 317 'mux' 'west_16_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 318 [1/1] (3.13ns)   --->   "%west_17_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i32 %west_17_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 318 'mux' 'west_17_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [1/1] (3.13ns)   --->   "%west_18_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i32 %west_18_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 319 'mux' 'west_18_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 320 [1/1] (3.13ns)   --->   "%west_19_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i32 %west_19_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 320 'mux' 'west_19_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (3.13ns)   --->   "%west_20_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i32 %west_20_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 321 'mux' 'west_20_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 322 [1/1] (3.13ns)   --->   "%west_21_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i32 %west_21_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 322 'mux' 'west_21_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 323 [1/1] (3.13ns)   --->   "%west_22_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i32 %west_22_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 323 'mux' 'west_22_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 324 [1/1] (3.13ns)   --->   "%west_23_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i32 %west_23_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 324 'mux' 'west_23_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 325 [1/1] (3.13ns)   --->   "%west_24_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i32 %west_24_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 325 'mux' 'west_24_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (3.13ns)   --->   "%west_25_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i32 %west_25_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 326 'mux' 'west_25_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 327 [1/1] (3.13ns)   --->   "%west_26_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i32 %west_26_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 327 'mux' 'west_26_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 328 [1/1] (3.13ns)   --->   "%west_27_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i32 %west_27_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 328 'mux' 'west_27_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (3.13ns)   --->   "%west_28_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i32 %west_28_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 329 'mux' 'west_28_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 330 [1/1] (3.13ns)   --->   "%west_29_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i32 %west_29_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 330 'mux' 'west_29_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (3.13ns)   --->   "%west_30_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i32 %west_30_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 331 'mux' 'west_30_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (3.13ns)   --->   "%west_31_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i32 %west_31_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 332 'mux' 'west_31_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (3.13ns)   --->   "%northwest_31_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i32 %northwest_31_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 333 'mux' 'northwest_31_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 334 [1/1] (3.13ns)   --->   "%northwest_30_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i32 %northwest_30_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 334 'mux' 'northwest_30_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (3.13ns)   --->   "%northwest_1_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_1_0, i32 0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i32 %northwest_1_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 335 'mux' 'northwest_1_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 336 [1/1] (3.13ns)   --->   "%northwest_2_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_2_0, i32 %northwest_2_0, i32 0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i32 %northwest_2_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 336 'mux' 'northwest_2_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (3.13ns)   --->   "%northwest_3_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i32 %northwest_3_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 337 'mux' 'northwest_3_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (3.13ns)   --->   "%northwest_4_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i32 %northwest_4_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 338 'mux' 'northwest_4_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (3.13ns)   --->   "%northwest_5_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i32 %northwest_5_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 339 'mux' 'northwest_5_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 340 [1/1] (3.13ns)   --->   "%northwest_6_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i32 %northwest_6_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 340 'mux' 'northwest_6_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [1/1] (3.13ns)   --->   "%northwest_7_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i32 %northwest_7_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 341 'mux' 'northwest_7_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 342 [1/1] (3.13ns)   --->   "%northwest_8_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i32 %northwest_8_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 342 'mux' 'northwest_8_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 343 [1/1] (3.13ns)   --->   "%northwest_9_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i32 %northwest_9_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 343 'mux' 'northwest_9_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 344 [1/1] (3.13ns)   --->   "%northwest_10_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i32 %northwest_10_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 344 'mux' 'northwest_10_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 345 [1/1] (3.13ns)   --->   "%northwest_11_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i32 %northwest_11_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 345 'mux' 'northwest_11_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 346 [1/1] (3.13ns)   --->   "%northwest_12_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i32 %northwest_12_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 346 'mux' 'northwest_12_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 347 [1/1] (3.13ns)   --->   "%northwest_13_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i32 %northwest_13_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 347 'mux' 'northwest_13_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [1/1] (3.13ns)   --->   "%northwest_14_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i32 %northwest_14_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 348 'mux' 'northwest_14_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [1/1] (3.13ns)   --->   "%northwest_15_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i32 %northwest_15_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 349 'mux' 'northwest_15_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (3.13ns)   --->   "%northwest_16_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i32 %northwest_16_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 350 'mux' 'northwest_16_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 351 [1/1] (3.13ns)   --->   "%northwest_17_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i32 %northwest_17_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 351 'mux' 'northwest_17_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (3.13ns)   --->   "%northwest_18_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i32 %northwest_18_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 352 'mux' 'northwest_18_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (3.13ns)   --->   "%northwest_19_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i32 %northwest_19_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 353 'mux' 'northwest_19_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [1/1] (3.13ns)   --->   "%northwest_20_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i32 %northwest_20_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 354 'mux' 'northwest_20_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/1] (3.13ns)   --->   "%northwest_21_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i32 %northwest_21_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 355 'mux' 'northwest_21_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/1] (3.13ns)   --->   "%northwest_22_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i32 %northwest_22_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 356 'mux' 'northwest_22_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 357 [1/1] (3.13ns)   --->   "%northwest_23_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i32 %northwest_23_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 357 'mux' 'northwest_23_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [1/1] (3.13ns)   --->   "%northwest_24_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i32 %northwest_24_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 358 'mux' 'northwest_24_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 359 [1/1] (3.13ns)   --->   "%northwest_25_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i32 %northwest_25_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 359 'mux' 'northwest_25_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 360 [1/1] (3.13ns)   --->   "%northwest_26_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i32 %northwest_26_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 360 'mux' 'northwest_26_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [1/1] (3.13ns)   --->   "%northwest_27_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i32 %northwest_27_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 361 'mux' 'northwest_27_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 362 [1/1] (3.13ns)   --->   "%northwest_28_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i32 %northwest_28_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 362 'mux' 'northwest_28_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 363 [1/1] (3.13ns)   --->   "%northwest_29_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i32 %northwest_29_0, i6 %i_0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 363 'mux' 'northwest_29_1' <Predicate = (!icmp_ln131)> <Delay = 3.13> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:136]   --->   Operation 364 'specregionend' 'empty_13' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 365 'br' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%string2_V_addr_1 = getelementptr [6 x i64]* %string2_V, i64 0, i64 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:141]   --->   Operation 366 'getelementptr' 'string2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 367 [2/2] (2.32ns)   --->   "%shift_db_0_V = load i64* %string2_V_addr_1, align 8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:141]   --->   Operation 367 'load' 'shift_db_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6> <RAM>
ST_24 : Operation 368 [1/1] (8.75ns)   --->   "%gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %gmem1_addr, i32 159)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 368 'writereq' 'gmem1_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 2.32>
ST_25 : Operation 369 [1/2] (2.32ns)   --->   "%shift_db_0_V = load i64* %string2_V_addr_1, align 8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:141]   --->   Operation 369 'load' 'shift_db_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6> <RAM>
ST_25 : Operation 370 [1/1] (1.76ns)   --->   "br label %.preheader" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 370 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 21> <Delay = 4.23>
ST_26 : Operation 371 [1/1] (0.00ns)   --->   "%startingIndex = phi i8 [ 0, %.preheader18.0 ], [ %num_diagonals, %num_diag_for ]"   --->   Operation 371 'phi' 'startingIndex' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 372 [1/1] (1.55ns)   --->   "%icmp_ln150 = icmp eq i8 %startingIndex, -97" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 372 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 373 [1/1] (1.91ns)   --->   "%num_diagonals = add i8 %startingIndex, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 373 'add' 'num_diagonals' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 374 [1/1] (0.00ns)   --->   "br i1 %icmp_ln150, label %0, label %num_diag_for" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 375 [1/1] (1.91ns)   --->   "%add_ln21 = add i8 32, %startingIndex" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 375 'add' 'add_ln21' <Predicate = (!icmp_ln150)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %add_ln21, i32 5, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 376 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_26 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %trunc_ln4 to i64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 377 'zext' 'zext_ln21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_26 : Operation 378 [1/1] (0.00ns)   --->   "%string2_V_addr_2 = getelementptr [6 x i64]* %string2_V, i64 0, i64 %zext_ln21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 378 'getelementptr' 'string2_V_addr_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_26 : Operation 379 [2/2] (2.32ns)   --->   "%p_Val2_s = load i64* %string2_V_addr_2, align 8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 379 'load' 'p_Val2_s' <Predicate = (!icmp_ln150)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6> <RAM>

State 27 <SV = 22> <Delay = 6.91>
ST_27 : Operation 380 [1/1] (1.91ns)   --->   "%sub_ln43 = sub i8 31, %startingIndex" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 380 'sub' 'sub_ln43' <Predicate = (!icmp_ln150)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 381 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp sgt i8 %sub_ln43, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 381 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %sub_ln43, i32 1, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 382 'partselect' 'tmp_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 383 [1/1] (1.48ns)   --->   "%icmp_ln43_1 = icmp sgt i7 %tmp_3, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 383 'icmp' 'icmp_ln43_1' <Predicate = (!icmp_ln150)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 384 [1/1] (1.55ns)   --->   "%icmp_ln43_2 = icmp sgt i8 %sub_ln43, 2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 384 'icmp' 'icmp_ln43_2' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %sub_ln43, i32 2, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 385 'partselect' 'tmp_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 386 [1/1] (1.42ns)   --->   "%icmp_ln43_3 = icmp sgt i6 %tmp_4, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 386 'icmp' 'icmp_ln43_3' <Predicate = (!icmp_ln150)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 387 [1/1] (1.55ns)   --->   "%icmp_ln43_4 = icmp sgt i8 %sub_ln43, 4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 387 'icmp' 'icmp_ln43_4' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 388 [1/1] (1.55ns)   --->   "%icmp_ln43_5 = icmp sgt i8 %sub_ln43, 5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 388 'icmp' 'icmp_ln43_5' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 389 [1/1] (1.55ns)   --->   "%icmp_ln43_6 = icmp sgt i8 %sub_ln43, 6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 389 'icmp' 'icmp_ln43_6' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sub_ln43, i32 3, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 390 'partselect' 'tmp_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 391 [1/1] (1.36ns)   --->   "%icmp_ln43_7 = icmp sgt i5 %tmp_5, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 391 'icmp' 'icmp_ln43_7' <Predicate = (!icmp_ln150)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [1/1] (1.55ns)   --->   "%icmp_ln43_8 = icmp sgt i8 %sub_ln43, 8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 392 'icmp' 'icmp_ln43_8' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [1/1] (1.55ns)   --->   "%icmp_ln43_9 = icmp sgt i8 %sub_ln43, 9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 393 'icmp' 'icmp_ln43_9' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 394 [1/1] (1.55ns)   --->   "%icmp_ln43_10 = icmp sgt i8 %sub_ln43, 10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 394 'icmp' 'icmp_ln43_10' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 395 [1/1] (1.55ns)   --->   "%icmp_ln43_11 = icmp sgt i8 %sub_ln43, 11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 395 'icmp' 'icmp_ln43_11' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 396 [1/1] (1.55ns)   --->   "%icmp_ln43_12 = icmp sgt i8 %sub_ln43, 12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 396 'icmp' 'icmp_ln43_12' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/1] (1.55ns)   --->   "%icmp_ln43_13 = icmp sgt i8 %sub_ln43, 13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 397 'icmp' 'icmp_ln43_13' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [1/1] (1.55ns)   --->   "%icmp_ln43_14 = icmp sgt i8 %sub_ln43, 14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 398 'icmp' 'icmp_ln43_14' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %sub_ln43, i32 4, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 399 'partselect' 'tmp_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 400 [1/1] (1.30ns)   --->   "%icmp_ln43_15 = icmp sgt i4 %tmp_6, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 400 'icmp' 'icmp_ln43_15' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [1/1] (1.55ns)   --->   "%icmp_ln43_16 = icmp sgt i8 %sub_ln43, 16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 401 'icmp' 'icmp_ln43_16' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 402 [1/1] (1.55ns)   --->   "%icmp_ln43_17 = icmp sgt i8 %sub_ln43, 17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 402 'icmp' 'icmp_ln43_17' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 403 [1/1] (1.55ns)   --->   "%icmp_ln43_18 = icmp sgt i8 %sub_ln43, 18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 403 'icmp' 'icmp_ln43_18' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 404 [1/1] (1.55ns)   --->   "%icmp_ln43_19 = icmp sgt i8 %sub_ln43, 19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 404 'icmp' 'icmp_ln43_19' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (1.55ns)   --->   "%icmp_ln43_20 = icmp sgt i8 %sub_ln43, 20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 405 'icmp' 'icmp_ln43_20' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 406 [1/1] (1.55ns)   --->   "%icmp_ln43_21 = icmp sgt i8 %sub_ln43, 21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 406 'icmp' 'icmp_ln43_21' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 407 [1/1] (1.55ns)   --->   "%icmp_ln43_22 = icmp sgt i8 %sub_ln43, 22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 407 'icmp' 'icmp_ln43_22' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 408 [1/1] (1.55ns)   --->   "%icmp_ln43_23 = icmp sgt i8 %sub_ln43, 23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 408 'icmp' 'icmp_ln43_23' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 409 [1/1] (1.55ns)   --->   "%icmp_ln43_24 = icmp sgt i8 %sub_ln43, 24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 409 'icmp' 'icmp_ln43_24' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (1.55ns)   --->   "%icmp_ln43_25 = icmp sgt i8 %sub_ln43, 25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 410 'icmp' 'icmp_ln43_25' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (1.55ns)   --->   "%icmp_ln43_26 = icmp sgt i8 %sub_ln43, 26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 411 'icmp' 'icmp_ln43_26' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (1.55ns)   --->   "%icmp_ln43_27 = icmp sgt i8 %sub_ln43, 27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 412 'icmp' 'icmp_ln43_27' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (1.55ns)   --->   "%icmp_ln43_28 = icmp sgt i8 %sub_ln43, 28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 413 'icmp' 'icmp_ln43_28' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 414 [1/1] (1.55ns)   --->   "%icmp_ln43_29 = icmp sgt i8 %sub_ln43, 29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 414 'icmp' 'icmp_ln43_29' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [1/1] (1.55ns)   --->   "%icmp_ln43_30 = icmp sgt i8 %sub_ln43, 30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 415 'icmp' 'icmp_ln43_30' <Predicate = (!icmp_ln150)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i8 %startingIndex to i5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 416 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%Lo_assign = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %trunc_ln21, i1 false)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 417 'bitconcatenate' 'Lo_assign' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%or_ln21 = or i6 %Lo_assign, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 418 'or' 'or_ln21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 419 [1/2] (2.32ns)   --->   "%p_Val2_s = load i64* %string2_V_addr_2, align 8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 419 'load' 'p_Val2_s' <Predicate = (!icmp_ln150)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6> <RAM>
ST_27 : Operation 420 [1/1] (1.42ns)   --->   "%icmp_ln647 = icmp ugt i6 %Lo_assign, %or_ln21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 420 'icmp' 'icmp_ln647' <Predicate = (!icmp_ln150)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i6 %Lo_assign to i7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 421 'zext' 'zext_ln647' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%tmp_7 = call i64 @llvm.part.select.i64(i64 %p_Val2_s, i32 63, i32 0)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 422 'partselect' 'tmp_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%xor_ln647 = xor i7 %zext_ln647, 63" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 423 'xor' 'xor_ln647' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_1 = select i1 %icmp_ln647, i64 %tmp_7, i64 %p_Val2_s" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 424 'select' 'select_ln647_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%select_ln647_2 = select i1 %icmp_ln647, i7 %xor_ln647, i7 %zext_ln647" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 425 'select' 'select_ln647_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln647)   --->   "%zext_ln647_2 = zext i7 %select_ln647_2 to i64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 426 'zext' 'zext_ln647_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_27 : Operation 427 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln647 = lshr i64 %select_ln647_1, %zext_ln647_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 427 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln150)> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 8.56>
ST_28 : Operation 428 [1/1] (0.00ns)   --->   "%northwest_29_2 = phi i32 [ %northwest_29_0, %.preheader18.0 ], [ %northwest_29, %num_diag_for ]"   --->   Operation 428 'phi' 'northwest_29_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 429 [1/1] (0.00ns)   --->   "%northwest_28_2 = phi i32 [ %northwest_28_0, %.preheader18.0 ], [ %northwest_28, %num_diag_for ]"   --->   Operation 429 'phi' 'northwest_28_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%northwest_27_2 = phi i32 [ %northwest_27_0, %.preheader18.0 ], [ %northwest_27, %num_diag_for ]"   --->   Operation 430 'phi' 'northwest_27_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (0.00ns)   --->   "%northwest_26_2 = phi i32 [ %northwest_26_0, %.preheader18.0 ], [ %northwest_26, %num_diag_for ]"   --->   Operation 431 'phi' 'northwest_26_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 432 [1/1] (0.00ns)   --->   "%northwest_25_2 = phi i32 [ %northwest_25_0, %.preheader18.0 ], [ %northwest_25, %num_diag_for ]"   --->   Operation 432 'phi' 'northwest_25_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 433 [1/1] (0.00ns)   --->   "%northwest_24_2 = phi i32 [ %northwest_24_0, %.preheader18.0 ], [ %northwest_24, %num_diag_for ]"   --->   Operation 433 'phi' 'northwest_24_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%northwest_23_2 = phi i32 [ %northwest_23_0, %.preheader18.0 ], [ %northwest_23, %num_diag_for ]"   --->   Operation 434 'phi' 'northwest_23_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (0.00ns)   --->   "%northwest_22_2 = phi i32 [ %northwest_22_0, %.preheader18.0 ], [ %northwest_22, %num_diag_for ]"   --->   Operation 435 'phi' 'northwest_22_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%northwest_21_2 = phi i32 [ %northwest_21_0, %.preheader18.0 ], [ %northwest_21, %num_diag_for ]"   --->   Operation 436 'phi' 'northwest_21_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 437 [1/1] (0.00ns)   --->   "%northwest_20_2 = phi i32 [ %northwest_20_0, %.preheader18.0 ], [ %northwest_20, %num_diag_for ]"   --->   Operation 437 'phi' 'northwest_20_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 438 [1/1] (0.00ns)   --->   "%northwest_19_2 = phi i32 [ %northwest_19_0, %.preheader18.0 ], [ %northwest_19, %num_diag_for ]"   --->   Operation 438 'phi' 'northwest_19_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 439 [1/1] (0.00ns)   --->   "%northwest_18_2 = phi i32 [ %northwest_18_0, %.preheader18.0 ], [ %northwest_18, %num_diag_for ]"   --->   Operation 439 'phi' 'northwest_18_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (0.00ns)   --->   "%northwest_17_2 = phi i32 [ %northwest_17_0, %.preheader18.0 ], [ %northwest_17, %num_diag_for ]"   --->   Operation 440 'phi' 'northwest_17_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 441 [1/1] (0.00ns)   --->   "%northwest_16_2 = phi i32 [ %northwest_16_0, %.preheader18.0 ], [ %northwest_16, %num_diag_for ]"   --->   Operation 441 'phi' 'northwest_16_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 442 [1/1] (0.00ns)   --->   "%northwest_15_2 = phi i32 [ %northwest_15_0, %.preheader18.0 ], [ %northwest_15, %num_diag_for ]"   --->   Operation 442 'phi' 'northwest_15_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 443 [1/1] (0.00ns)   --->   "%northwest_14_2 = phi i32 [ %northwest_14_0, %.preheader18.0 ], [ %northwest_14, %num_diag_for ]"   --->   Operation 443 'phi' 'northwest_14_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 444 [1/1] (0.00ns)   --->   "%northwest_13_2 = phi i32 [ %northwest_13_0, %.preheader18.0 ], [ %northwest_13, %num_diag_for ]"   --->   Operation 444 'phi' 'northwest_13_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 445 [1/1] (0.00ns)   --->   "%northwest_12_2 = phi i32 [ %northwest_12_0, %.preheader18.0 ], [ %northwest_12, %num_diag_for ]"   --->   Operation 445 'phi' 'northwest_12_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%northwest_11_2 = phi i32 [ %northwest_11_0, %.preheader18.0 ], [ %northwest_11, %num_diag_for ]"   --->   Operation 446 'phi' 'northwest_11_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%northwest_10_2 = phi i32 [ %northwest_10_0, %.preheader18.0 ], [ %northwest_10, %num_diag_for ]"   --->   Operation 447 'phi' 'northwest_10_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 448 [1/1] (0.00ns)   --->   "%northwest_9_2 = phi i32 [ %northwest_9_0, %.preheader18.0 ], [ %northwest_9, %num_diag_for ]"   --->   Operation 448 'phi' 'northwest_9_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 449 [1/1] (0.00ns)   --->   "%northwest_8_2 = phi i32 [ %northwest_8_0, %.preheader18.0 ], [ %northwest_8, %num_diag_for ]"   --->   Operation 449 'phi' 'northwest_8_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 450 [1/1] (0.00ns)   --->   "%northwest_7_2 = phi i32 [ %northwest_7_0, %.preheader18.0 ], [ %northwest_7, %num_diag_for ]"   --->   Operation 450 'phi' 'northwest_7_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 451 [1/1] (0.00ns)   --->   "%northwest_6_2 = phi i32 [ %northwest_6_0, %.preheader18.0 ], [ %northwest_6, %num_diag_for ]"   --->   Operation 451 'phi' 'northwest_6_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 452 [1/1] (0.00ns)   --->   "%northwest_5_2 = phi i32 [ %northwest_5_0, %.preheader18.0 ], [ %northwest_5, %num_diag_for ]"   --->   Operation 452 'phi' 'northwest_5_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 453 [1/1] (0.00ns)   --->   "%northwest_4_2 = phi i32 [ %northwest_4_0, %.preheader18.0 ], [ %northwest_4, %num_diag_for ]"   --->   Operation 453 'phi' 'northwest_4_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 454 [1/1] (0.00ns)   --->   "%northwest_3_2 = phi i32 [ %northwest_3_0, %.preheader18.0 ], [ %northwest_3, %num_diag_for ]"   --->   Operation 454 'phi' 'northwest_3_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 455 [1/1] (0.00ns)   --->   "%northwest_2_2 = phi i32 [ %northwest_2_0, %.preheader18.0 ], [ %northwest_2, %num_diag_for ]"   --->   Operation 455 'phi' 'northwest_2_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 456 [1/1] (0.00ns)   --->   "%northwest_1_2 = phi i32 [ %northwest_1_0, %.preheader18.0 ], [ %northwest_1, %num_diag_for ]"   --->   Operation 456 'phi' 'northwest_1_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 457 [1/1] (0.00ns)   --->   "%northwest_30_2 = phi i32 [ %northwest_30_0, %.preheader18.0 ], [ %northwest_30, %num_diag_for ]"   --->   Operation 457 'phi' 'northwest_30_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 458 [1/1] (0.00ns)   --->   "%west_31_2 = phi i32 [ %west_31_0, %.preheader18.0 ], [ %zext_ln50_1, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 458 'phi' 'west_31_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 459 [1/1] (0.00ns)   --->   "%west_30_2 = phi i32 [ %west_30_0, %.preheader18.0 ], [ %zext_ln50_2, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 459 'phi' 'west_30_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 460 [1/1] (0.00ns)   --->   "%west_29_2 = phi i32 [ %west_29_0, %.preheader18.0 ], [ %zext_ln50_3, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 460 'phi' 'west_29_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 461 [1/1] (0.00ns)   --->   "%west_28_2 = phi i32 [ %west_28_0, %.preheader18.0 ], [ %zext_ln50_4, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 461 'phi' 'west_28_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 462 [1/1] (0.00ns)   --->   "%west_27_2 = phi i32 [ %west_27_0, %.preheader18.0 ], [ %zext_ln50_5, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 462 'phi' 'west_27_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 463 [1/1] (0.00ns)   --->   "%west_26_2 = phi i32 [ %west_26_0, %.preheader18.0 ], [ %zext_ln50_6, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 463 'phi' 'west_26_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%west_25_2 = phi i32 [ %west_25_0, %.preheader18.0 ], [ %zext_ln50_7, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 464 'phi' 'west_25_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%west_24_2 = phi i32 [ %west_24_0, %.preheader18.0 ], [ %zext_ln50_8, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 465 'phi' 'west_24_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%west_23_2 = phi i32 [ %west_23_0, %.preheader18.0 ], [ %zext_ln50_9, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 466 'phi' 'west_23_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (0.00ns)   --->   "%west_22_2 = phi i32 [ %west_22_0, %.preheader18.0 ], [ %zext_ln50_10, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 467 'phi' 'west_22_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%west_21_2 = phi i32 [ %west_21_0, %.preheader18.0 ], [ %zext_ln50_11, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 468 'phi' 'west_21_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%west_20_2 = phi i32 [ %west_20_0, %.preheader18.0 ], [ %zext_ln50_12, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 469 'phi' 'west_20_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%west_19_2 = phi i32 [ %west_19_0, %.preheader18.0 ], [ %zext_ln50_13, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 470 'phi' 'west_19_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%west_18_2 = phi i32 [ %west_18_0, %.preheader18.0 ], [ %zext_ln50_14, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 471 'phi' 'west_18_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%west_17_2 = phi i32 [ %west_17_0, %.preheader18.0 ], [ %zext_ln50_15, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 472 'phi' 'west_17_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%west_16_2 = phi i32 [ %west_16_0, %.preheader18.0 ], [ %zext_ln50_16, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 473 'phi' 'west_16_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.00ns)   --->   "%west_15_2 = phi i32 [ %west_15_0, %.preheader18.0 ], [ %zext_ln50_17, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 474 'phi' 'west_15_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%west_14_2 = phi i32 [ %west_14_0, %.preheader18.0 ], [ %zext_ln50_18, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 475 'phi' 'west_14_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%west_13_2 = phi i32 [ %west_13_0, %.preheader18.0 ], [ %zext_ln50_19, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 476 'phi' 'west_13_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.00ns)   --->   "%west_12_2 = phi i32 [ %west_12_0, %.preheader18.0 ], [ %zext_ln50_20, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 477 'phi' 'west_12_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%west_11_2 = phi i32 [ %west_11_0, %.preheader18.0 ], [ %zext_ln50_21, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 478 'phi' 'west_11_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.00ns)   --->   "%west_10_2 = phi i32 [ %west_10_0, %.preheader18.0 ], [ %zext_ln50_22, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 479 'phi' 'west_10_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 480 [1/1] (0.00ns)   --->   "%west_9_2 = phi i32 [ %west_9_0, %.preheader18.0 ], [ %zext_ln50_23, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 480 'phi' 'west_9_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "%west_8_2 = phi i32 [ %west_8_0, %.preheader18.0 ], [ %zext_ln50_24, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 481 'phi' 'west_8_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%west_7_2 = phi i32 [ %west_7_0, %.preheader18.0 ], [ %zext_ln50_25, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 482 'phi' 'west_7_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%west_6_2 = phi i32 [ %west_6_0, %.preheader18.0 ], [ %zext_ln50_26, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 483 'phi' 'west_6_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.00ns)   --->   "%west_5_2 = phi i32 [ %west_5_0, %.preheader18.0 ], [ %zext_ln50_27, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 484 'phi' 'west_5_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%west_4_2 = phi i32 [ %west_4_0, %.preheader18.0 ], [ %zext_ln50_28, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 485 'phi' 'west_4_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (0.00ns)   --->   "%west_3_2 = phi i32 [ %west_3_0, %.preheader18.0 ], [ %zext_ln50_29, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 486 'phi' 'west_3_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 487 [1/1] (0.00ns)   --->   "%west_2_2 = phi i32 [ %west_2_0, %.preheader18.0 ], [ %zext_ln50_30, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 487 'phi' 'west_2_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 488 [1/1] (0.00ns)   --->   "%west_1_2 = phi i32 [ %west_1_0, %.preheader18.0 ], [ %zext_ln50_31, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:131]   --->   Operation 488 'phi' 'west_1_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%northwest_31_2 = phi i32 [ %northwest_31_0, %.preheader18.0 ], [ %northwest_31, %num_diag_for ]"   --->   Operation 489 'phi' 'northwest_31_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%north_31_2 = phi i32 [ %north_31_0_load, %.preheader18.0 ], [ %zext_ln50, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 490 'phi' 'north_31_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%northwest_31 = phi i32 [ %north_30_0_load, %.preheader18.0 ], [ %zext_ln50_1, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 491 'phi' 'northwest_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%northwest_30 = phi i32 [ %north_29_0_load, %.preheader18.0 ], [ %zext_ln50_2, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 492 'phi' 'northwest_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%northwest_29 = phi i32 [ %north_28_0_load, %.preheader18.0 ], [ %zext_ln50_3, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 493 'phi' 'northwest_29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%northwest_28 = phi i32 [ %north_27_0_load, %.preheader18.0 ], [ %zext_ln50_4, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 494 'phi' 'northwest_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (0.00ns)   --->   "%northwest_27 = phi i32 [ %north_26_0_load, %.preheader18.0 ], [ %zext_ln50_5, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 495 'phi' 'northwest_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%northwest_26 = phi i32 [ %north_25_0_load, %.preheader18.0 ], [ %zext_ln50_6, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 496 'phi' 'northwest_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%northwest_25 = phi i32 [ %north_24_0_load, %.preheader18.0 ], [ %zext_ln50_7, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 497 'phi' 'northwest_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%northwest_24 = phi i32 [ %north_23_0_load, %.preheader18.0 ], [ %zext_ln50_8, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 498 'phi' 'northwest_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (0.00ns)   --->   "%northwest_23 = phi i32 [ %north_22_0_load, %.preheader18.0 ], [ %zext_ln50_9, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 499 'phi' 'northwest_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%northwest_22 = phi i32 [ %north_21_0_load, %.preheader18.0 ], [ %zext_ln50_10, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 500 'phi' 'northwest_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%northwest_21 = phi i32 [ %north_20_0_load, %.preheader18.0 ], [ %zext_ln50_11, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 501 'phi' 'northwest_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%northwest_20 = phi i32 [ %north_19_0_load, %.preheader18.0 ], [ %zext_ln50_12, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 502 'phi' 'northwest_20' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (0.00ns)   --->   "%northwest_19 = phi i32 [ %north_18_0_load, %.preheader18.0 ], [ %zext_ln50_13, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 503 'phi' 'northwest_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%northwest_18 = phi i32 [ %north_17_0_load, %.preheader18.0 ], [ %zext_ln50_14, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 504 'phi' 'northwest_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%northwest_17 = phi i32 [ %north_16_0_load, %.preheader18.0 ], [ %zext_ln50_15, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 505 'phi' 'northwest_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns)   --->   "%northwest_16 = phi i32 [ %north_15_0_load, %.preheader18.0 ], [ %zext_ln50_16, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 506 'phi' 'northwest_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 507 [1/1] (0.00ns)   --->   "%northwest_15 = phi i32 [ %north_14_0_load, %.preheader18.0 ], [ %zext_ln50_17, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 507 'phi' 'northwest_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%northwest_14 = phi i32 [ %north_13_0_load, %.preheader18.0 ], [ %zext_ln50_18, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 508 'phi' 'northwest_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 509 [1/1] (0.00ns)   --->   "%northwest_13 = phi i32 [ %north_12_0_load, %.preheader18.0 ], [ %zext_ln50_19, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 509 'phi' 'northwest_13' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%northwest_12 = phi i32 [ %north_11_0_load, %.preheader18.0 ], [ %zext_ln50_20, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 510 'phi' 'northwest_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (0.00ns)   --->   "%northwest_11 = phi i32 [ %north_10_0_load, %.preheader18.0 ], [ %zext_ln50_21, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 511 'phi' 'northwest_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 512 [1/1] (0.00ns)   --->   "%northwest_10 = phi i32 [ %north_9_0_load, %.preheader18.0 ], [ %zext_ln50_22, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 512 'phi' 'northwest_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%northwest_9 = phi i32 [ %north_8_0_load, %.preheader18.0 ], [ %zext_ln50_23, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 513 'phi' 'northwest_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (0.00ns)   --->   "%northwest_8 = phi i32 [ %north_7_0_load, %.preheader18.0 ], [ %zext_ln50_24, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 514 'phi' 'northwest_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 515 [1/1] (0.00ns)   --->   "%northwest_7 = phi i32 [ %north_6_0_load, %.preheader18.0 ], [ %zext_ln50_25, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 515 'phi' 'northwest_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 516 [1/1] (0.00ns)   --->   "%northwest_6 = phi i32 [ %north_5_0_load, %.preheader18.0 ], [ %zext_ln50_26, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 516 'phi' 'northwest_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 517 [1/1] (0.00ns)   --->   "%northwest_5 = phi i32 [ %north_4_0_load, %.preheader18.0 ], [ %zext_ln50_27, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 517 'phi' 'northwest_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 518 [1/1] (0.00ns)   --->   "%northwest_4 = phi i32 [ %north_3_0_load, %.preheader18.0 ], [ %zext_ln50_28, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 518 'phi' 'northwest_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 519 [1/1] (0.00ns)   --->   "%northwest_3 = phi i32 [ %north_2_0_load, %.preheader18.0 ], [ %zext_ln50_29, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 519 'phi' 'northwest_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 520 [1/1] (0.00ns)   --->   "%northwest_2 = phi i32 [ %north_1_0_load, %.preheader18.0 ], [ %zext_ln50_30, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 520 'phi' 'northwest_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 521 [1/1] (0.00ns)   --->   "%northwest_1 = phi i32 [ %north_0_0_load, %.preheader18.0 ], [ %zext_ln50_31, %num_diag_for ]" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 521 'phi' 'northwest_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 522 [1/1] (0.00ns)   --->   "%shift_db_V_0_0 = phi i64 [ %shift_db_0_V, %.preheader18.0 ], [ %p_Result_32, %num_diag_for ]"   --->   Operation 522 'phi' 'shift_db_V_0_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 523 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 159, i64 159, i64 159)"   --->   Operation 523 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 62, i32 63)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 524 'partselect' 'p_Result_s' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45)   --->   "%trunc_ln681 = trunc i64 %shift_db_V_0_0 to i2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 525 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln150 & !icmp_ln43)> <Delay = 0.00>
ST_28 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45)   --->   "%zext_ln43 = zext i2 %trunc_ln681 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 526 'zext' 'zext_ln43' <Predicate = (!icmp_ln150 & !icmp_ln43)> <Delay = 0.00>
ST_28 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45)   --->   "%select_ln43 = select i1 %icmp_ln43, i4 -7, i4 %zext_ln43" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 527 'select' 'select_ln43' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45)   --->   "%zext_ln45 = zext i2 %p_Result_s to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 528 'zext' 'zext_ln45' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 529 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45 = icmp eq i4 %zext_ln45, %select_ln43" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 529 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%select_ln46 = select i1 %icmp_ln45, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 530 'select' 'select_ln46' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln46 = trunc i32 %northwest_31_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 531 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 532 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46 = add i16 %select_ln46, %trunc_ln46" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 532 'add' 'add_ln46' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %north_31_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 533 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 534 [1/1] (2.07ns)   --->   "%add_ln47 = add i16 -1, %trunc_ln47" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 534 'add' 'add_ln47' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %west_31_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 535 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 536 [1/1] (2.07ns)   --->   "%add_ln48 = add i16 -1, %trunc_ln48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 536 'add' 'add_ln48' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 537 [1/1] (2.42ns)   --->   "%icmp_ln50 = icmp slt i16 %add_ln46, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 537 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 538 [1/1] (2.42ns)   --->   "%icmp_ln50_1 = icmp slt i16 %add_ln46, %add_ln47" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 538 'icmp' 'icmp_ln50_1' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 539 [1/1] (2.42ns)   --->   "%icmp_ln50_2 = icmp slt i16 %add_ln46, %add_ln48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 539 'icmp' 'icmp_ln50_2' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_1)   --->   "%or_ln50 = or i1 %icmp_ln50_1, %icmp_ln50_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 540 'or' 'or_ln50' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 541 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_1 = or i1 %or_ln50, %icmp_ln50" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 541 'or' 'or_ln50_1' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 542 [1/1] (2.42ns)   --->   "%icmp_ln57 = icmp slt i16 %add_ln47, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 542 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 543 [1/1] (2.42ns)   --->   "%icmp_ln57_1 = icmp slt i16 %add_ln47, %add_ln48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 543 'icmp' 'icmp_ln57_1' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1)   --->   "%or_ln57 = or i1 %icmp_ln57, %icmp_ln57_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 544 'or' 'or_ln57' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 545 [1/1] (2.42ns)   --->   "%icmp_ln64 = icmp sgt i16 %add_ln48, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 545 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1)   --->   "%and_ln64 = and i1 %or_ln57, %icmp_ln64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 546 'and' 'and_ln64' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 547 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_1 = and i1 %and_ln64, %or_ln50_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 547 'and' 'and_ln64_1' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%select_ln64 = select i1 %and_ln64_1, i16 %add_ln48, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 548 'select' 'select_ln64' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%or_ln57_31 = or i1 %icmp_ln57, %icmp_ln57_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 549 'or' 'or_ln57_31' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln57)   --->   "%xor_ln57 = xor i1 %or_ln57_31, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 550 'xor' 'xor_ln57' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57 = and i1 %or_ln50_1, %xor_ln57" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 551 'and' 'and_ln57' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%select_ln57 = select i1 %and_ln57, i16 %add_ln47, i16 %select_ln64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 552 'select' 'select_ln57' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 553 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %or_ln50_1, i16 %select_ln57, i16 %add_ln46" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 553 'select' 'select_ln50' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i16 %select_ln50 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 554 'zext' 'zext_ln50' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_1)   --->   "%p_Result_s_15 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 60, i32 61)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 555 'partselect' 'p_Result_s_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_1)   --->   "%p_Result_1_1 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 2, i32 3)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 556 'partselect' 'p_Result_1_1' <Predicate = (!icmp_ln150 & !icmp_ln43_1)> <Delay = 0.00>
ST_28 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_1)   --->   "%zext_ln43_1 = zext i2 %p_Result_1_1 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 557 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln150 & !icmp_ln43_1)> <Delay = 0.00>
ST_28 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_1)   --->   "%select_ln43_1 = select i1 %icmp_ln43_1, i4 -7, i4 %zext_ln43_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 558 'select' 'select_ln43_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_1)   --->   "%zext_ln45_1 = zext i2 %p_Result_s_15 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 559 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 560 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_1 = icmp eq i4 %zext_ln45_1, %select_ln43_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 560 'icmp' 'icmp_ln45_1' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%select_ln46_1 = select i1 %icmp_ln45_1, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 561 'select' 'select_ln46_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%trunc_ln46_1 = trunc i32 %northwest_30_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 562 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 563 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_1 = add i16 %select_ln46_1, %trunc_ln46_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 563 'add' 'add_ln46_1' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i32 %northwest_31 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 564 'trunc' 'trunc_ln47_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 565 [1/1] (2.07ns)   --->   "%add_ln47_1 = add i16 -1, %trunc_ln47_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 565 'add' 'add_ln47_1' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %west_30_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 566 'trunc' 'trunc_ln48_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 -1, %trunc_ln48_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 567 'add' 'add_ln48_1' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 568 [1/1] (2.42ns)   --->   "%icmp_ln50_31 = icmp slt i16 %add_ln46_1, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 568 'icmp' 'icmp_ln50_31' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 569 [1/1] (2.42ns)   --->   "%icmp_ln50_32 = icmp slt i16 %add_ln46_1, %add_ln47_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 569 'icmp' 'icmp_ln50_32' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 570 [1/1] (2.42ns)   --->   "%icmp_ln50_33 = icmp slt i16 %add_ln46_1, %add_ln48_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 570 'icmp' 'icmp_ln50_33' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_3)   --->   "%or_ln50_2 = or i1 %icmp_ln50_32, %icmp_ln50_33" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 571 'or' 'or_ln50_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 572 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_3 = or i1 %or_ln50_2, %icmp_ln50_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 572 'or' 'or_ln50_3' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 573 [1/1] (2.42ns)   --->   "%icmp_ln57_32 = icmp slt i16 %add_ln47_1, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 573 'icmp' 'icmp_ln57_32' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 574 [1/1] (2.42ns)   --->   "%icmp_ln57_33 = icmp slt i16 %add_ln47_1, %add_ln48_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 574 'icmp' 'icmp_ln57_33' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_3)   --->   "%or_ln57_1 = or i1 %icmp_ln57_32, %icmp_ln57_33" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 575 'or' 'or_ln57_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [1/1] (2.42ns)   --->   "%icmp_ln64_1 = icmp sgt i16 %add_ln48_1, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 576 'icmp' 'icmp_ln64_1' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_3)   --->   "%and_ln64_2 = and i1 %or_ln57_1, %icmp_ln64_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 577 'and' 'and_ln64_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_3 = and i1 %and_ln64_2, %or_ln50_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 578 'and' 'and_ln64_3' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%select_ln64_1 = select i1 %and_ln64_3, i16 %add_ln48_1, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 579 'select' 'select_ln64_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln57_33 = or i1 %icmp_ln57_32, %icmp_ln57_33" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 580 'or' 'or_ln57_33' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%xor_ln57_1 = xor i1 %or_ln57_33, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 581 'xor' 'xor_ln57_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_1 = and i1 %or_ln50_3, %xor_ln57_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 582 'and' 'and_ln57_1' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%select_ln57_3 = select i1 %and_ln57_1, i16 %add_ln47_1, i16 %select_ln64_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 583 'select' 'select_ln57_3' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 584 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_2 = select i1 %or_ln50_3, i16 %select_ln57_3, i16 %add_ln46_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 584 'select' 'select_ln50_2' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i16 %select_ln50_2 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 585 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_2)   --->   "%p_Result_2 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 58, i32 59)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 586 'partselect' 'p_Result_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_2)   --->   "%p_Result_1_2 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 4, i32 5)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 587 'partselect' 'p_Result_1_2' <Predicate = (!icmp_ln150 & !icmp_ln43_2)> <Delay = 0.00>
ST_28 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_2)   --->   "%zext_ln43_2 = zext i2 %p_Result_1_2 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 588 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln150 & !icmp_ln43_2)> <Delay = 0.00>
ST_28 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_2)   --->   "%select_ln43_2 = select i1 %icmp_ln43_2, i4 -7, i4 %zext_ln43_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 589 'select' 'select_ln43_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_2)   --->   "%zext_ln45_2 = zext i2 %p_Result_2 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 590 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_2 = icmp eq i4 %zext_ln45_2, %select_ln43_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 591 'icmp' 'icmp_ln45_2' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%select_ln46_2 = select i1 %icmp_ln45_2, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 592 'select' 'select_ln46_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%trunc_ln46_2 = trunc i32 %northwest_29_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 593 'trunc' 'trunc_ln46_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_2 = add i16 %select_ln46_2, %trunc_ln46_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 594 'add' 'add_ln46_2' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i32 %northwest_30 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 595 'trunc' 'trunc_ln47_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 596 [1/1] (2.07ns)   --->   "%add_ln47_2 = add i16 -1, %trunc_ln47_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 596 'add' 'add_ln47_2' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i32 %west_29_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 597 'trunc' 'trunc_ln48_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (2.07ns)   --->   "%add_ln48_2 = add i16 -1, %trunc_ln48_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 598 'add' 'add_ln48_2' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 599 [1/1] (2.42ns)   --->   "%icmp_ln50_34 = icmp slt i16 %add_ln46_2, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 599 'icmp' 'icmp_ln50_34' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 600 [1/1] (2.42ns)   --->   "%icmp_ln50_35 = icmp slt i16 %add_ln46_2, %add_ln47_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 600 'icmp' 'icmp_ln50_35' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 601 [1/1] (2.42ns)   --->   "%icmp_ln50_36 = icmp slt i16 %add_ln46_2, %add_ln48_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 601 'icmp' 'icmp_ln50_36' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_5)   --->   "%or_ln50_4 = or i1 %icmp_ln50_35, %icmp_ln50_36" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 602 'or' 'or_ln50_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 603 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_5 = or i1 %or_ln50_4, %icmp_ln50_34" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 603 'or' 'or_ln50_5' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 604 [1/1] (2.42ns)   --->   "%icmp_ln57_2 = icmp slt i16 %add_ln47_2, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 604 'icmp' 'icmp_ln57_2' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 605 [1/1] (2.42ns)   --->   "%icmp_ln57_34 = icmp slt i16 %add_ln47_2, %add_ln48_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 605 'icmp' 'icmp_ln57_34' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_5)   --->   "%or_ln57_2 = or i1 %icmp_ln57_2, %icmp_ln57_34" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 606 'or' 'or_ln57_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 607 [1/1] (2.42ns)   --->   "%icmp_ln64_2 = icmp sgt i16 %add_ln48_2, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 607 'icmp' 'icmp_ln64_2' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_5)   --->   "%and_ln64_4 = and i1 %or_ln57_2, %icmp_ln64_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 608 'and' 'and_ln64_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 609 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_5 = and i1 %and_ln64_4, %or_ln50_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 609 'and' 'and_ln64_5' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_4)   --->   "%select_ln64_2 = select i1 %and_ln64_5, i16 %add_ln48_2, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 610 'select' 'select_ln64_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_2)   --->   "%or_ln57_35 = or i1 %icmp_ln57_2, %icmp_ln57_34" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 611 'or' 'or_ln57_35' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_2)   --->   "%xor_ln57_2 = xor i1 %or_ln57_35, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 612 'xor' 'xor_ln57_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 613 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_2 = and i1 %or_ln50_5, %xor_ln57_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 613 'and' 'and_ln57_2' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_4)   --->   "%select_ln57_6 = select i1 %and_ln57_2, i16 %add_ln47_2, i16 %select_ln64_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 614 'select' 'select_ln57_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 615 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_4 = select i1 %or_ln50_5, i16 %select_ln57_6, i16 %add_ln46_2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 615 'select' 'select_ln50_4' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i16 %select_ln50_4 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 616 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_3)   --->   "%p_Result_5 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 56, i32 57)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 617 'partselect' 'p_Result_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_3)   --->   "%p_Result_1_3 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 6, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 618 'partselect' 'p_Result_1_3' <Predicate = (!icmp_ln150 & !icmp_ln43_3)> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_3)   --->   "%zext_ln43_3 = zext i2 %p_Result_1_3 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 619 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln150 & !icmp_ln43_3)> <Delay = 0.00>
ST_28 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_3)   --->   "%select_ln43_3 = select i1 %icmp_ln43_3, i4 -7, i4 %zext_ln43_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 620 'select' 'select_ln43_3' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_3)   --->   "%zext_ln45_3 = zext i2 %p_Result_5 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 621 'zext' 'zext_ln45_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 622 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_3 = icmp eq i4 %zext_ln45_3, %select_ln43_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 622 'icmp' 'icmp_ln45_3' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%select_ln46_3 = select i1 %icmp_ln45_3, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 623 'select' 'select_ln46_3' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%trunc_ln46_3 = trunc i32 %northwest_28_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 624 'trunc' 'trunc_ln46_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 625 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_3 = add i16 %select_ln46_3, %trunc_ln46_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 625 'add' 'add_ln46_3' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = trunc i32 %northwest_29 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 626 'trunc' 'trunc_ln47_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 627 [1/1] (2.07ns)   --->   "%add_ln47_3 = add i16 -1, %trunc_ln47_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 627 'add' 'add_ln47_3' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = trunc i32 %west_28_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 628 'trunc' 'trunc_ln48_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 629 [1/1] (2.07ns)   --->   "%add_ln48_3 = add i16 -1, %trunc_ln48_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 629 'add' 'add_ln48_3' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 630 [1/1] (2.42ns)   --->   "%icmp_ln50_3 = icmp slt i16 %add_ln46_3, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 630 'icmp' 'icmp_ln50_3' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 631 [1/1] (2.42ns)   --->   "%icmp_ln50_37 = icmp slt i16 %add_ln46_3, %add_ln47_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 631 'icmp' 'icmp_ln50_37' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 632 [1/1] (2.42ns)   --->   "%icmp_ln50_38 = icmp slt i16 %add_ln46_3, %add_ln48_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 632 'icmp' 'icmp_ln50_38' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_7)   --->   "%or_ln50_6 = or i1 %icmp_ln50_37, %icmp_ln50_38" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 633 'or' 'or_ln50_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 634 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_7 = or i1 %or_ln50_6, %icmp_ln50_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 634 'or' 'or_ln50_7' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 635 [1/1] (2.42ns)   --->   "%icmp_ln57_3 = icmp slt i16 %add_ln47_3, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 635 'icmp' 'icmp_ln57_3' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 636 [1/1] (2.42ns)   --->   "%icmp_ln57_35 = icmp slt i16 %add_ln47_3, %add_ln48_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 636 'icmp' 'icmp_ln57_35' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_7)   --->   "%or_ln57_3 = or i1 %icmp_ln57_3, %icmp_ln57_35" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 637 'or' 'or_ln57_3' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 638 [1/1] (2.42ns)   --->   "%icmp_ln64_3 = icmp sgt i16 %add_ln48_3, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 638 'icmp' 'icmp_ln64_3' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_7)   --->   "%and_ln64_6 = and i1 %or_ln57_3, %icmp_ln64_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 639 'and' 'and_ln64_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 640 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_7 = and i1 %and_ln64_6, %or_ln50_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 640 'and' 'and_ln64_7' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%select_ln64_3 = select i1 %and_ln64_7, i16 %add_ln48_3, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 641 'select' 'select_ln64_3' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_3)   --->   "%or_ln57_37 = or i1 %icmp_ln57_3, %icmp_ln57_35" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 642 'or' 'or_ln57_37' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_3)   --->   "%xor_ln57_3 = xor i1 %or_ln57_37, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 643 'xor' 'xor_ln57_3' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 644 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_3 = and i1 %or_ln50_7, %xor_ln57_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 644 'and' 'and_ln57_3' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%select_ln57_9 = select i1 %and_ln57_3, i16 %add_ln47_3, i16 %select_ln64_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 645 'select' 'select_ln57_9' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 646 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_6 = select i1 %or_ln50_7, i16 %select_ln57_9, i16 %add_ln46_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 646 'select' 'select_ln50_6' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i16 %select_ln50_6 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 647 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_4)   --->   "%p_Result_4 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 54, i32 55)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 648 'partselect' 'p_Result_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_4)   --->   "%p_Result_1_4 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 8, i32 9)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 649 'partselect' 'p_Result_1_4' <Predicate = (!icmp_ln150 & !icmp_ln43_4)> <Delay = 0.00>
ST_28 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_4)   --->   "%zext_ln43_4 = zext i2 %p_Result_1_4 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 650 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln150 & !icmp_ln43_4)> <Delay = 0.00>
ST_28 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_4)   --->   "%select_ln43_4 = select i1 %icmp_ln43_4, i4 -7, i4 %zext_ln43_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 651 'select' 'select_ln43_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_4)   --->   "%zext_ln45_4 = zext i2 %p_Result_4 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 652 'zext' 'zext_ln45_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 653 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_4 = icmp eq i4 %zext_ln45_4, %select_ln43_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 653 'icmp' 'icmp_ln45_4' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%select_ln46_4 = select i1 %icmp_ln45_4, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 654 'select' 'select_ln46_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_4)   --->   "%trunc_ln46_4 = trunc i32 %northwest_27_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 655 'trunc' 'trunc_ln46_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 656 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_4 = add i16 %select_ln46_4, %trunc_ln46_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 656 'add' 'add_ln46_4' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln47_4 = trunc i32 %northwest_28 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 657 'trunc' 'trunc_ln47_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 658 [1/1] (2.07ns)   --->   "%add_ln47_4 = add i16 -1, %trunc_ln47_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 658 'add' 'add_ln47_4' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = trunc i32 %west_27_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 659 'trunc' 'trunc_ln48_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 660 [1/1] (2.07ns)   --->   "%add_ln48_4 = add i16 -1, %trunc_ln48_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 660 'add' 'add_ln48_4' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 661 [1/1] (2.42ns)   --->   "%icmp_ln50_4 = icmp slt i16 %add_ln46_4, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 661 'icmp' 'icmp_ln50_4' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 662 [1/1] (2.42ns)   --->   "%icmp_ln50_39 = icmp slt i16 %add_ln46_4, %add_ln47_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 662 'icmp' 'icmp_ln50_39' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 663 [1/1] (2.42ns)   --->   "%icmp_ln50_40 = icmp slt i16 %add_ln46_4, %add_ln48_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 663 'icmp' 'icmp_ln50_40' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_9)   --->   "%or_ln50_8 = or i1 %icmp_ln50_39, %icmp_ln50_40" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 664 'or' 'or_ln50_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 665 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_9 = or i1 %or_ln50_8, %icmp_ln50_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 665 'or' 'or_ln50_9' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 666 [1/1] (2.42ns)   --->   "%icmp_ln57_4 = icmp slt i16 %add_ln47_4, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 666 'icmp' 'icmp_ln57_4' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 667 [1/1] (2.42ns)   --->   "%icmp_ln57_36 = icmp slt i16 %add_ln47_4, %add_ln48_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 667 'icmp' 'icmp_ln57_36' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_9)   --->   "%or_ln57_4 = or i1 %icmp_ln57_4, %icmp_ln57_36" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 668 'or' 'or_ln57_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 669 [1/1] (2.42ns)   --->   "%icmp_ln64_4 = icmp sgt i16 %add_ln48_4, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 669 'icmp' 'icmp_ln64_4' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_9)   --->   "%and_ln64_8 = and i1 %or_ln57_4, %icmp_ln64_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 670 'and' 'and_ln64_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 671 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_9 = and i1 %and_ln64_8, %or_ln50_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 671 'and' 'and_ln64_9' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_8)   --->   "%select_ln64_4 = select i1 %and_ln64_9, i16 %add_ln48_4, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 672 'select' 'select_ln64_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_4)   --->   "%or_ln57_39 = or i1 %icmp_ln57_4, %icmp_ln57_36" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 673 'or' 'or_ln57_39' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_4)   --->   "%xor_ln57_4 = xor i1 %or_ln57_39, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 674 'xor' 'xor_ln57_4' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 675 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_4 = and i1 %or_ln50_9, %xor_ln57_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 675 'and' 'and_ln57_4' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_8)   --->   "%select_ln57_12 = select i1 %and_ln57_4, i16 %add_ln47_4, i16 %select_ln64_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 676 'select' 'select_ln57_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 677 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_8 = select i1 %or_ln50_9, i16 %select_ln57_12, i16 %add_ln46_4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 677 'select' 'select_ln50_8' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i16 %select_ln50_8 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 678 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_5)   --->   "%p_Result_3 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 52, i32 53)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 679 'partselect' 'p_Result_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_5)   --->   "%p_Result_1_5 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 10, i32 11)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 680 'partselect' 'p_Result_1_5' <Predicate = (!icmp_ln150 & !icmp_ln43_5)> <Delay = 0.00>
ST_28 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_5)   --->   "%zext_ln43_5 = zext i2 %p_Result_1_5 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 681 'zext' 'zext_ln43_5' <Predicate = (!icmp_ln150 & !icmp_ln43_5)> <Delay = 0.00>
ST_28 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_5)   --->   "%select_ln43_5 = select i1 %icmp_ln43_5, i4 -7, i4 %zext_ln43_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 682 'select' 'select_ln43_5' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_5)   --->   "%zext_ln45_5 = zext i2 %p_Result_3 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 683 'zext' 'zext_ln45_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 684 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_5 = icmp eq i4 %zext_ln45_5, %select_ln43_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 684 'icmp' 'icmp_ln45_5' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%select_ln46_5 = select i1 %icmp_ln45_5, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 685 'select' 'select_ln46_5' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_5)   --->   "%trunc_ln46_5 = trunc i32 %northwest_26_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 686 'trunc' 'trunc_ln46_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 687 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_5 = add i16 %select_ln46_5, %trunc_ln46_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 687 'add' 'add_ln46_5' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln47_5 = trunc i32 %northwest_27 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 688 'trunc' 'trunc_ln47_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 689 [1/1] (2.07ns)   --->   "%add_ln47_5 = add i16 -1, %trunc_ln47_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 689 'add' 'add_ln47_5' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = trunc i32 %west_26_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 690 'trunc' 'trunc_ln48_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 691 [1/1] (2.07ns)   --->   "%add_ln48_5 = add i16 -1, %trunc_ln48_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 691 'add' 'add_ln48_5' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 692 [1/1] (2.42ns)   --->   "%icmp_ln50_5 = icmp slt i16 %add_ln46_5, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 692 'icmp' 'icmp_ln50_5' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 693 [1/1] (2.42ns)   --->   "%icmp_ln50_41 = icmp slt i16 %add_ln46_5, %add_ln47_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 693 'icmp' 'icmp_ln50_41' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 694 [1/1] (2.42ns)   --->   "%icmp_ln50_42 = icmp slt i16 %add_ln46_5, %add_ln48_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 694 'icmp' 'icmp_ln50_42' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_11)   --->   "%or_ln50_10 = or i1 %icmp_ln50_41, %icmp_ln50_42" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 695 'or' 'or_ln50_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 696 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_11 = or i1 %or_ln50_10, %icmp_ln50_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 696 'or' 'or_ln50_11' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 697 [1/1] (2.42ns)   --->   "%icmp_ln57_5 = icmp slt i16 %add_ln47_5, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 697 'icmp' 'icmp_ln57_5' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 698 [1/1] (2.42ns)   --->   "%icmp_ln57_37 = icmp slt i16 %add_ln47_5, %add_ln48_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 698 'icmp' 'icmp_ln57_37' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_11)   --->   "%or_ln57_5 = or i1 %icmp_ln57_5, %icmp_ln57_37" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 699 'or' 'or_ln57_5' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 700 [1/1] (2.42ns)   --->   "%icmp_ln64_5 = icmp sgt i16 %add_ln48_5, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 700 'icmp' 'icmp_ln64_5' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_11)   --->   "%and_ln64_10 = and i1 %or_ln57_5, %icmp_ln64_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 701 'and' 'and_ln64_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 702 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_11 = and i1 %and_ln64_10, %or_ln50_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 702 'and' 'and_ln64_11' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_10)   --->   "%select_ln64_5 = select i1 %and_ln64_11, i16 %add_ln48_5, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 703 'select' 'select_ln64_5' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_5)   --->   "%or_ln57_41 = or i1 %icmp_ln57_5, %icmp_ln57_37" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 704 'or' 'or_ln57_41' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_5)   --->   "%xor_ln57_5 = xor i1 %or_ln57_41, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 705 'xor' 'xor_ln57_5' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 706 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_5 = and i1 %or_ln50_11, %xor_ln57_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 706 'and' 'and_ln57_5' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_10)   --->   "%select_ln57_15 = select i1 %and_ln57_5, i16 %add_ln47_5, i16 %select_ln64_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 707 'select' 'select_ln57_15' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 708 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_10 = select i1 %or_ln50_11, i16 %select_ln57_15, i16 %add_ln46_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 708 'select' 'select_ln50_10' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i16 %select_ln50_10 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 709 'zext' 'zext_ln50_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_6)   --->   "%p_Result_6 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 50, i32 51)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 710 'partselect' 'p_Result_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_6)   --->   "%p_Result_1_6 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 12, i32 13)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 711 'partselect' 'p_Result_1_6' <Predicate = (!icmp_ln150 & !icmp_ln43_6)> <Delay = 0.00>
ST_28 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_6)   --->   "%zext_ln43_6 = zext i2 %p_Result_1_6 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 712 'zext' 'zext_ln43_6' <Predicate = (!icmp_ln150 & !icmp_ln43_6)> <Delay = 0.00>
ST_28 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_6)   --->   "%select_ln43_6 = select i1 %icmp_ln43_6, i4 -7, i4 %zext_ln43_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 713 'select' 'select_ln43_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_6)   --->   "%zext_ln45_6 = zext i2 %p_Result_6 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 714 'zext' 'zext_ln45_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 715 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_6 = icmp eq i4 %zext_ln45_6, %select_ln43_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 715 'icmp' 'icmp_ln45_6' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%select_ln46_6 = select i1 %icmp_ln45_6, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 716 'select' 'select_ln46_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_6)   --->   "%trunc_ln46_6 = trunc i32 %northwest_25_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 717 'trunc' 'trunc_ln46_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 718 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_6 = add i16 %select_ln46_6, %trunc_ln46_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 718 'add' 'add_ln46_6' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln47_6 = trunc i32 %northwest_26 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 719 'trunc' 'trunc_ln47_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 720 [1/1] (2.07ns)   --->   "%add_ln47_6 = add i16 -1, %trunc_ln47_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 720 'add' 'add_ln47_6' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = trunc i32 %west_25_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 721 'trunc' 'trunc_ln48_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 722 [1/1] (2.07ns)   --->   "%add_ln48_6 = add i16 -1, %trunc_ln48_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 722 'add' 'add_ln48_6' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 723 [1/1] (2.42ns)   --->   "%icmp_ln50_6 = icmp slt i16 %add_ln46_6, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 723 'icmp' 'icmp_ln50_6' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 724 [1/1] (2.42ns)   --->   "%icmp_ln50_43 = icmp slt i16 %add_ln46_6, %add_ln47_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 724 'icmp' 'icmp_ln50_43' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 725 [1/1] (2.42ns)   --->   "%icmp_ln50_44 = icmp slt i16 %add_ln46_6, %add_ln48_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 725 'icmp' 'icmp_ln50_44' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_13)   --->   "%or_ln50_12 = or i1 %icmp_ln50_43, %icmp_ln50_44" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 726 'or' 'or_ln50_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 727 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_13 = or i1 %or_ln50_12, %icmp_ln50_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 727 'or' 'or_ln50_13' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 728 [1/1] (2.42ns)   --->   "%icmp_ln57_6 = icmp slt i16 %add_ln47_6, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 728 'icmp' 'icmp_ln57_6' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 729 [1/1] (2.42ns)   --->   "%icmp_ln57_38 = icmp slt i16 %add_ln47_6, %add_ln48_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 729 'icmp' 'icmp_ln57_38' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_13)   --->   "%or_ln57_6 = or i1 %icmp_ln57_6, %icmp_ln57_38" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 730 'or' 'or_ln57_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 731 [1/1] (2.42ns)   --->   "%icmp_ln64_6 = icmp sgt i16 %add_ln48_6, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 731 'icmp' 'icmp_ln64_6' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_13)   --->   "%and_ln64_12 = and i1 %or_ln57_6, %icmp_ln64_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 732 'and' 'and_ln64_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 733 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_13 = and i1 %and_ln64_12, %or_ln50_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 733 'and' 'and_ln64_13' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_12)   --->   "%select_ln64_6 = select i1 %and_ln64_13, i16 %add_ln48_6, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 734 'select' 'select_ln64_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_6)   --->   "%or_ln57_43 = or i1 %icmp_ln57_6, %icmp_ln57_38" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 735 'or' 'or_ln57_43' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_6)   --->   "%xor_ln57_6 = xor i1 %or_ln57_43, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 736 'xor' 'xor_ln57_6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 737 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_6 = and i1 %or_ln50_13, %xor_ln57_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 737 'and' 'and_ln57_6' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_12)   --->   "%select_ln57_18 = select i1 %and_ln57_6, i16 %add_ln47_6, i16 %select_ln64_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 738 'select' 'select_ln57_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 739 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_12 = select i1 %or_ln50_13, i16 %select_ln57_18, i16 %add_ln46_6" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 739 'select' 'select_ln50_12' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i16 %select_ln50_12 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 740 'zext' 'zext_ln50_6' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_7)   --->   "%p_Result_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 48, i32 49)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 741 'partselect' 'p_Result_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_7)   --->   "%p_Result_1_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 14, i32 15)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 742 'partselect' 'p_Result_1_7' <Predicate = (!icmp_ln150 & !icmp_ln43_7)> <Delay = 0.00>
ST_28 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_7)   --->   "%zext_ln43_7 = zext i2 %p_Result_1_7 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 743 'zext' 'zext_ln43_7' <Predicate = (!icmp_ln150 & !icmp_ln43_7)> <Delay = 0.00>
ST_28 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_7)   --->   "%select_ln43_7 = select i1 %icmp_ln43_7, i4 -7, i4 %zext_ln43_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 744 'select' 'select_ln43_7' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_7)   --->   "%zext_ln45_7 = zext i2 %p_Result_7 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 745 'zext' 'zext_ln45_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 746 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_7 = icmp eq i4 %zext_ln45_7, %select_ln43_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 746 'icmp' 'icmp_ln45_7' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%select_ln46_7 = select i1 %icmp_ln45_7, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 747 'select' 'select_ln46_7' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_7)   --->   "%trunc_ln46_7 = trunc i32 %northwest_24_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 748 'trunc' 'trunc_ln46_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 749 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_7 = add i16 %select_ln46_7, %trunc_ln46_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 749 'add' 'add_ln46_7' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln47_7 = trunc i32 %northwest_25 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 750 'trunc' 'trunc_ln47_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 751 [1/1] (2.07ns)   --->   "%add_ln47_7 = add i16 -1, %trunc_ln47_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 751 'add' 'add_ln47_7' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = trunc i32 %west_24_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 752 'trunc' 'trunc_ln48_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 753 [1/1] (2.07ns)   --->   "%add_ln48_7 = add i16 -1, %trunc_ln48_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 753 'add' 'add_ln48_7' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 754 [1/1] (2.42ns)   --->   "%icmp_ln50_7 = icmp slt i16 %add_ln46_7, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 754 'icmp' 'icmp_ln50_7' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 755 [1/1] (2.42ns)   --->   "%icmp_ln50_45 = icmp slt i16 %add_ln46_7, %add_ln47_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 755 'icmp' 'icmp_ln50_45' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 756 [1/1] (2.42ns)   --->   "%icmp_ln50_46 = icmp slt i16 %add_ln46_7, %add_ln48_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 756 'icmp' 'icmp_ln50_46' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_15)   --->   "%or_ln50_14 = or i1 %icmp_ln50_45, %icmp_ln50_46" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 757 'or' 'or_ln50_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 758 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_15 = or i1 %or_ln50_14, %icmp_ln50_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 758 'or' 'or_ln50_15' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 759 [1/1] (2.42ns)   --->   "%icmp_ln57_7 = icmp slt i16 %add_ln47_7, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 759 'icmp' 'icmp_ln57_7' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 760 [1/1] (2.42ns)   --->   "%icmp_ln57_39 = icmp slt i16 %add_ln47_7, %add_ln48_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 760 'icmp' 'icmp_ln57_39' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_15)   --->   "%or_ln57_7 = or i1 %icmp_ln57_7, %icmp_ln57_39" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 761 'or' 'or_ln57_7' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 762 [1/1] (2.42ns)   --->   "%icmp_ln64_7 = icmp sgt i16 %add_ln48_7, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 762 'icmp' 'icmp_ln64_7' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_15)   --->   "%and_ln64_14 = and i1 %or_ln57_7, %icmp_ln64_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 763 'and' 'and_ln64_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 764 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_15 = and i1 %and_ln64_14, %or_ln50_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 764 'and' 'and_ln64_15' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_14)   --->   "%select_ln64_7 = select i1 %and_ln64_15, i16 %add_ln48_7, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 765 'select' 'select_ln64_7' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_7)   --->   "%or_ln57_45 = or i1 %icmp_ln57_7, %icmp_ln57_39" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 766 'or' 'or_ln57_45' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_7)   --->   "%xor_ln57_7 = xor i1 %or_ln57_45, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 767 'xor' 'xor_ln57_7' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 768 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_7 = and i1 %or_ln50_15, %xor_ln57_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 768 'and' 'and_ln57_7' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_14)   --->   "%select_ln57_21 = select i1 %and_ln57_7, i16 %add_ln47_7, i16 %select_ln64_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 769 'select' 'select_ln57_21' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 770 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_14 = select i1 %or_ln50_15, i16 %select_ln57_21, i16 %add_ln46_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 770 'select' 'select_ln50_14' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i16 %select_ln50_14 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 771 'zext' 'zext_ln50_7' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_8)   --->   "%p_Result_8 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 46, i32 47)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 772 'partselect' 'p_Result_8' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_8)   --->   "%p_Result_1_8 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 16, i32 17)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 773 'partselect' 'p_Result_1_8' <Predicate = (!icmp_ln150 & !icmp_ln43_8)> <Delay = 0.00>
ST_28 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_8)   --->   "%zext_ln43_8 = zext i2 %p_Result_1_8 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 774 'zext' 'zext_ln43_8' <Predicate = (!icmp_ln150 & !icmp_ln43_8)> <Delay = 0.00>
ST_28 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_8)   --->   "%select_ln43_8 = select i1 %icmp_ln43_8, i4 -7, i4 %zext_ln43_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 775 'select' 'select_ln43_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_8)   --->   "%zext_ln45_8 = zext i2 %p_Result_8 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 776 'zext' 'zext_ln45_8' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 777 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_8 = icmp eq i4 %zext_ln45_8, %select_ln43_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 777 'icmp' 'icmp_ln45_8' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%select_ln46_8 = select i1 %icmp_ln45_8, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 778 'select' 'select_ln46_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_8)   --->   "%trunc_ln46_8 = trunc i32 %northwest_23_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 779 'trunc' 'trunc_ln46_8' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 780 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_8 = add i16 %select_ln46_8, %trunc_ln46_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 780 'add' 'add_ln46_8' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln47_8 = trunc i32 %northwest_24 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 781 'trunc' 'trunc_ln47_8' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 782 [1/1] (2.07ns)   --->   "%add_ln47_8 = add i16 -1, %trunc_ln47_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 782 'add' 'add_ln47_8' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = trunc i32 %west_23_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 783 'trunc' 'trunc_ln48_8' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 784 [1/1] (2.07ns)   --->   "%add_ln48_8 = add i16 -1, %trunc_ln48_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 784 'add' 'add_ln48_8' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 785 [1/1] (2.42ns)   --->   "%icmp_ln50_8 = icmp slt i16 %add_ln46_8, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 785 'icmp' 'icmp_ln50_8' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 786 [1/1] (2.42ns)   --->   "%icmp_ln50_47 = icmp slt i16 %add_ln46_8, %add_ln47_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 786 'icmp' 'icmp_ln50_47' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 787 [1/1] (2.42ns)   --->   "%icmp_ln50_48 = icmp slt i16 %add_ln46_8, %add_ln48_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 787 'icmp' 'icmp_ln50_48' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_17)   --->   "%or_ln50_16 = or i1 %icmp_ln50_47, %icmp_ln50_48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 788 'or' 'or_ln50_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 789 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_17 = or i1 %or_ln50_16, %icmp_ln50_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 789 'or' 'or_ln50_17' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 790 [1/1] (2.42ns)   --->   "%icmp_ln57_8 = icmp slt i16 %add_ln47_8, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 790 'icmp' 'icmp_ln57_8' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 791 [1/1] (2.42ns)   --->   "%icmp_ln57_40 = icmp slt i16 %add_ln47_8, %add_ln48_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 791 'icmp' 'icmp_ln57_40' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_17)   --->   "%or_ln57_8 = or i1 %icmp_ln57_8, %icmp_ln57_40" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 792 'or' 'or_ln57_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 793 [1/1] (2.42ns)   --->   "%icmp_ln64_8 = icmp sgt i16 %add_ln48_8, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 793 'icmp' 'icmp_ln64_8' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_17)   --->   "%and_ln64_16 = and i1 %or_ln57_8, %icmp_ln64_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 794 'and' 'and_ln64_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 795 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_17 = and i1 %and_ln64_16, %or_ln50_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 795 'and' 'and_ln64_17' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_16)   --->   "%select_ln64_8 = select i1 %and_ln64_17, i16 %add_ln48_8, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 796 'select' 'select_ln64_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_8)   --->   "%or_ln57_47 = or i1 %icmp_ln57_8, %icmp_ln57_40" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 797 'or' 'or_ln57_47' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_8)   --->   "%xor_ln57_8 = xor i1 %or_ln57_47, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 798 'xor' 'xor_ln57_8' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 799 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_8 = and i1 %or_ln50_17, %xor_ln57_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 799 'and' 'and_ln57_8' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_16)   --->   "%select_ln57_24 = select i1 %and_ln57_8, i16 %add_ln47_8, i16 %select_ln64_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 800 'select' 'select_ln57_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 801 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_16 = select i1 %or_ln50_17, i16 %select_ln57_24, i16 %add_ln46_8" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 801 'select' 'select_ln50_16' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i16 %select_ln50_16 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 802 'zext' 'zext_ln50_8' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_9)   --->   "%p_Result_9 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 44, i32 45)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 803 'partselect' 'p_Result_9' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_9)   --->   "%p_Result_1_9 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 18, i32 19)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 804 'partselect' 'p_Result_1_9' <Predicate = (!icmp_ln150 & !icmp_ln43_9)> <Delay = 0.00>
ST_28 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_9)   --->   "%zext_ln43_9 = zext i2 %p_Result_1_9 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 805 'zext' 'zext_ln43_9' <Predicate = (!icmp_ln150 & !icmp_ln43_9)> <Delay = 0.00>
ST_28 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_9)   --->   "%select_ln43_9 = select i1 %icmp_ln43_9, i4 -7, i4 %zext_ln43_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 806 'select' 'select_ln43_9' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_9)   --->   "%zext_ln45_9 = zext i2 %p_Result_9 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 807 'zext' 'zext_ln45_9' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 808 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_9 = icmp eq i4 %zext_ln45_9, %select_ln43_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 808 'icmp' 'icmp_ln45_9' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%select_ln46_9 = select i1 %icmp_ln45_9, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 809 'select' 'select_ln46_9' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_9)   --->   "%trunc_ln46_9 = trunc i32 %northwest_22_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 810 'trunc' 'trunc_ln46_9' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 811 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_9 = add i16 %select_ln46_9, %trunc_ln46_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 811 'add' 'add_ln46_9' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln47_9 = trunc i32 %northwest_23 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 812 'trunc' 'trunc_ln47_9' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 813 [1/1] (2.07ns)   --->   "%add_ln47_9 = add i16 -1, %trunc_ln47_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 813 'add' 'add_ln47_9' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln48_9 = trunc i32 %west_22_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 814 'trunc' 'trunc_ln48_9' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 815 [1/1] (2.07ns)   --->   "%add_ln48_9 = add i16 -1, %trunc_ln48_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 815 'add' 'add_ln48_9' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 816 [1/1] (2.42ns)   --->   "%icmp_ln50_9 = icmp slt i16 %add_ln46_9, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 816 'icmp' 'icmp_ln50_9' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 817 [1/1] (2.42ns)   --->   "%icmp_ln50_49 = icmp slt i16 %add_ln46_9, %add_ln47_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 817 'icmp' 'icmp_ln50_49' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 818 [1/1] (2.42ns)   --->   "%icmp_ln50_50 = icmp slt i16 %add_ln46_9, %add_ln48_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 818 'icmp' 'icmp_ln50_50' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_19)   --->   "%or_ln50_18 = or i1 %icmp_ln50_49, %icmp_ln50_50" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 819 'or' 'or_ln50_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 820 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_19 = or i1 %or_ln50_18, %icmp_ln50_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 820 'or' 'or_ln50_19' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 821 [1/1] (2.42ns)   --->   "%icmp_ln57_9 = icmp slt i16 %add_ln47_9, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 821 'icmp' 'icmp_ln57_9' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 822 [1/1] (2.42ns)   --->   "%icmp_ln57_41 = icmp slt i16 %add_ln47_9, %add_ln48_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 822 'icmp' 'icmp_ln57_41' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_19)   --->   "%or_ln57_9 = or i1 %icmp_ln57_9, %icmp_ln57_41" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 823 'or' 'or_ln57_9' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 824 [1/1] (2.42ns)   --->   "%icmp_ln64_9 = icmp sgt i16 %add_ln48_9, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 824 'icmp' 'icmp_ln64_9' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_19)   --->   "%and_ln64_18 = and i1 %or_ln57_9, %icmp_ln64_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 825 'and' 'and_ln64_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 826 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_19 = and i1 %and_ln64_18, %or_ln50_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 826 'and' 'and_ln64_19' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_18)   --->   "%select_ln64_9 = select i1 %and_ln64_19, i16 %add_ln48_9, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 827 'select' 'select_ln64_9' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_9)   --->   "%or_ln57_49 = or i1 %icmp_ln57_9, %icmp_ln57_41" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 828 'or' 'or_ln57_49' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_9)   --->   "%xor_ln57_9 = xor i1 %or_ln57_49, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 829 'xor' 'xor_ln57_9' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 830 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_9 = and i1 %or_ln50_19, %xor_ln57_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 830 'and' 'and_ln57_9' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_18)   --->   "%select_ln57_27 = select i1 %and_ln57_9, i16 %add_ln47_9, i16 %select_ln64_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 831 'select' 'select_ln57_27' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 832 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_18 = select i1 %or_ln50_19, i16 %select_ln57_27, i16 %add_ln46_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 832 'select' 'select_ln50_18' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i16 %select_ln50_18 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 833 'zext' 'zext_ln50_9' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_10)   --->   "%p_Result_1 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 42, i32 43)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 834 'partselect' 'p_Result_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_10)   --->   "%p_Result_1_s = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 20, i32 21)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 835 'partselect' 'p_Result_1_s' <Predicate = (!icmp_ln150 & !icmp_ln43_10)> <Delay = 0.00>
ST_28 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_10)   --->   "%zext_ln43_10 = zext i2 %p_Result_1_s to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 836 'zext' 'zext_ln43_10' <Predicate = (!icmp_ln150 & !icmp_ln43_10)> <Delay = 0.00>
ST_28 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_10)   --->   "%select_ln43_10 = select i1 %icmp_ln43_10, i4 -7, i4 %zext_ln43_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 837 'select' 'select_ln43_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_10)   --->   "%zext_ln45_10 = zext i2 %p_Result_1 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 838 'zext' 'zext_ln45_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 839 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_10 = icmp eq i4 %zext_ln45_10, %select_ln43_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 839 'icmp' 'icmp_ln45_10' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%select_ln46_10 = select i1 %icmp_ln45_10, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 840 'select' 'select_ln46_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%trunc_ln46_10 = trunc i32 %northwest_21_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 841 'trunc' 'trunc_ln46_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 842 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_10 = add i16 %select_ln46_10, %trunc_ln46_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 842 'add' 'add_ln46_10' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln47_10 = trunc i32 %northwest_22 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 843 'trunc' 'trunc_ln47_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 844 [1/1] (2.07ns)   --->   "%add_ln47_10 = add i16 -1, %trunc_ln47_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 844 'add' 'add_ln47_10' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln48_10 = trunc i32 %west_21_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 845 'trunc' 'trunc_ln48_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 846 [1/1] (2.07ns)   --->   "%add_ln48_10 = add i16 -1, %trunc_ln48_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 846 'add' 'add_ln48_10' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 847 [1/1] (2.42ns)   --->   "%icmp_ln50_10 = icmp slt i16 %add_ln46_10, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 847 'icmp' 'icmp_ln50_10' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 848 [1/1] (2.42ns)   --->   "%icmp_ln50_51 = icmp slt i16 %add_ln46_10, %add_ln47_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 848 'icmp' 'icmp_ln50_51' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 849 [1/1] (2.42ns)   --->   "%icmp_ln50_52 = icmp slt i16 %add_ln46_10, %add_ln48_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 849 'icmp' 'icmp_ln50_52' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_21)   --->   "%or_ln50_20 = or i1 %icmp_ln50_51, %icmp_ln50_52" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 850 'or' 'or_ln50_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 851 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_21 = or i1 %or_ln50_20, %icmp_ln50_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 851 'or' 'or_ln50_21' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 852 [1/1] (2.42ns)   --->   "%icmp_ln57_10 = icmp slt i16 %add_ln47_10, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 852 'icmp' 'icmp_ln57_10' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 853 [1/1] (2.42ns)   --->   "%icmp_ln57_42 = icmp slt i16 %add_ln47_10, %add_ln48_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 853 'icmp' 'icmp_ln57_42' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_21)   --->   "%or_ln57_10 = or i1 %icmp_ln57_10, %icmp_ln57_42" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 854 'or' 'or_ln57_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 855 [1/1] (2.42ns)   --->   "%icmp_ln64_10 = icmp sgt i16 %add_ln48_10, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 855 'icmp' 'icmp_ln64_10' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_21)   --->   "%and_ln64_20 = and i1 %or_ln57_10, %icmp_ln64_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 856 'and' 'and_ln64_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 857 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_21 = and i1 %and_ln64_20, %or_ln50_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 857 'and' 'and_ln64_21' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_20)   --->   "%select_ln64_10 = select i1 %and_ln64_21, i16 %add_ln48_10, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 858 'select' 'select_ln64_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_10)   --->   "%or_ln57_51 = or i1 %icmp_ln57_10, %icmp_ln57_42" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 859 'or' 'or_ln57_51' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_10)   --->   "%xor_ln57_10 = xor i1 %or_ln57_51, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 860 'xor' 'xor_ln57_10' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 861 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_10 = and i1 %or_ln50_21, %xor_ln57_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 861 'and' 'and_ln57_10' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_20)   --->   "%select_ln57_30 = select i1 %and_ln57_10, i16 %add_ln47_10, i16 %select_ln64_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 862 'select' 'select_ln57_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 863 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_20 = select i1 %or_ln50_21, i16 %select_ln57_30, i16 %add_ln46_10" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 863 'select' 'select_ln50_20' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i16 %select_ln50_20 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 864 'zext' 'zext_ln50_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_11)   --->   "%p_Result_10 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 40, i32 41)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 865 'partselect' 'p_Result_10' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_11)   --->   "%p_Result_1_10 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 22, i32 23)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 866 'partselect' 'p_Result_1_10' <Predicate = (!icmp_ln150 & !icmp_ln43_11)> <Delay = 0.00>
ST_28 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_11)   --->   "%zext_ln43_11 = zext i2 %p_Result_1_10 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 867 'zext' 'zext_ln43_11' <Predicate = (!icmp_ln150 & !icmp_ln43_11)> <Delay = 0.00>
ST_28 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_11)   --->   "%select_ln43_11 = select i1 %icmp_ln43_11, i4 -7, i4 %zext_ln43_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 868 'select' 'select_ln43_11' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_11)   --->   "%zext_ln45_11 = zext i2 %p_Result_10 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 869 'zext' 'zext_ln45_11' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 870 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_11 = icmp eq i4 %zext_ln45_11, %select_ln43_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 870 'icmp' 'icmp_ln45_11' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%select_ln46_11 = select i1 %icmp_ln45_11, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 871 'select' 'select_ln46_11' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%trunc_ln46_11 = trunc i32 %northwest_20_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 872 'trunc' 'trunc_ln46_11' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 873 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_11 = add i16 %select_ln46_11, %trunc_ln46_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 873 'add' 'add_ln46_11' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln47_11 = trunc i32 %northwest_21 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 874 'trunc' 'trunc_ln47_11' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 875 [1/1] (2.07ns)   --->   "%add_ln47_11 = add i16 -1, %trunc_ln47_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 875 'add' 'add_ln47_11' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln48_11 = trunc i32 %west_20_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 876 'trunc' 'trunc_ln48_11' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 877 [1/1] (2.07ns)   --->   "%add_ln48_11 = add i16 -1, %trunc_ln48_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 877 'add' 'add_ln48_11' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 878 [1/1] (2.42ns)   --->   "%icmp_ln50_11 = icmp slt i16 %add_ln46_11, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 878 'icmp' 'icmp_ln50_11' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 879 [1/1] (2.42ns)   --->   "%icmp_ln50_53 = icmp slt i16 %add_ln46_11, %add_ln47_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 879 'icmp' 'icmp_ln50_53' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 880 [1/1] (2.42ns)   --->   "%icmp_ln50_54 = icmp slt i16 %add_ln46_11, %add_ln48_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 880 'icmp' 'icmp_ln50_54' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_23)   --->   "%or_ln50_22 = or i1 %icmp_ln50_53, %icmp_ln50_54" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 881 'or' 'or_ln50_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 882 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_23 = or i1 %or_ln50_22, %icmp_ln50_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 882 'or' 'or_ln50_23' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 883 [1/1] (2.42ns)   --->   "%icmp_ln57_11 = icmp slt i16 %add_ln47_11, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 883 'icmp' 'icmp_ln57_11' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 884 [1/1] (2.42ns)   --->   "%icmp_ln57_43 = icmp slt i16 %add_ln47_11, %add_ln48_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 884 'icmp' 'icmp_ln57_43' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_23)   --->   "%or_ln57_11 = or i1 %icmp_ln57_11, %icmp_ln57_43" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 885 'or' 'or_ln57_11' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 886 [1/1] (2.42ns)   --->   "%icmp_ln64_11 = icmp sgt i16 %add_ln48_11, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 886 'icmp' 'icmp_ln64_11' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_23)   --->   "%and_ln64_22 = and i1 %or_ln57_11, %icmp_ln64_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 887 'and' 'and_ln64_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 888 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_23 = and i1 %and_ln64_22, %or_ln50_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 888 'and' 'and_ln64_23' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_22)   --->   "%select_ln64_11 = select i1 %and_ln64_23, i16 %add_ln48_11, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 889 'select' 'select_ln64_11' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_11)   --->   "%or_ln57_53 = or i1 %icmp_ln57_11, %icmp_ln57_43" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 890 'or' 'or_ln57_53' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_11)   --->   "%xor_ln57_11 = xor i1 %or_ln57_53, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 891 'xor' 'xor_ln57_11' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 892 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_11 = and i1 %or_ln50_23, %xor_ln57_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 892 'and' 'and_ln57_11' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_22)   --->   "%select_ln57_33 = select i1 %and_ln57_11, i16 %add_ln47_11, i16 %select_ln64_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 893 'select' 'select_ln57_33' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 894 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_22 = select i1 %or_ln50_23, i16 %select_ln57_33, i16 %add_ln46_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 894 'select' 'select_ln50_22' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i16 %select_ln50_22 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 895 'zext' 'zext_ln50_11' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_12)   --->   "%p_Result_11 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 38, i32 39)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 896 'partselect' 'p_Result_11' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_12)   --->   "%p_Result_1_11 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 24, i32 25)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 897 'partselect' 'p_Result_1_11' <Predicate = (!icmp_ln150 & !icmp_ln43_12)> <Delay = 0.00>
ST_28 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_12)   --->   "%zext_ln43_12 = zext i2 %p_Result_1_11 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 898 'zext' 'zext_ln43_12' <Predicate = (!icmp_ln150 & !icmp_ln43_12)> <Delay = 0.00>
ST_28 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_12)   --->   "%select_ln43_12 = select i1 %icmp_ln43_12, i4 -7, i4 %zext_ln43_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 899 'select' 'select_ln43_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_12)   --->   "%zext_ln45_12 = zext i2 %p_Result_11 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 900 'zext' 'zext_ln45_12' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 901 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_12 = icmp eq i4 %zext_ln45_12, %select_ln43_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 901 'icmp' 'icmp_ln45_12' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%select_ln46_12 = select i1 %icmp_ln45_12, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 902 'select' 'select_ln46_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%trunc_ln46_12 = trunc i32 %northwest_19_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 903 'trunc' 'trunc_ln46_12' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 904 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_12 = add i16 %select_ln46_12, %trunc_ln46_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 904 'add' 'add_ln46_12' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln47_12 = trunc i32 %northwest_20 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 905 'trunc' 'trunc_ln47_12' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 906 [1/1] (2.07ns)   --->   "%add_ln47_12 = add i16 -1, %trunc_ln47_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 906 'add' 'add_ln47_12' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln48_12 = trunc i32 %west_19_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 907 'trunc' 'trunc_ln48_12' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 908 [1/1] (2.07ns)   --->   "%add_ln48_12 = add i16 -1, %trunc_ln48_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 908 'add' 'add_ln48_12' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 909 [1/1] (2.42ns)   --->   "%icmp_ln50_12 = icmp slt i16 %add_ln46_12, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 909 'icmp' 'icmp_ln50_12' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 910 [1/1] (2.42ns)   --->   "%icmp_ln50_55 = icmp slt i16 %add_ln46_12, %add_ln47_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 910 'icmp' 'icmp_ln50_55' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 911 [1/1] (2.42ns)   --->   "%icmp_ln50_56 = icmp slt i16 %add_ln46_12, %add_ln48_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 911 'icmp' 'icmp_ln50_56' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_25)   --->   "%or_ln50_24 = or i1 %icmp_ln50_55, %icmp_ln50_56" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 912 'or' 'or_ln50_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 913 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_25 = or i1 %or_ln50_24, %icmp_ln50_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 913 'or' 'or_ln50_25' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 914 [1/1] (2.42ns)   --->   "%icmp_ln57_12 = icmp slt i16 %add_ln47_12, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 914 'icmp' 'icmp_ln57_12' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 915 [1/1] (2.42ns)   --->   "%icmp_ln57_44 = icmp slt i16 %add_ln47_12, %add_ln48_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 915 'icmp' 'icmp_ln57_44' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_25)   --->   "%or_ln57_12 = or i1 %icmp_ln57_12, %icmp_ln57_44" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 916 'or' 'or_ln57_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 917 [1/1] (2.42ns)   --->   "%icmp_ln64_12 = icmp sgt i16 %add_ln48_12, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 917 'icmp' 'icmp_ln64_12' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_25)   --->   "%and_ln64_24 = and i1 %or_ln57_12, %icmp_ln64_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 918 'and' 'and_ln64_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 919 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_25 = and i1 %and_ln64_24, %or_ln50_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 919 'and' 'and_ln64_25' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_24)   --->   "%select_ln64_12 = select i1 %and_ln64_25, i16 %add_ln48_12, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 920 'select' 'select_ln64_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_12)   --->   "%or_ln57_55 = or i1 %icmp_ln57_12, %icmp_ln57_44" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 921 'or' 'or_ln57_55' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_12)   --->   "%xor_ln57_12 = xor i1 %or_ln57_55, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 922 'xor' 'xor_ln57_12' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 923 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_12 = and i1 %or_ln50_25, %xor_ln57_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 923 'and' 'and_ln57_12' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_24)   --->   "%select_ln57_36 = select i1 %and_ln57_12, i16 %add_ln47_12, i16 %select_ln64_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 924 'select' 'select_ln57_36' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 925 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_24 = select i1 %or_ln50_25, i16 %select_ln57_36, i16 %add_ln46_12" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 925 'select' 'select_ln50_24' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i16 %select_ln50_24 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 926 'zext' 'zext_ln50_12' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_13)   --->   "%p_Result_12 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 36, i32 37)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 927 'partselect' 'p_Result_12' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_13)   --->   "%p_Result_1_12 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 26, i32 27)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 928 'partselect' 'p_Result_1_12' <Predicate = (!icmp_ln150 & !icmp_ln43_13)> <Delay = 0.00>
ST_28 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_13)   --->   "%zext_ln43_13 = zext i2 %p_Result_1_12 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 929 'zext' 'zext_ln43_13' <Predicate = (!icmp_ln150 & !icmp_ln43_13)> <Delay = 0.00>
ST_28 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_13)   --->   "%select_ln43_13 = select i1 %icmp_ln43_13, i4 -7, i4 %zext_ln43_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 930 'select' 'select_ln43_13' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_13)   --->   "%zext_ln45_13 = zext i2 %p_Result_12 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 931 'zext' 'zext_ln45_13' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 932 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_13 = icmp eq i4 %zext_ln45_13, %select_ln43_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 932 'icmp' 'icmp_ln45_13' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%select_ln46_13 = select i1 %icmp_ln45_13, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 933 'select' 'select_ln46_13' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%trunc_ln46_13 = trunc i32 %northwest_18_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 934 'trunc' 'trunc_ln46_13' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 935 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_13 = add i16 %select_ln46_13, %trunc_ln46_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 935 'add' 'add_ln46_13' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln47_13 = trunc i32 %northwest_19 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 936 'trunc' 'trunc_ln47_13' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 937 [1/1] (2.07ns)   --->   "%add_ln47_13 = add i16 -1, %trunc_ln47_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 937 'add' 'add_ln47_13' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln48_13 = trunc i32 %west_18_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 938 'trunc' 'trunc_ln48_13' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 939 [1/1] (2.07ns)   --->   "%add_ln48_13 = add i16 -1, %trunc_ln48_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 939 'add' 'add_ln48_13' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 940 [1/1] (2.42ns)   --->   "%icmp_ln50_13 = icmp slt i16 %add_ln46_13, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 940 'icmp' 'icmp_ln50_13' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 941 [1/1] (2.42ns)   --->   "%icmp_ln50_57 = icmp slt i16 %add_ln46_13, %add_ln47_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 941 'icmp' 'icmp_ln50_57' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 942 [1/1] (2.42ns)   --->   "%icmp_ln50_58 = icmp slt i16 %add_ln46_13, %add_ln48_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 942 'icmp' 'icmp_ln50_58' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_27)   --->   "%or_ln50_26 = or i1 %icmp_ln50_57, %icmp_ln50_58" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 943 'or' 'or_ln50_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 944 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_27 = or i1 %or_ln50_26, %icmp_ln50_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 944 'or' 'or_ln50_27' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 945 [1/1] (2.42ns)   --->   "%icmp_ln57_13 = icmp slt i16 %add_ln47_13, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 945 'icmp' 'icmp_ln57_13' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 946 [1/1] (2.42ns)   --->   "%icmp_ln57_45 = icmp slt i16 %add_ln47_13, %add_ln48_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 946 'icmp' 'icmp_ln57_45' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_27)   --->   "%or_ln57_13 = or i1 %icmp_ln57_13, %icmp_ln57_45" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 947 'or' 'or_ln57_13' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 948 [1/1] (2.42ns)   --->   "%icmp_ln64_13 = icmp sgt i16 %add_ln48_13, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 948 'icmp' 'icmp_ln64_13' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_27)   --->   "%and_ln64_26 = and i1 %or_ln57_13, %icmp_ln64_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 949 'and' 'and_ln64_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 950 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_27 = and i1 %and_ln64_26, %or_ln50_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 950 'and' 'and_ln64_27' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_26)   --->   "%select_ln64_13 = select i1 %and_ln64_27, i16 %add_ln48_13, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 951 'select' 'select_ln64_13' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_13)   --->   "%or_ln57_57 = or i1 %icmp_ln57_13, %icmp_ln57_45" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 952 'or' 'or_ln57_57' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_13)   --->   "%xor_ln57_13 = xor i1 %or_ln57_57, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 953 'xor' 'xor_ln57_13' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 954 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_13 = and i1 %or_ln50_27, %xor_ln57_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 954 'and' 'and_ln57_13' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_26)   --->   "%select_ln57_39 = select i1 %and_ln57_13, i16 %add_ln47_13, i16 %select_ln64_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 955 'select' 'select_ln57_39' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 956 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_26 = select i1 %or_ln50_27, i16 %select_ln57_39, i16 %add_ln46_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 956 'select' 'select_ln50_26' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i16 %select_ln50_26 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 957 'zext' 'zext_ln50_13' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_14)   --->   "%p_Result_13 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 34, i32 35)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 958 'partselect' 'p_Result_13' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_14)   --->   "%p_Result_1_13 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 28, i32 29)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 959 'partselect' 'p_Result_1_13' <Predicate = (!icmp_ln150 & !icmp_ln43_14)> <Delay = 0.00>
ST_28 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_14)   --->   "%zext_ln43_14 = zext i2 %p_Result_1_13 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 960 'zext' 'zext_ln43_14' <Predicate = (!icmp_ln150 & !icmp_ln43_14)> <Delay = 0.00>
ST_28 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_14)   --->   "%select_ln43_14 = select i1 %icmp_ln43_14, i4 -7, i4 %zext_ln43_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 961 'select' 'select_ln43_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_14)   --->   "%zext_ln45_14 = zext i2 %p_Result_13 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 962 'zext' 'zext_ln45_14' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 963 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_14 = icmp eq i4 %zext_ln45_14, %select_ln43_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 963 'icmp' 'icmp_ln45_14' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%select_ln46_14 = select i1 %icmp_ln45_14, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 964 'select' 'select_ln46_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%trunc_ln46_14 = trunc i32 %northwest_17_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 965 'trunc' 'trunc_ln46_14' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 966 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_14 = add i16 %select_ln46_14, %trunc_ln46_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 966 'add' 'add_ln46_14' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln47_14 = trunc i32 %northwest_18 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 967 'trunc' 'trunc_ln47_14' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 968 [1/1] (2.07ns)   --->   "%add_ln47_14 = add i16 -1, %trunc_ln47_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 968 'add' 'add_ln47_14' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln48_14 = trunc i32 %west_17_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 969 'trunc' 'trunc_ln48_14' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 970 [1/1] (2.07ns)   --->   "%add_ln48_14 = add i16 -1, %trunc_ln48_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 970 'add' 'add_ln48_14' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 971 [1/1] (2.42ns)   --->   "%icmp_ln50_14 = icmp slt i16 %add_ln46_14, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 971 'icmp' 'icmp_ln50_14' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 972 [1/1] (2.42ns)   --->   "%icmp_ln50_59 = icmp slt i16 %add_ln46_14, %add_ln47_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 972 'icmp' 'icmp_ln50_59' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 973 [1/1] (2.42ns)   --->   "%icmp_ln50_60 = icmp slt i16 %add_ln46_14, %add_ln48_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 973 'icmp' 'icmp_ln50_60' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_29)   --->   "%or_ln50_28 = or i1 %icmp_ln50_59, %icmp_ln50_60" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 974 'or' 'or_ln50_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 975 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_29 = or i1 %or_ln50_28, %icmp_ln50_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 975 'or' 'or_ln50_29' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 976 [1/1] (2.42ns)   --->   "%icmp_ln57_14 = icmp slt i16 %add_ln47_14, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 976 'icmp' 'icmp_ln57_14' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 977 [1/1] (2.42ns)   --->   "%icmp_ln57_46 = icmp slt i16 %add_ln47_14, %add_ln48_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 977 'icmp' 'icmp_ln57_46' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_29)   --->   "%or_ln57_14 = or i1 %icmp_ln57_14, %icmp_ln57_46" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 978 'or' 'or_ln57_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 979 [1/1] (2.42ns)   --->   "%icmp_ln64_14 = icmp sgt i16 %add_ln48_14, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 979 'icmp' 'icmp_ln64_14' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_29)   --->   "%and_ln64_28 = and i1 %or_ln57_14, %icmp_ln64_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 980 'and' 'and_ln64_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 981 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_29 = and i1 %and_ln64_28, %or_ln50_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 981 'and' 'and_ln64_29' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_28)   --->   "%select_ln64_14 = select i1 %and_ln64_29, i16 %add_ln48_14, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 982 'select' 'select_ln64_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_14)   --->   "%or_ln57_59 = or i1 %icmp_ln57_14, %icmp_ln57_46" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 983 'or' 'or_ln57_59' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_14)   --->   "%xor_ln57_14 = xor i1 %or_ln57_59, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 984 'xor' 'xor_ln57_14' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 985 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_14 = and i1 %or_ln50_29, %xor_ln57_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 985 'and' 'and_ln57_14' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_28)   --->   "%select_ln57_42 = select i1 %and_ln57_14, i16 %add_ln47_14, i16 %select_ln64_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 986 'select' 'select_ln57_42' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 987 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_28 = select i1 %or_ln50_29, i16 %select_ln57_42, i16 %add_ln46_14" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 987 'select' 'select_ln50_28' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i16 %select_ln50_28 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 988 'zext' 'zext_ln50_14' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_15)   --->   "%p_Result_14 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 32, i32 33)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 989 'partselect' 'p_Result_14' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_15)   --->   "%p_Result_1_14 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 30, i32 31)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 990 'partselect' 'p_Result_1_14' <Predicate = (!icmp_ln150 & !icmp_ln43_15)> <Delay = 0.00>
ST_28 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_15)   --->   "%zext_ln43_15 = zext i2 %p_Result_1_14 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 991 'zext' 'zext_ln43_15' <Predicate = (!icmp_ln150 & !icmp_ln43_15)> <Delay = 0.00>
ST_28 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_15)   --->   "%select_ln43_15 = select i1 %icmp_ln43_15, i4 -7, i4 %zext_ln43_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 992 'select' 'select_ln43_15' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_15)   --->   "%zext_ln45_15 = zext i2 %p_Result_14 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 993 'zext' 'zext_ln45_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 994 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_15 = icmp eq i4 %zext_ln45_15, %select_ln43_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 994 'icmp' 'icmp_ln45_15' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%select_ln46_15 = select i1 %icmp_ln45_15, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 995 'select' 'select_ln46_15' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%trunc_ln46_15 = trunc i32 %northwest_16_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 996 'trunc' 'trunc_ln46_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 997 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_15 = add i16 %select_ln46_15, %trunc_ln46_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 997 'add' 'add_ln46_15' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 998 [1/1] (0.00ns)   --->   "%trunc_ln47_15 = trunc i32 %northwest_17 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 998 'trunc' 'trunc_ln47_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 999 [1/1] (2.07ns)   --->   "%add_ln47_15 = add i16 -1, %trunc_ln47_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 999 'add' 'add_ln47_15' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln48_15 = trunc i32 %west_16_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1000 'trunc' 'trunc_ln48_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1001 [1/1] (2.07ns)   --->   "%add_ln48_15 = add i16 -1, %trunc_ln48_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1001 'add' 'add_ln48_15' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1002 [1/1] (2.42ns)   --->   "%icmp_ln50_15 = icmp slt i16 %add_ln46_15, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1002 'icmp' 'icmp_ln50_15' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1003 [1/1] (2.42ns)   --->   "%icmp_ln50_61 = icmp slt i16 %add_ln46_15, %add_ln47_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1003 'icmp' 'icmp_ln50_61' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1004 [1/1] (2.42ns)   --->   "%icmp_ln50_62 = icmp slt i16 %add_ln46_15, %add_ln48_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1004 'icmp' 'icmp_ln50_62' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_32)   --->   "%or_ln50_30 = or i1 %icmp_ln50_61, %icmp_ln50_62" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1005 'or' 'or_ln50_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1006 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_32 = or i1 %or_ln50_30, %icmp_ln50_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1006 'or' 'or_ln50_32' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1007 [1/1] (2.42ns)   --->   "%icmp_ln57_15 = icmp slt i16 %add_ln47_15, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1007 'icmp' 'icmp_ln57_15' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1008 [1/1] (2.42ns)   --->   "%icmp_ln57_47 = icmp slt i16 %add_ln47_15, %add_ln48_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1008 'icmp' 'icmp_ln57_47' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_31)   --->   "%or_ln57_15 = or i1 %icmp_ln57_15, %icmp_ln57_47" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1009 'or' 'or_ln57_15' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1010 [1/1] (2.42ns)   --->   "%icmp_ln64_15 = icmp sgt i16 %add_ln48_15, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1010 'icmp' 'icmp_ln64_15' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_31)   --->   "%and_ln64_30 = and i1 %or_ln57_15, %icmp_ln64_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1011 'and' 'and_ln64_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1012 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_31 = and i1 %and_ln64_30, %or_ln50_32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1012 'and' 'and_ln64_31' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_30)   --->   "%select_ln64_15 = select i1 %and_ln64_31, i16 %add_ln48_15, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1013 'select' 'select_ln64_15' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_15)   --->   "%or_ln57_61 = or i1 %icmp_ln57_15, %icmp_ln57_47" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1014 'or' 'or_ln57_61' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_15)   --->   "%xor_ln57_15 = xor i1 %or_ln57_61, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1015 'xor' 'xor_ln57_15' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1016 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_15 = and i1 %or_ln50_32, %xor_ln57_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1016 'and' 'and_ln57_15' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_30)   --->   "%select_ln57_45 = select i1 %and_ln57_15, i16 %add_ln47_15, i16 %select_ln64_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1017 'select' 'select_ln57_45' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1018 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_30 = select i1 %or_ln50_32, i16 %select_ln57_45, i16 %add_ln46_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1018 'select' 'select_ln50_30' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i16 %select_ln50_30 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1019 'zext' 'zext_ln50_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_16)   --->   "%p_Result_15 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 30, i32 31)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1020 'partselect' 'p_Result_15' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_16)   --->   "%p_Result_1_15 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 32, i32 33)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1021 'partselect' 'p_Result_1_15' <Predicate = (!icmp_ln150 & !icmp_ln43_16)> <Delay = 0.00>
ST_28 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_16)   --->   "%zext_ln43_16 = zext i2 %p_Result_1_15 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1022 'zext' 'zext_ln43_16' <Predicate = (!icmp_ln150 & !icmp_ln43_16)> <Delay = 0.00>
ST_28 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_16)   --->   "%select_ln43_16 = select i1 %icmp_ln43_16, i4 -7, i4 %zext_ln43_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1023 'select' 'select_ln43_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_16)   --->   "%zext_ln45_16 = zext i2 %p_Result_15 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1024 'zext' 'zext_ln45_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1025 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_16 = icmp eq i4 %zext_ln45_16, %select_ln43_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1025 'icmp' 'icmp_ln45_16' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%select_ln46_16 = select i1 %icmp_ln45_16, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1026 'select' 'select_ln46_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%trunc_ln46_16 = trunc i32 %northwest_15_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1027 'trunc' 'trunc_ln46_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1028 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_16 = add i16 %select_ln46_16, %trunc_ln46_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1028 'add' 'add_ln46_16' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln47_16 = trunc i32 %northwest_16 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1029 'trunc' 'trunc_ln47_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1030 [1/1] (2.07ns)   --->   "%add_ln47_16 = add i16 -1, %trunc_ln47_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1030 'add' 'add_ln47_16' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln48_16 = trunc i32 %west_15_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1031 'trunc' 'trunc_ln48_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1032 [1/1] (2.07ns)   --->   "%add_ln48_16 = add i16 -1, %trunc_ln48_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1032 'add' 'add_ln48_16' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1033 [1/1] (2.42ns)   --->   "%icmp_ln50_16 = icmp slt i16 %add_ln46_16, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1033 'icmp' 'icmp_ln50_16' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1034 [1/1] (2.42ns)   --->   "%icmp_ln50_63 = icmp slt i16 %add_ln46_16, %add_ln47_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1034 'icmp' 'icmp_ln50_63' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1035 [1/1] (2.42ns)   --->   "%icmp_ln50_64 = icmp slt i16 %add_ln46_16, %add_ln48_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1035 'icmp' 'icmp_ln50_64' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_34)   --->   "%or_ln50_33 = or i1 %icmp_ln50_63, %icmp_ln50_64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1036 'or' 'or_ln50_33' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1037 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_34 = or i1 %or_ln50_33, %icmp_ln50_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1037 'or' 'or_ln50_34' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1038 [1/1] (2.42ns)   --->   "%icmp_ln57_16 = icmp slt i16 %add_ln47_16, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1038 'icmp' 'icmp_ln57_16' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1039 [1/1] (2.42ns)   --->   "%icmp_ln57_48 = icmp slt i16 %add_ln47_16, %add_ln48_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1039 'icmp' 'icmp_ln57_48' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_33)   --->   "%or_ln57_16 = or i1 %icmp_ln57_16, %icmp_ln57_48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1040 'or' 'or_ln57_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1041 [1/1] (2.42ns)   --->   "%icmp_ln64_16 = icmp sgt i16 %add_ln48_16, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1041 'icmp' 'icmp_ln64_16' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_33)   --->   "%and_ln64_32 = and i1 %or_ln57_16, %icmp_ln64_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1042 'and' 'and_ln64_32' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1043 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_33 = and i1 %and_ln64_32, %or_ln50_34" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1043 'and' 'and_ln64_33' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_32)   --->   "%select_ln64_16 = select i1 %and_ln64_33, i16 %add_ln48_16, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1044 'select' 'select_ln64_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_16)   --->   "%or_ln57_63 = or i1 %icmp_ln57_16, %icmp_ln57_48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1045 'or' 'or_ln57_63' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_16)   --->   "%xor_ln57_16 = xor i1 %or_ln57_63, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1046 'xor' 'xor_ln57_16' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1047 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_16 = and i1 %or_ln50_34, %xor_ln57_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1047 'and' 'and_ln57_16' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_32)   --->   "%select_ln57_48 = select i1 %and_ln57_16, i16 %add_ln47_16, i16 %select_ln64_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1048 'select' 'select_ln57_48' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1049 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_32 = select i1 %or_ln50_34, i16 %select_ln57_48, i16 %add_ln46_16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1049 'select' 'select_ln50_32' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1050 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i16 %select_ln50_32 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1050 'zext' 'zext_ln50_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_17)   --->   "%p_Result_16 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 28, i32 29)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1051 'partselect' 'p_Result_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_17)   --->   "%p_Result_1_16 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 34, i32 35)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1052 'partselect' 'p_Result_1_16' <Predicate = (!icmp_ln150 & !icmp_ln43_17)> <Delay = 0.00>
ST_28 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_17)   --->   "%zext_ln43_17 = zext i2 %p_Result_1_16 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1053 'zext' 'zext_ln43_17' <Predicate = (!icmp_ln150 & !icmp_ln43_17)> <Delay = 0.00>
ST_28 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_17)   --->   "%select_ln43_17 = select i1 %icmp_ln43_17, i4 -7, i4 %zext_ln43_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1054 'select' 'select_ln43_17' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_17)   --->   "%zext_ln45_17 = zext i2 %p_Result_16 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1055 'zext' 'zext_ln45_17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1056 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_17 = icmp eq i4 %zext_ln45_17, %select_ln43_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1056 'icmp' 'icmp_ln45_17' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%select_ln46_17 = select i1 %icmp_ln45_17, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1057 'select' 'select_ln46_17' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%trunc_ln46_17 = trunc i32 %northwest_14_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1058 'trunc' 'trunc_ln46_17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1059 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_17 = add i16 %select_ln46_17, %trunc_ln46_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1059 'add' 'add_ln46_17' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln47_17 = trunc i32 %northwest_15 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1060 'trunc' 'trunc_ln47_17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1061 [1/1] (2.07ns)   --->   "%add_ln47_17 = add i16 -1, %trunc_ln47_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1061 'add' 'add_ln47_17' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln48_17 = trunc i32 %west_14_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1062 'trunc' 'trunc_ln48_17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1063 [1/1] (2.07ns)   --->   "%add_ln48_17 = add i16 -1, %trunc_ln48_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1063 'add' 'add_ln48_17' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1064 [1/1] (2.42ns)   --->   "%icmp_ln50_17 = icmp slt i16 %add_ln46_17, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1064 'icmp' 'icmp_ln50_17' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1065 [1/1] (2.42ns)   --->   "%icmp_ln50_65 = icmp slt i16 %add_ln46_17, %add_ln47_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1065 'icmp' 'icmp_ln50_65' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1066 [1/1] (2.42ns)   --->   "%icmp_ln50_66 = icmp slt i16 %add_ln46_17, %add_ln48_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1066 'icmp' 'icmp_ln50_66' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_36)   --->   "%or_ln50_35 = or i1 %icmp_ln50_65, %icmp_ln50_66" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1067 'or' 'or_ln50_35' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1068 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_36 = or i1 %or_ln50_35, %icmp_ln50_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1068 'or' 'or_ln50_36' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1069 [1/1] (2.42ns)   --->   "%icmp_ln57_17 = icmp slt i16 %add_ln47_17, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1069 'icmp' 'icmp_ln57_17' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1070 [1/1] (2.42ns)   --->   "%icmp_ln57_49 = icmp slt i16 %add_ln47_17, %add_ln48_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1070 'icmp' 'icmp_ln57_49' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_35)   --->   "%or_ln57_17 = or i1 %icmp_ln57_17, %icmp_ln57_49" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1071 'or' 'or_ln57_17' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1072 [1/1] (2.42ns)   --->   "%icmp_ln64_17 = icmp sgt i16 %add_ln48_17, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1072 'icmp' 'icmp_ln64_17' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_35)   --->   "%and_ln64_34 = and i1 %or_ln57_17, %icmp_ln64_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1073 'and' 'and_ln64_34' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1074 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_35 = and i1 %and_ln64_34, %or_ln50_36" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1074 'and' 'and_ln64_35' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_34)   --->   "%select_ln64_17 = select i1 %and_ln64_35, i16 %add_ln48_17, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1075 'select' 'select_ln64_17' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_17)   --->   "%or_ln57_65 = or i1 %icmp_ln57_17, %icmp_ln57_49" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1076 'or' 'or_ln57_65' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_17)   --->   "%xor_ln57_17 = xor i1 %or_ln57_65, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1077 'xor' 'xor_ln57_17' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1078 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_17 = and i1 %or_ln50_36, %xor_ln57_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1078 'and' 'and_ln57_17' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_34)   --->   "%select_ln57_51 = select i1 %and_ln57_17, i16 %add_ln47_17, i16 %select_ln64_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1079 'select' 'select_ln57_51' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1080 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_34 = select i1 %or_ln50_36, i16 %select_ln57_51, i16 %add_ln46_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1080 'select' 'select_ln50_34' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i16 %select_ln50_34 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1081 'zext' 'zext_ln50_17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_18)   --->   "%p_Result_17 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 26, i32 27)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1082 'partselect' 'p_Result_17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_18)   --->   "%p_Result_1_17 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 36, i32 37)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1083 'partselect' 'p_Result_1_17' <Predicate = (!icmp_ln150 & !icmp_ln43_18)> <Delay = 0.00>
ST_28 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_18)   --->   "%zext_ln43_18 = zext i2 %p_Result_1_17 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1084 'zext' 'zext_ln43_18' <Predicate = (!icmp_ln150 & !icmp_ln43_18)> <Delay = 0.00>
ST_28 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_18)   --->   "%select_ln43_18 = select i1 %icmp_ln43_18, i4 -7, i4 %zext_ln43_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1085 'select' 'select_ln43_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_18)   --->   "%zext_ln45_18 = zext i2 %p_Result_17 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1086 'zext' 'zext_ln45_18' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1087 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_18 = icmp eq i4 %zext_ln45_18, %select_ln43_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1087 'icmp' 'icmp_ln45_18' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%select_ln46_18 = select i1 %icmp_ln45_18, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1088 'select' 'select_ln46_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%trunc_ln46_18 = trunc i32 %northwest_13_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1089 'trunc' 'trunc_ln46_18' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1090 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_18 = add i16 %select_ln46_18, %trunc_ln46_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1090 'add' 'add_ln46_18' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln47_18 = trunc i32 %northwest_14 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1091 'trunc' 'trunc_ln47_18' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1092 [1/1] (2.07ns)   --->   "%add_ln47_18 = add i16 -1, %trunc_ln47_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1092 'add' 'add_ln47_18' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln48_18 = trunc i32 %west_13_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1093 'trunc' 'trunc_ln48_18' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1094 [1/1] (2.07ns)   --->   "%add_ln48_18 = add i16 -1, %trunc_ln48_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1094 'add' 'add_ln48_18' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1095 [1/1] (2.42ns)   --->   "%icmp_ln50_18 = icmp slt i16 %add_ln46_18, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1095 'icmp' 'icmp_ln50_18' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1096 [1/1] (2.42ns)   --->   "%icmp_ln50_67 = icmp slt i16 %add_ln46_18, %add_ln47_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1096 'icmp' 'icmp_ln50_67' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1097 [1/1] (2.42ns)   --->   "%icmp_ln50_68 = icmp slt i16 %add_ln46_18, %add_ln48_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1097 'icmp' 'icmp_ln50_68' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_38)   --->   "%or_ln50_37 = or i1 %icmp_ln50_67, %icmp_ln50_68" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1098 'or' 'or_ln50_37' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1099 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_38 = or i1 %or_ln50_37, %icmp_ln50_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1099 'or' 'or_ln50_38' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1100 [1/1] (2.42ns)   --->   "%icmp_ln57_18 = icmp slt i16 %add_ln47_18, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1100 'icmp' 'icmp_ln57_18' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1101 [1/1] (2.42ns)   --->   "%icmp_ln57_50 = icmp slt i16 %add_ln47_18, %add_ln48_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1101 'icmp' 'icmp_ln57_50' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_37)   --->   "%or_ln57_18 = or i1 %icmp_ln57_18, %icmp_ln57_50" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1102 'or' 'or_ln57_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1103 [1/1] (2.42ns)   --->   "%icmp_ln64_18 = icmp sgt i16 %add_ln48_18, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1103 'icmp' 'icmp_ln64_18' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_37)   --->   "%and_ln64_36 = and i1 %or_ln57_18, %icmp_ln64_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1104 'and' 'and_ln64_36' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_37 = and i1 %and_ln64_36, %or_ln50_38" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1105 'and' 'and_ln64_37' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_36)   --->   "%select_ln64_18 = select i1 %and_ln64_37, i16 %add_ln48_18, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1106 'select' 'select_ln64_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_18)   --->   "%or_ln57_67 = or i1 %icmp_ln57_18, %icmp_ln57_50" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1107 'or' 'or_ln57_67' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_18)   --->   "%xor_ln57_18 = xor i1 %or_ln57_67, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1108 'xor' 'xor_ln57_18' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_18 = and i1 %or_ln50_38, %xor_ln57_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1109 'and' 'and_ln57_18' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_36)   --->   "%select_ln57_54 = select i1 %and_ln57_18, i16 %add_ln47_18, i16 %select_ln64_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1110 'select' 'select_ln57_54' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1111 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_36 = select i1 %or_ln50_38, i16 %select_ln57_54, i16 %add_ln46_18" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1111 'select' 'select_ln50_36' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i16 %select_ln50_36 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1112 'zext' 'zext_ln50_18' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_19)   --->   "%p_Result_18 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 24, i32 25)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1113 'partselect' 'p_Result_18' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_19)   --->   "%p_Result_1_18 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 38, i32 39)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1114 'partselect' 'p_Result_1_18' <Predicate = (!icmp_ln150 & !icmp_ln43_19)> <Delay = 0.00>
ST_28 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_19)   --->   "%zext_ln43_19 = zext i2 %p_Result_1_18 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1115 'zext' 'zext_ln43_19' <Predicate = (!icmp_ln150 & !icmp_ln43_19)> <Delay = 0.00>
ST_28 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_19)   --->   "%select_ln43_19 = select i1 %icmp_ln43_19, i4 -7, i4 %zext_ln43_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1116 'select' 'select_ln43_19' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_19)   --->   "%zext_ln45_19 = zext i2 %p_Result_18 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1117 'zext' 'zext_ln45_19' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1118 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_19 = icmp eq i4 %zext_ln45_19, %select_ln43_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1118 'icmp' 'icmp_ln45_19' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%select_ln46_19 = select i1 %icmp_ln45_19, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1119 'select' 'select_ln46_19' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_19)   --->   "%trunc_ln46_19 = trunc i32 %northwest_12_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1120 'trunc' 'trunc_ln46_19' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1121 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_19 = add i16 %select_ln46_19, %trunc_ln46_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1121 'add' 'add_ln46_19' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1122 [1/1] (0.00ns)   --->   "%trunc_ln47_19 = trunc i32 %northwest_13 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1122 'trunc' 'trunc_ln47_19' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1123 [1/1] (2.07ns)   --->   "%add_ln47_19 = add i16 -1, %trunc_ln47_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1123 'add' 'add_ln47_19' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln48_19 = trunc i32 %west_12_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1124 'trunc' 'trunc_ln48_19' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1125 [1/1] (2.07ns)   --->   "%add_ln48_19 = add i16 -1, %trunc_ln48_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1125 'add' 'add_ln48_19' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1126 [1/1] (2.42ns)   --->   "%icmp_ln50_19 = icmp slt i16 %add_ln46_19, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1126 'icmp' 'icmp_ln50_19' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1127 [1/1] (2.42ns)   --->   "%icmp_ln50_69 = icmp slt i16 %add_ln46_19, %add_ln47_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1127 'icmp' 'icmp_ln50_69' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1128 [1/1] (2.42ns)   --->   "%icmp_ln50_70 = icmp slt i16 %add_ln46_19, %add_ln48_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1128 'icmp' 'icmp_ln50_70' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_40)   --->   "%or_ln50_39 = or i1 %icmp_ln50_69, %icmp_ln50_70" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1129 'or' 'or_ln50_39' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1130 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_40 = or i1 %or_ln50_39, %icmp_ln50_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1130 'or' 'or_ln50_40' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1131 [1/1] (2.42ns)   --->   "%icmp_ln57_19 = icmp slt i16 %add_ln47_19, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1131 'icmp' 'icmp_ln57_19' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1132 [1/1] (2.42ns)   --->   "%icmp_ln57_51 = icmp slt i16 %add_ln47_19, %add_ln48_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1132 'icmp' 'icmp_ln57_51' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_39)   --->   "%or_ln57_19 = or i1 %icmp_ln57_19, %icmp_ln57_51" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1133 'or' 'or_ln57_19' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1134 [1/1] (2.42ns)   --->   "%icmp_ln64_19 = icmp sgt i16 %add_ln48_19, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1134 'icmp' 'icmp_ln64_19' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_39)   --->   "%and_ln64_38 = and i1 %or_ln57_19, %icmp_ln64_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1135 'and' 'and_ln64_38' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1136 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_39 = and i1 %and_ln64_38, %or_ln50_40" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1136 'and' 'and_ln64_39' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_38)   --->   "%select_ln64_19 = select i1 %and_ln64_39, i16 %add_ln48_19, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1137 'select' 'select_ln64_19' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_19)   --->   "%or_ln57_69 = or i1 %icmp_ln57_19, %icmp_ln57_51" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1138 'or' 'or_ln57_69' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_19)   --->   "%xor_ln57_19 = xor i1 %or_ln57_69, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1139 'xor' 'xor_ln57_19' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1140 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_19 = and i1 %or_ln50_40, %xor_ln57_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1140 'and' 'and_ln57_19' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_38)   --->   "%select_ln57_57 = select i1 %and_ln57_19, i16 %add_ln47_19, i16 %select_ln64_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1141 'select' 'select_ln57_57' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1142 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_38 = select i1 %or_ln50_40, i16 %select_ln57_57, i16 %add_ln46_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1142 'select' 'select_ln50_38' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i16 %select_ln50_38 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1143 'zext' 'zext_ln50_19' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_20)   --->   "%p_Result_19 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 22, i32 23)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1144 'partselect' 'p_Result_19' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_20)   --->   "%p_Result_1_19 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 40, i32 41)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1145 'partselect' 'p_Result_1_19' <Predicate = (!icmp_ln150 & !icmp_ln43_20)> <Delay = 0.00>
ST_28 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_20)   --->   "%zext_ln43_20 = zext i2 %p_Result_1_19 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1146 'zext' 'zext_ln43_20' <Predicate = (!icmp_ln150 & !icmp_ln43_20)> <Delay = 0.00>
ST_28 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_20)   --->   "%select_ln43_20 = select i1 %icmp_ln43_20, i4 -7, i4 %zext_ln43_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1147 'select' 'select_ln43_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_20)   --->   "%zext_ln45_20 = zext i2 %p_Result_19 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1148 'zext' 'zext_ln45_20' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1149 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_20 = icmp eq i4 %zext_ln45_20, %select_ln43_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1149 'icmp' 'icmp_ln45_20' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%select_ln46_20 = select i1 %icmp_ln45_20, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1150 'select' 'select_ln46_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_20)   --->   "%trunc_ln46_20 = trunc i32 %northwest_11_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1151 'trunc' 'trunc_ln46_20' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1152 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_20 = add i16 %select_ln46_20, %trunc_ln46_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1152 'add' 'add_ln46_20' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln47_20 = trunc i32 %northwest_12 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1153 'trunc' 'trunc_ln47_20' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1154 [1/1] (2.07ns)   --->   "%add_ln47_20 = add i16 -1, %trunc_ln47_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1154 'add' 'add_ln47_20' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln48_20 = trunc i32 %west_11_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1155 'trunc' 'trunc_ln48_20' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1156 [1/1] (2.07ns)   --->   "%add_ln48_20 = add i16 -1, %trunc_ln48_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1156 'add' 'add_ln48_20' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1157 [1/1] (2.42ns)   --->   "%icmp_ln50_20 = icmp slt i16 %add_ln46_20, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1157 'icmp' 'icmp_ln50_20' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1158 [1/1] (2.42ns)   --->   "%icmp_ln50_71 = icmp slt i16 %add_ln46_20, %add_ln47_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1158 'icmp' 'icmp_ln50_71' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1159 [1/1] (2.42ns)   --->   "%icmp_ln50_72 = icmp slt i16 %add_ln46_20, %add_ln48_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1159 'icmp' 'icmp_ln50_72' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_42)   --->   "%or_ln50_41 = or i1 %icmp_ln50_71, %icmp_ln50_72" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1160 'or' 'or_ln50_41' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1161 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_42 = or i1 %or_ln50_41, %icmp_ln50_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1161 'or' 'or_ln50_42' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1162 [1/1] (2.42ns)   --->   "%icmp_ln57_20 = icmp slt i16 %add_ln47_20, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1162 'icmp' 'icmp_ln57_20' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1163 [1/1] (2.42ns)   --->   "%icmp_ln57_52 = icmp slt i16 %add_ln47_20, %add_ln48_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1163 'icmp' 'icmp_ln57_52' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_41)   --->   "%or_ln57_20 = or i1 %icmp_ln57_20, %icmp_ln57_52" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1164 'or' 'or_ln57_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1165 [1/1] (2.42ns)   --->   "%icmp_ln64_20 = icmp sgt i16 %add_ln48_20, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1165 'icmp' 'icmp_ln64_20' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_41)   --->   "%and_ln64_40 = and i1 %or_ln57_20, %icmp_ln64_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1166 'and' 'and_ln64_40' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1167 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_41 = and i1 %and_ln64_40, %or_ln50_42" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1167 'and' 'and_ln64_41' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_40)   --->   "%select_ln64_20 = select i1 %and_ln64_41, i16 %add_ln48_20, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1168 'select' 'select_ln64_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_20)   --->   "%or_ln57_71 = or i1 %icmp_ln57_20, %icmp_ln57_52" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1169 'or' 'or_ln57_71' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_20)   --->   "%xor_ln57_20 = xor i1 %or_ln57_71, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1170 'xor' 'xor_ln57_20' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1171 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_20 = and i1 %or_ln50_42, %xor_ln57_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1171 'and' 'and_ln57_20' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_40)   --->   "%select_ln57_60 = select i1 %and_ln57_20, i16 %add_ln47_20, i16 %select_ln64_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1172 'select' 'select_ln57_60' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1173 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_40 = select i1 %or_ln50_42, i16 %select_ln57_60, i16 %add_ln46_20" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1173 'select' 'select_ln50_40' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln50_20 = zext i16 %select_ln50_40 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1174 'zext' 'zext_ln50_20' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_21)   --->   "%p_Result_20 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 20, i32 21)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1175 'partselect' 'p_Result_20' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_21)   --->   "%p_Result_1_20 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 42, i32 43)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1176 'partselect' 'p_Result_1_20' <Predicate = (!icmp_ln150 & !icmp_ln43_21)> <Delay = 0.00>
ST_28 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_21)   --->   "%zext_ln43_21 = zext i2 %p_Result_1_20 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1177 'zext' 'zext_ln43_21' <Predicate = (!icmp_ln150 & !icmp_ln43_21)> <Delay = 0.00>
ST_28 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_21)   --->   "%select_ln43_21 = select i1 %icmp_ln43_21, i4 -7, i4 %zext_ln43_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1178 'select' 'select_ln43_21' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_21)   --->   "%zext_ln45_21 = zext i2 %p_Result_20 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1179 'zext' 'zext_ln45_21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1180 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_21 = icmp eq i4 %zext_ln45_21, %select_ln43_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1180 'icmp' 'icmp_ln45_21' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%select_ln46_21 = select i1 %icmp_ln45_21, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1181 'select' 'select_ln46_21' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_21)   --->   "%trunc_ln46_21 = trunc i32 %northwest_10_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1182 'trunc' 'trunc_ln46_21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1183 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_21 = add i16 %select_ln46_21, %trunc_ln46_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1183 'add' 'add_ln46_21' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1184 [1/1] (0.00ns)   --->   "%trunc_ln47_21 = trunc i32 %northwest_11 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1184 'trunc' 'trunc_ln47_21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1185 [1/1] (2.07ns)   --->   "%add_ln47_21 = add i16 -1, %trunc_ln47_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1185 'add' 'add_ln47_21' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln48_21 = trunc i32 %west_10_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1186 'trunc' 'trunc_ln48_21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1187 [1/1] (2.07ns)   --->   "%add_ln48_21 = add i16 -1, %trunc_ln48_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1187 'add' 'add_ln48_21' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1188 [1/1] (2.42ns)   --->   "%icmp_ln50_21 = icmp slt i16 %add_ln46_21, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1188 'icmp' 'icmp_ln50_21' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1189 [1/1] (2.42ns)   --->   "%icmp_ln50_73 = icmp slt i16 %add_ln46_21, %add_ln47_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1189 'icmp' 'icmp_ln50_73' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1190 [1/1] (2.42ns)   --->   "%icmp_ln50_74 = icmp slt i16 %add_ln46_21, %add_ln48_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1190 'icmp' 'icmp_ln50_74' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_44)   --->   "%or_ln50_43 = or i1 %icmp_ln50_73, %icmp_ln50_74" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1191 'or' 'or_ln50_43' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1192 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_44 = or i1 %or_ln50_43, %icmp_ln50_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1192 'or' 'or_ln50_44' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1193 [1/1] (2.42ns)   --->   "%icmp_ln57_21 = icmp slt i16 %add_ln47_21, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1193 'icmp' 'icmp_ln57_21' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1194 [1/1] (2.42ns)   --->   "%icmp_ln57_53 = icmp slt i16 %add_ln47_21, %add_ln48_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1194 'icmp' 'icmp_ln57_53' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_43)   --->   "%or_ln57_21 = or i1 %icmp_ln57_21, %icmp_ln57_53" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1195 'or' 'or_ln57_21' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1196 [1/1] (2.42ns)   --->   "%icmp_ln64_21 = icmp sgt i16 %add_ln48_21, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1196 'icmp' 'icmp_ln64_21' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_43)   --->   "%and_ln64_42 = and i1 %or_ln57_21, %icmp_ln64_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1197 'and' 'and_ln64_42' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1198 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_43 = and i1 %and_ln64_42, %or_ln50_44" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1198 'and' 'and_ln64_43' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_42)   --->   "%select_ln64_21 = select i1 %and_ln64_43, i16 %add_ln48_21, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1199 'select' 'select_ln64_21' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_21)   --->   "%or_ln57_73 = or i1 %icmp_ln57_21, %icmp_ln57_53" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1200 'or' 'or_ln57_73' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_21)   --->   "%xor_ln57_21 = xor i1 %or_ln57_73, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1201 'xor' 'xor_ln57_21' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1202 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_21 = and i1 %or_ln50_44, %xor_ln57_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1202 'and' 'and_ln57_21' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_42)   --->   "%select_ln57_63 = select i1 %and_ln57_21, i16 %add_ln47_21, i16 %select_ln64_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1203 'select' 'select_ln57_63' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1204 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_42 = select i1 %or_ln50_44, i16 %select_ln57_63, i16 %add_ln46_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1204 'select' 'select_ln50_42' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln50_21 = zext i16 %select_ln50_42 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1205 'zext' 'zext_ln50_21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_22)   --->   "%p_Result_21 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 18, i32 19)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1206 'partselect' 'p_Result_21' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_22)   --->   "%p_Result_1_21 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 44, i32 45)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1207 'partselect' 'p_Result_1_21' <Predicate = (!icmp_ln150 & !icmp_ln43_22)> <Delay = 0.00>
ST_28 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_22)   --->   "%zext_ln43_22 = zext i2 %p_Result_1_21 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1208 'zext' 'zext_ln43_22' <Predicate = (!icmp_ln150 & !icmp_ln43_22)> <Delay = 0.00>
ST_28 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_22)   --->   "%select_ln43_22 = select i1 %icmp_ln43_22, i4 -7, i4 %zext_ln43_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1209 'select' 'select_ln43_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_22)   --->   "%zext_ln45_22 = zext i2 %p_Result_21 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1210 'zext' 'zext_ln45_22' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1211 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_22 = icmp eq i4 %zext_ln45_22, %select_ln43_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1211 'icmp' 'icmp_ln45_22' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%select_ln46_22 = select i1 %icmp_ln45_22, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1212 'select' 'select_ln46_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_22)   --->   "%trunc_ln46_22 = trunc i32 %northwest_9_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1213 'trunc' 'trunc_ln46_22' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1214 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_22 = add i16 %select_ln46_22, %trunc_ln46_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1214 'add' 'add_ln46_22' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln47_22 = trunc i32 %northwest_10 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1215 'trunc' 'trunc_ln47_22' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1216 [1/1] (2.07ns)   --->   "%add_ln47_22 = add i16 -1, %trunc_ln47_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1216 'add' 'add_ln47_22' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln48_22 = trunc i32 %west_9_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1217 'trunc' 'trunc_ln48_22' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1218 [1/1] (2.07ns)   --->   "%add_ln48_22 = add i16 -1, %trunc_ln48_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1218 'add' 'add_ln48_22' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1219 [1/1] (2.42ns)   --->   "%icmp_ln50_22 = icmp slt i16 %add_ln46_22, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1219 'icmp' 'icmp_ln50_22' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1220 [1/1] (2.42ns)   --->   "%icmp_ln50_75 = icmp slt i16 %add_ln46_22, %add_ln47_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1220 'icmp' 'icmp_ln50_75' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1221 [1/1] (2.42ns)   --->   "%icmp_ln50_76 = icmp slt i16 %add_ln46_22, %add_ln48_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1221 'icmp' 'icmp_ln50_76' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_46)   --->   "%or_ln50_45 = or i1 %icmp_ln50_75, %icmp_ln50_76" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1222 'or' 'or_ln50_45' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1223 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_46 = or i1 %or_ln50_45, %icmp_ln50_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1223 'or' 'or_ln50_46' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1224 [1/1] (2.42ns)   --->   "%icmp_ln57_22 = icmp slt i16 %add_ln47_22, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1224 'icmp' 'icmp_ln57_22' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1225 [1/1] (2.42ns)   --->   "%icmp_ln57_54 = icmp slt i16 %add_ln47_22, %add_ln48_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1225 'icmp' 'icmp_ln57_54' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_45)   --->   "%or_ln57_22 = or i1 %icmp_ln57_22, %icmp_ln57_54" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1226 'or' 'or_ln57_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1227 [1/1] (2.42ns)   --->   "%icmp_ln64_22 = icmp sgt i16 %add_ln48_22, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1227 'icmp' 'icmp_ln64_22' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_45)   --->   "%and_ln64_44 = and i1 %or_ln57_22, %icmp_ln64_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1228 'and' 'and_ln64_44' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1229 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_45 = and i1 %and_ln64_44, %or_ln50_46" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1229 'and' 'and_ln64_45' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_44)   --->   "%select_ln64_22 = select i1 %and_ln64_45, i16 %add_ln48_22, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1230 'select' 'select_ln64_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_22)   --->   "%or_ln57_75 = or i1 %icmp_ln57_22, %icmp_ln57_54" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1231 'or' 'or_ln57_75' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_22)   --->   "%xor_ln57_22 = xor i1 %or_ln57_75, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1232 'xor' 'xor_ln57_22' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1233 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_22 = and i1 %or_ln50_46, %xor_ln57_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1233 'and' 'and_ln57_22' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_44)   --->   "%select_ln57_66 = select i1 %and_ln57_22, i16 %add_ln47_22, i16 %select_ln64_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1234 'select' 'select_ln57_66' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1235 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_44 = select i1 %or_ln50_46, i16 %select_ln57_66, i16 %add_ln46_22" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1235 'select' 'select_ln50_44' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln50_22 = zext i16 %select_ln50_44 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1236 'zext' 'zext_ln50_22' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_23)   --->   "%p_Result_22 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 16, i32 17)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1237 'partselect' 'p_Result_22' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_23)   --->   "%p_Result_1_22 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 46, i32 47)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1238 'partselect' 'p_Result_1_22' <Predicate = (!icmp_ln150 & !icmp_ln43_23)> <Delay = 0.00>
ST_28 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_23)   --->   "%zext_ln43_23 = zext i2 %p_Result_1_22 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1239 'zext' 'zext_ln43_23' <Predicate = (!icmp_ln150 & !icmp_ln43_23)> <Delay = 0.00>
ST_28 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_23)   --->   "%select_ln43_23 = select i1 %icmp_ln43_23, i4 -7, i4 %zext_ln43_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1240 'select' 'select_ln43_23' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_23)   --->   "%zext_ln45_23 = zext i2 %p_Result_22 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1241 'zext' 'zext_ln45_23' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1242 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_23 = icmp eq i4 %zext_ln45_23, %select_ln43_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1242 'icmp' 'icmp_ln45_23' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%select_ln46_23 = select i1 %icmp_ln45_23, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1243 'select' 'select_ln46_23' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_23)   --->   "%trunc_ln46_23 = trunc i32 %northwest_8_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1244 'trunc' 'trunc_ln46_23' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1245 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_23 = add i16 %select_ln46_23, %trunc_ln46_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1245 'add' 'add_ln46_23' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln47_23 = trunc i32 %northwest_9 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1246 'trunc' 'trunc_ln47_23' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1247 [1/1] (2.07ns)   --->   "%add_ln47_23 = add i16 -1, %trunc_ln47_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1247 'add' 'add_ln47_23' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln48_23 = trunc i32 %west_8_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1248 'trunc' 'trunc_ln48_23' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1249 [1/1] (2.07ns)   --->   "%add_ln48_23 = add i16 -1, %trunc_ln48_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1249 'add' 'add_ln48_23' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1250 [1/1] (2.42ns)   --->   "%icmp_ln50_23 = icmp slt i16 %add_ln46_23, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1250 'icmp' 'icmp_ln50_23' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1251 [1/1] (2.42ns)   --->   "%icmp_ln50_77 = icmp slt i16 %add_ln46_23, %add_ln47_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1251 'icmp' 'icmp_ln50_77' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1252 [1/1] (2.42ns)   --->   "%icmp_ln50_78 = icmp slt i16 %add_ln46_23, %add_ln48_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1252 'icmp' 'icmp_ln50_78' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_48)   --->   "%or_ln50_47 = or i1 %icmp_ln50_77, %icmp_ln50_78" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1253 'or' 'or_ln50_47' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1254 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_48 = or i1 %or_ln50_47, %icmp_ln50_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1254 'or' 'or_ln50_48' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1255 [1/1] (2.42ns)   --->   "%icmp_ln57_23 = icmp slt i16 %add_ln47_23, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1255 'icmp' 'icmp_ln57_23' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1256 [1/1] (2.42ns)   --->   "%icmp_ln57_55 = icmp slt i16 %add_ln47_23, %add_ln48_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1256 'icmp' 'icmp_ln57_55' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_47)   --->   "%or_ln57_23 = or i1 %icmp_ln57_23, %icmp_ln57_55" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1257 'or' 'or_ln57_23' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1258 [1/1] (2.42ns)   --->   "%icmp_ln64_23 = icmp sgt i16 %add_ln48_23, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1258 'icmp' 'icmp_ln64_23' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_47)   --->   "%and_ln64_46 = and i1 %or_ln57_23, %icmp_ln64_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1259 'and' 'and_ln64_46' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1260 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_47 = and i1 %and_ln64_46, %or_ln50_48" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1260 'and' 'and_ln64_47' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_46)   --->   "%select_ln64_23 = select i1 %and_ln64_47, i16 %add_ln48_23, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1261 'select' 'select_ln64_23' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_23)   --->   "%or_ln57_77 = or i1 %icmp_ln57_23, %icmp_ln57_55" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1262 'or' 'or_ln57_77' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_23)   --->   "%xor_ln57_23 = xor i1 %or_ln57_77, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1263 'xor' 'xor_ln57_23' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1264 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_23 = and i1 %or_ln50_48, %xor_ln57_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1264 'and' 'and_ln57_23' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_46)   --->   "%select_ln57_69 = select i1 %and_ln57_23, i16 %add_ln47_23, i16 %select_ln64_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1265 'select' 'select_ln57_69' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1266 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_46 = select i1 %or_ln50_48, i16 %select_ln57_69, i16 %add_ln46_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1266 'select' 'select_ln50_46' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln50_23 = zext i16 %select_ln50_46 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1267 'zext' 'zext_ln50_23' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_24)   --->   "%p_Result_23 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 14, i32 15)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1268 'partselect' 'p_Result_23' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_24)   --->   "%p_Result_1_23 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 48, i32 49)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1269 'partselect' 'p_Result_1_23' <Predicate = (!icmp_ln150 & !icmp_ln43_24)> <Delay = 0.00>
ST_28 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_24)   --->   "%zext_ln43_24 = zext i2 %p_Result_1_23 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1270 'zext' 'zext_ln43_24' <Predicate = (!icmp_ln150 & !icmp_ln43_24)> <Delay = 0.00>
ST_28 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_24)   --->   "%select_ln43_24 = select i1 %icmp_ln43_24, i4 -7, i4 %zext_ln43_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1271 'select' 'select_ln43_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_24)   --->   "%zext_ln45_24 = zext i2 %p_Result_23 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1272 'zext' 'zext_ln45_24' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1273 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_24 = icmp eq i4 %zext_ln45_24, %select_ln43_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1273 'icmp' 'icmp_ln45_24' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%select_ln46_24 = select i1 %icmp_ln45_24, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1274 'select' 'select_ln46_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_24)   --->   "%trunc_ln46_24 = trunc i32 %northwest_7_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1275 'trunc' 'trunc_ln46_24' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1276 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_24 = add i16 %select_ln46_24, %trunc_ln46_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1276 'add' 'add_ln46_24' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln47_24 = trunc i32 %northwest_8 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1277 'trunc' 'trunc_ln47_24' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1278 [1/1] (2.07ns)   --->   "%add_ln47_24 = add i16 -1, %trunc_ln47_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1278 'add' 'add_ln47_24' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln48_24 = trunc i32 %west_7_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1279 'trunc' 'trunc_ln48_24' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1280 [1/1] (2.07ns)   --->   "%add_ln48_24 = add i16 -1, %trunc_ln48_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1280 'add' 'add_ln48_24' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1281 [1/1] (2.42ns)   --->   "%icmp_ln50_24 = icmp slt i16 %add_ln46_24, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1281 'icmp' 'icmp_ln50_24' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1282 [1/1] (2.42ns)   --->   "%icmp_ln50_79 = icmp slt i16 %add_ln46_24, %add_ln47_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1282 'icmp' 'icmp_ln50_79' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1283 [1/1] (2.42ns)   --->   "%icmp_ln50_80 = icmp slt i16 %add_ln46_24, %add_ln48_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1283 'icmp' 'icmp_ln50_80' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_50)   --->   "%or_ln50_49 = or i1 %icmp_ln50_79, %icmp_ln50_80" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1284 'or' 'or_ln50_49' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1285 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_50 = or i1 %or_ln50_49, %icmp_ln50_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1285 'or' 'or_ln50_50' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1286 [1/1] (2.42ns)   --->   "%icmp_ln57_24 = icmp slt i16 %add_ln47_24, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1286 'icmp' 'icmp_ln57_24' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1287 [1/1] (2.42ns)   --->   "%icmp_ln57_56 = icmp slt i16 %add_ln47_24, %add_ln48_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1287 'icmp' 'icmp_ln57_56' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_49)   --->   "%or_ln57_24 = or i1 %icmp_ln57_24, %icmp_ln57_56" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1288 'or' 'or_ln57_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1289 [1/1] (2.42ns)   --->   "%icmp_ln64_24 = icmp sgt i16 %add_ln48_24, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1289 'icmp' 'icmp_ln64_24' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_49)   --->   "%and_ln64_48 = and i1 %or_ln57_24, %icmp_ln64_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1290 'and' 'and_ln64_48' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1291 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_49 = and i1 %and_ln64_48, %or_ln50_50" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1291 'and' 'and_ln64_49' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_48)   --->   "%select_ln64_24 = select i1 %and_ln64_49, i16 %add_ln48_24, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1292 'select' 'select_ln64_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_24)   --->   "%or_ln57_79 = or i1 %icmp_ln57_24, %icmp_ln57_56" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1293 'or' 'or_ln57_79' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_24)   --->   "%xor_ln57_24 = xor i1 %or_ln57_79, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1294 'xor' 'xor_ln57_24' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1295 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_24 = and i1 %or_ln50_50, %xor_ln57_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1295 'and' 'and_ln57_24' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_48)   --->   "%select_ln57_72 = select i1 %and_ln57_24, i16 %add_ln47_24, i16 %select_ln64_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1296 'select' 'select_ln57_72' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1297 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_48 = select i1 %or_ln50_50, i16 %select_ln57_72, i16 %add_ln46_24" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1297 'select' 'select_ln50_48' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln50_24 = zext i16 %select_ln50_48 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1298 'zext' 'zext_ln50_24' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_25)   --->   "%p_Result_24 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 12, i32 13)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1299 'partselect' 'p_Result_24' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_25)   --->   "%p_Result_1_24 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 50, i32 51)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1300 'partselect' 'p_Result_1_24' <Predicate = (!icmp_ln150 & !icmp_ln43_25)> <Delay = 0.00>
ST_28 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_25)   --->   "%zext_ln43_25 = zext i2 %p_Result_1_24 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1301 'zext' 'zext_ln43_25' <Predicate = (!icmp_ln150 & !icmp_ln43_25)> <Delay = 0.00>
ST_28 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_25)   --->   "%select_ln43_25 = select i1 %icmp_ln43_25, i4 -7, i4 %zext_ln43_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1302 'select' 'select_ln43_25' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_25)   --->   "%zext_ln45_25 = zext i2 %p_Result_24 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1303 'zext' 'zext_ln45_25' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1304 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_25 = icmp eq i4 %zext_ln45_25, %select_ln43_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1304 'icmp' 'icmp_ln45_25' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%select_ln46_25 = select i1 %icmp_ln45_25, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1305 'select' 'select_ln46_25' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_25)   --->   "%trunc_ln46_25 = trunc i32 %northwest_6_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1306 'trunc' 'trunc_ln46_25' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1307 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_25 = add i16 %select_ln46_25, %trunc_ln46_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1307 'add' 'add_ln46_25' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln47_25 = trunc i32 %northwest_7 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1308 'trunc' 'trunc_ln47_25' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1309 [1/1] (2.07ns)   --->   "%add_ln47_25 = add i16 -1, %trunc_ln47_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1309 'add' 'add_ln47_25' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1310 [1/1] (0.00ns)   --->   "%trunc_ln48_25 = trunc i32 %west_6_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1310 'trunc' 'trunc_ln48_25' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1311 [1/1] (2.07ns)   --->   "%add_ln48_25 = add i16 -1, %trunc_ln48_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1311 'add' 'add_ln48_25' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1312 [1/1] (2.42ns)   --->   "%icmp_ln50_25 = icmp slt i16 %add_ln46_25, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1312 'icmp' 'icmp_ln50_25' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1313 [1/1] (2.42ns)   --->   "%icmp_ln50_81 = icmp slt i16 %add_ln46_25, %add_ln47_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1313 'icmp' 'icmp_ln50_81' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1314 [1/1] (2.42ns)   --->   "%icmp_ln50_82 = icmp slt i16 %add_ln46_25, %add_ln48_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1314 'icmp' 'icmp_ln50_82' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_52)   --->   "%or_ln50_51 = or i1 %icmp_ln50_81, %icmp_ln50_82" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1315 'or' 'or_ln50_51' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1316 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_52 = or i1 %or_ln50_51, %icmp_ln50_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1316 'or' 'or_ln50_52' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1317 [1/1] (2.42ns)   --->   "%icmp_ln57_25 = icmp slt i16 %add_ln47_25, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1317 'icmp' 'icmp_ln57_25' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1318 [1/1] (2.42ns)   --->   "%icmp_ln57_57 = icmp slt i16 %add_ln47_25, %add_ln48_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1318 'icmp' 'icmp_ln57_57' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_51)   --->   "%or_ln57_25 = or i1 %icmp_ln57_25, %icmp_ln57_57" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1319 'or' 'or_ln57_25' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1320 [1/1] (2.42ns)   --->   "%icmp_ln64_25 = icmp sgt i16 %add_ln48_25, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1320 'icmp' 'icmp_ln64_25' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_51)   --->   "%and_ln64_50 = and i1 %or_ln57_25, %icmp_ln64_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1321 'and' 'and_ln64_50' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1322 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_51 = and i1 %and_ln64_50, %or_ln50_52" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1322 'and' 'and_ln64_51' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_50)   --->   "%select_ln64_25 = select i1 %and_ln64_51, i16 %add_ln48_25, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1323 'select' 'select_ln64_25' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_25)   --->   "%or_ln57_81 = or i1 %icmp_ln57_25, %icmp_ln57_57" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1324 'or' 'or_ln57_81' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_25)   --->   "%xor_ln57_25 = xor i1 %or_ln57_81, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1325 'xor' 'xor_ln57_25' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1326 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_25 = and i1 %or_ln50_52, %xor_ln57_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1326 'and' 'and_ln57_25' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_50)   --->   "%select_ln57_75 = select i1 %and_ln57_25, i16 %add_ln47_25, i16 %select_ln64_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1327 'select' 'select_ln57_75' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1328 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_50 = select i1 %or_ln50_52, i16 %select_ln57_75, i16 %add_ln46_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1328 'select' 'select_ln50_50' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln50_25 = zext i16 %select_ln50_50 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1329 'zext' 'zext_ln50_25' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_26)   --->   "%p_Result_25 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 10, i32 11)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1330 'partselect' 'p_Result_25' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_26)   --->   "%p_Result_1_25 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 52, i32 53)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1331 'partselect' 'p_Result_1_25' <Predicate = (!icmp_ln150 & !icmp_ln43_26)> <Delay = 0.00>
ST_28 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_26)   --->   "%zext_ln43_26 = zext i2 %p_Result_1_25 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1332 'zext' 'zext_ln43_26' <Predicate = (!icmp_ln150 & !icmp_ln43_26)> <Delay = 0.00>
ST_28 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_26)   --->   "%select_ln43_26 = select i1 %icmp_ln43_26, i4 -7, i4 %zext_ln43_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1333 'select' 'select_ln43_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_26)   --->   "%zext_ln45_26 = zext i2 %p_Result_25 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1334 'zext' 'zext_ln45_26' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1335 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_26 = icmp eq i4 %zext_ln45_26, %select_ln43_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1335 'icmp' 'icmp_ln45_26' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%select_ln46_26 = select i1 %icmp_ln45_26, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1336 'select' 'select_ln46_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_26)   --->   "%trunc_ln46_26 = trunc i32 %northwest_5_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1337 'trunc' 'trunc_ln46_26' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1338 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_26 = add i16 %select_ln46_26, %trunc_ln46_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1338 'add' 'add_ln46_26' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln47_26 = trunc i32 %northwest_6 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1339 'trunc' 'trunc_ln47_26' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1340 [1/1] (2.07ns)   --->   "%add_ln47_26 = add i16 -1, %trunc_ln47_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1340 'add' 'add_ln47_26' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln48_26 = trunc i32 %west_5_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1341 'trunc' 'trunc_ln48_26' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1342 [1/1] (2.07ns)   --->   "%add_ln48_26 = add i16 -1, %trunc_ln48_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1342 'add' 'add_ln48_26' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1343 [1/1] (2.42ns)   --->   "%icmp_ln50_26 = icmp slt i16 %add_ln46_26, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1343 'icmp' 'icmp_ln50_26' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1344 [1/1] (2.42ns)   --->   "%icmp_ln50_83 = icmp slt i16 %add_ln46_26, %add_ln47_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1344 'icmp' 'icmp_ln50_83' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1345 [1/1] (2.42ns)   --->   "%icmp_ln50_84 = icmp slt i16 %add_ln46_26, %add_ln48_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1345 'icmp' 'icmp_ln50_84' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_54)   --->   "%or_ln50_53 = or i1 %icmp_ln50_83, %icmp_ln50_84" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1346 'or' 'or_ln50_53' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1347 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_54 = or i1 %or_ln50_53, %icmp_ln50_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1347 'or' 'or_ln50_54' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1348 [1/1] (2.42ns)   --->   "%icmp_ln57_26 = icmp slt i16 %add_ln47_26, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1348 'icmp' 'icmp_ln57_26' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1349 [1/1] (2.42ns)   --->   "%icmp_ln57_58 = icmp slt i16 %add_ln47_26, %add_ln48_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1349 'icmp' 'icmp_ln57_58' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_53)   --->   "%or_ln57_26 = or i1 %icmp_ln57_26, %icmp_ln57_58" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1350 'or' 'or_ln57_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1351 [1/1] (2.42ns)   --->   "%icmp_ln64_26 = icmp sgt i16 %add_ln48_26, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1351 'icmp' 'icmp_ln64_26' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_53)   --->   "%and_ln64_52 = and i1 %or_ln57_26, %icmp_ln64_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1352 'and' 'and_ln64_52' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1353 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_53 = and i1 %and_ln64_52, %or_ln50_54" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1353 'and' 'and_ln64_53' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_52)   --->   "%select_ln64_26 = select i1 %and_ln64_53, i16 %add_ln48_26, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1354 'select' 'select_ln64_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_26)   --->   "%or_ln57_83 = or i1 %icmp_ln57_26, %icmp_ln57_58" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1355 'or' 'or_ln57_83' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_26)   --->   "%xor_ln57_26 = xor i1 %or_ln57_83, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1356 'xor' 'xor_ln57_26' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1357 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_26 = and i1 %or_ln50_54, %xor_ln57_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1357 'and' 'and_ln57_26' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_52)   --->   "%select_ln57_78 = select i1 %and_ln57_26, i16 %add_ln47_26, i16 %select_ln64_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1358 'select' 'select_ln57_78' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1359 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_52 = select i1 %or_ln50_54, i16 %select_ln57_78, i16 %add_ln46_26" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1359 'select' 'select_ln50_52' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln50_26 = zext i16 %select_ln50_52 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1360 'zext' 'zext_ln50_26' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_27)   --->   "%p_Result_26 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 8, i32 9)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1361 'partselect' 'p_Result_26' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_27)   --->   "%p_Result_1_26 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 54, i32 55)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1362 'partselect' 'p_Result_1_26' <Predicate = (!icmp_ln150 & !icmp_ln43_27)> <Delay = 0.00>
ST_28 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_27)   --->   "%zext_ln43_27 = zext i2 %p_Result_1_26 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1363 'zext' 'zext_ln43_27' <Predicate = (!icmp_ln150 & !icmp_ln43_27)> <Delay = 0.00>
ST_28 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_27)   --->   "%select_ln43_27 = select i1 %icmp_ln43_27, i4 -7, i4 %zext_ln43_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1364 'select' 'select_ln43_27' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_27)   --->   "%zext_ln45_27 = zext i2 %p_Result_26 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1365 'zext' 'zext_ln45_27' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1366 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_27 = icmp eq i4 %zext_ln45_27, %select_ln43_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1366 'icmp' 'icmp_ln45_27' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%select_ln46_27 = select i1 %icmp_ln45_27, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1367 'select' 'select_ln46_27' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_27)   --->   "%trunc_ln46_27 = trunc i32 %northwest_4_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1368 'trunc' 'trunc_ln46_27' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1369 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_27 = add i16 %select_ln46_27, %trunc_ln46_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1369 'add' 'add_ln46_27' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln47_27 = trunc i32 %northwest_5 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1370 'trunc' 'trunc_ln47_27' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1371 [1/1] (2.07ns)   --->   "%add_ln47_27 = add i16 -1, %trunc_ln47_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1371 'add' 'add_ln47_27' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln48_27 = trunc i32 %west_4_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1372 'trunc' 'trunc_ln48_27' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1373 [1/1] (2.07ns)   --->   "%add_ln48_27 = add i16 -1, %trunc_ln48_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1373 'add' 'add_ln48_27' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1374 [1/1] (2.42ns)   --->   "%icmp_ln50_27 = icmp slt i16 %add_ln46_27, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1374 'icmp' 'icmp_ln50_27' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1375 [1/1] (2.42ns)   --->   "%icmp_ln50_85 = icmp slt i16 %add_ln46_27, %add_ln47_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1375 'icmp' 'icmp_ln50_85' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1376 [1/1] (2.42ns)   --->   "%icmp_ln50_86 = icmp slt i16 %add_ln46_27, %add_ln48_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1376 'icmp' 'icmp_ln50_86' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_56)   --->   "%or_ln50_55 = or i1 %icmp_ln50_85, %icmp_ln50_86" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1377 'or' 'or_ln50_55' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1378 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_56 = or i1 %or_ln50_55, %icmp_ln50_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1378 'or' 'or_ln50_56' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1379 [1/1] (2.42ns)   --->   "%icmp_ln57_27 = icmp slt i16 %add_ln47_27, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1379 'icmp' 'icmp_ln57_27' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1380 [1/1] (2.42ns)   --->   "%icmp_ln57_59 = icmp slt i16 %add_ln47_27, %add_ln48_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1380 'icmp' 'icmp_ln57_59' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_55)   --->   "%or_ln57_27 = or i1 %icmp_ln57_27, %icmp_ln57_59" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1381 'or' 'or_ln57_27' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1382 [1/1] (2.42ns)   --->   "%icmp_ln64_27 = icmp sgt i16 %add_ln48_27, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1382 'icmp' 'icmp_ln64_27' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_55)   --->   "%and_ln64_54 = and i1 %or_ln57_27, %icmp_ln64_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1383 'and' 'and_ln64_54' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1384 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_55 = and i1 %and_ln64_54, %or_ln50_56" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1384 'and' 'and_ln64_55' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_54)   --->   "%select_ln64_27 = select i1 %and_ln64_55, i16 %add_ln48_27, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1385 'select' 'select_ln64_27' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_27)   --->   "%or_ln57_85 = or i1 %icmp_ln57_27, %icmp_ln57_59" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1386 'or' 'or_ln57_85' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_27)   --->   "%xor_ln57_27 = xor i1 %or_ln57_85, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1387 'xor' 'xor_ln57_27' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1388 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_27 = and i1 %or_ln50_56, %xor_ln57_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1388 'and' 'and_ln57_27' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_54)   --->   "%select_ln57_81 = select i1 %and_ln57_27, i16 %add_ln47_27, i16 %select_ln64_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1389 'select' 'select_ln57_81' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1390 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_54 = select i1 %or_ln50_56, i16 %select_ln57_81, i16 %add_ln46_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1390 'select' 'select_ln50_54' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln50_27 = zext i16 %select_ln50_54 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1391 'zext' 'zext_ln50_27' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_28)   --->   "%p_Result_27 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 6, i32 7)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1392 'partselect' 'p_Result_27' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_28)   --->   "%p_Result_1_27 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 56, i32 57)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1393 'partselect' 'p_Result_1_27' <Predicate = (!icmp_ln150 & !icmp_ln43_28)> <Delay = 0.00>
ST_28 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_28)   --->   "%zext_ln43_28 = zext i2 %p_Result_1_27 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1394 'zext' 'zext_ln43_28' <Predicate = (!icmp_ln150 & !icmp_ln43_28)> <Delay = 0.00>
ST_28 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_28)   --->   "%select_ln43_28 = select i1 %icmp_ln43_28, i4 -7, i4 %zext_ln43_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1395 'select' 'select_ln43_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_28)   --->   "%zext_ln45_28 = zext i2 %p_Result_27 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1396 'zext' 'zext_ln45_28' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1397 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_28 = icmp eq i4 %zext_ln45_28, %select_ln43_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1397 'icmp' 'icmp_ln45_28' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%select_ln46_28 = select i1 %icmp_ln45_28, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1398 'select' 'select_ln46_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_28)   --->   "%trunc_ln46_28 = trunc i32 %northwest_3_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1399 'trunc' 'trunc_ln46_28' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1400 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_28 = add i16 %select_ln46_28, %trunc_ln46_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1400 'add' 'add_ln46_28' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln47_28 = trunc i32 %northwest_4 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1401 'trunc' 'trunc_ln47_28' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1402 [1/1] (2.07ns)   --->   "%add_ln47_28 = add i16 -1, %trunc_ln47_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1402 'add' 'add_ln47_28' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln48_28 = trunc i32 %west_3_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1403 'trunc' 'trunc_ln48_28' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1404 [1/1] (2.07ns)   --->   "%add_ln48_28 = add i16 -1, %trunc_ln48_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1404 'add' 'add_ln48_28' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1405 [1/1] (2.42ns)   --->   "%icmp_ln50_28 = icmp slt i16 %add_ln46_28, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1405 'icmp' 'icmp_ln50_28' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1406 [1/1] (2.42ns)   --->   "%icmp_ln50_87 = icmp slt i16 %add_ln46_28, %add_ln47_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1406 'icmp' 'icmp_ln50_87' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1407 [1/1] (2.42ns)   --->   "%icmp_ln50_88 = icmp slt i16 %add_ln46_28, %add_ln48_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1407 'icmp' 'icmp_ln50_88' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_58)   --->   "%or_ln50_57 = or i1 %icmp_ln50_87, %icmp_ln50_88" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1408 'or' 'or_ln50_57' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1409 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_58 = or i1 %or_ln50_57, %icmp_ln50_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1409 'or' 'or_ln50_58' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1410 [1/1] (2.42ns)   --->   "%icmp_ln57_28 = icmp slt i16 %add_ln47_28, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1410 'icmp' 'icmp_ln57_28' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1411 [1/1] (2.42ns)   --->   "%icmp_ln57_60 = icmp slt i16 %add_ln47_28, %add_ln48_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1411 'icmp' 'icmp_ln57_60' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_57)   --->   "%or_ln57_28 = or i1 %icmp_ln57_28, %icmp_ln57_60" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1412 'or' 'or_ln57_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1413 [1/1] (2.42ns)   --->   "%icmp_ln64_28 = icmp sgt i16 %add_ln48_28, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1413 'icmp' 'icmp_ln64_28' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_57)   --->   "%and_ln64_56 = and i1 %or_ln57_28, %icmp_ln64_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1414 'and' 'and_ln64_56' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1415 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_57 = and i1 %and_ln64_56, %or_ln50_58" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1415 'and' 'and_ln64_57' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_56)   --->   "%select_ln64_28 = select i1 %and_ln64_57, i16 %add_ln48_28, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1416 'select' 'select_ln64_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_28)   --->   "%or_ln57_87 = or i1 %icmp_ln57_28, %icmp_ln57_60" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1417 'or' 'or_ln57_87' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_28)   --->   "%xor_ln57_28 = xor i1 %or_ln57_87, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1418 'xor' 'xor_ln57_28' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1419 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_28 = and i1 %or_ln50_58, %xor_ln57_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1419 'and' 'and_ln57_28' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_56)   --->   "%select_ln57_84 = select i1 %and_ln57_28, i16 %add_ln47_28, i16 %select_ln64_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1420 'select' 'select_ln57_84' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1421 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_56 = select i1 %or_ln50_58, i16 %select_ln57_84, i16 %add_ln46_28" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1421 'select' 'select_ln50_56' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln50_28 = zext i16 %select_ln50_56 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1422 'zext' 'zext_ln50_28' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_29)   --->   "%p_Result_28 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 4, i32 5)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1423 'partselect' 'p_Result_28' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_29)   --->   "%p_Result_1_28 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 58, i32 59)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1424 'partselect' 'p_Result_1_28' <Predicate = (!icmp_ln150 & !icmp_ln43_29)> <Delay = 0.00>
ST_28 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_29)   --->   "%zext_ln43_29 = zext i2 %p_Result_1_28 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1425 'zext' 'zext_ln43_29' <Predicate = (!icmp_ln150 & !icmp_ln43_29)> <Delay = 0.00>
ST_28 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_29)   --->   "%select_ln43_29 = select i1 %icmp_ln43_29, i4 -7, i4 %zext_ln43_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1426 'select' 'select_ln43_29' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_29)   --->   "%zext_ln45_29 = zext i2 %p_Result_28 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1427 'zext' 'zext_ln45_29' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1428 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_29 = icmp eq i4 %zext_ln45_29, %select_ln43_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1428 'icmp' 'icmp_ln45_29' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%select_ln46_29 = select i1 %icmp_ln45_29, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1429 'select' 'select_ln46_29' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_29)   --->   "%trunc_ln46_29 = trunc i32 %northwest_2_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1430 'trunc' 'trunc_ln46_29' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1431 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_29 = add i16 %select_ln46_29, %trunc_ln46_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1431 'add' 'add_ln46_29' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln47_29 = trunc i32 %northwest_3 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1432 'trunc' 'trunc_ln47_29' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1433 [1/1] (2.07ns)   --->   "%add_ln47_29 = add i16 -1, %trunc_ln47_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1433 'add' 'add_ln47_29' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1434 [1/1] (0.00ns)   --->   "%trunc_ln48_29 = trunc i32 %west_2_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1434 'trunc' 'trunc_ln48_29' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1435 [1/1] (2.07ns)   --->   "%add_ln48_29 = add i16 -1, %trunc_ln48_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1435 'add' 'add_ln48_29' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1436 [1/1] (2.42ns)   --->   "%icmp_ln50_29 = icmp slt i16 %add_ln46_29, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1436 'icmp' 'icmp_ln50_29' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1437 [1/1] (2.42ns)   --->   "%icmp_ln50_89 = icmp slt i16 %add_ln46_29, %add_ln47_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1437 'icmp' 'icmp_ln50_89' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1438 [1/1] (2.42ns)   --->   "%icmp_ln50_90 = icmp slt i16 %add_ln46_29, %add_ln48_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1438 'icmp' 'icmp_ln50_90' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_60)   --->   "%or_ln50_59 = or i1 %icmp_ln50_89, %icmp_ln50_90" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1439 'or' 'or_ln50_59' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1440 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_60 = or i1 %or_ln50_59, %icmp_ln50_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1440 'or' 'or_ln50_60' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1441 [1/1] (2.42ns)   --->   "%icmp_ln57_29 = icmp slt i16 %add_ln47_29, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1441 'icmp' 'icmp_ln57_29' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1442 [1/1] (2.42ns)   --->   "%icmp_ln57_61 = icmp slt i16 %add_ln47_29, %add_ln48_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1442 'icmp' 'icmp_ln57_61' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_59)   --->   "%or_ln57_29 = or i1 %icmp_ln57_29, %icmp_ln57_61" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1443 'or' 'or_ln57_29' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1444 [1/1] (2.42ns)   --->   "%icmp_ln64_29 = icmp sgt i16 %add_ln48_29, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1444 'icmp' 'icmp_ln64_29' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_59)   --->   "%and_ln64_58 = and i1 %or_ln57_29, %icmp_ln64_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1445 'and' 'and_ln64_58' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1446 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_59 = and i1 %and_ln64_58, %or_ln50_60" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1446 'and' 'and_ln64_59' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_58)   --->   "%select_ln64_29 = select i1 %and_ln64_59, i16 %add_ln48_29, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1447 'select' 'select_ln64_29' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_29)   --->   "%or_ln57_89 = or i1 %icmp_ln57_29, %icmp_ln57_61" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1448 'or' 'or_ln57_89' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_29)   --->   "%xor_ln57_29 = xor i1 %or_ln57_89, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1449 'xor' 'xor_ln57_29' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1450 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_29 = and i1 %or_ln50_60, %xor_ln57_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1450 'and' 'and_ln57_29' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_58)   --->   "%select_ln57_87 = select i1 %and_ln57_29, i16 %add_ln47_29, i16 %select_ln64_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1451 'select' 'select_ln57_87' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1452 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_58 = select i1 %or_ln50_60, i16 %select_ln57_87, i16 %add_ln46_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1452 'select' 'select_ln50_58' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln50_29 = zext i16 %select_ln50_58 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1453 'zext' 'zext_ln50_29' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_30)   --->   "%p_Result_29 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %string1_V_0_03696, i32 2, i32 3)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1454 'partselect' 'p_Result_29' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_30)   --->   "%p_Result_1_29 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 60, i32 61)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1455 'partselect' 'p_Result_1_29' <Predicate = (!icmp_ln150 & !icmp_ln43_30)> <Delay = 0.00>
ST_28 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_30)   --->   "%zext_ln43_30 = zext i2 %p_Result_1_29 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1456 'zext' 'zext_ln43_30' <Predicate = (!icmp_ln150 & !icmp_ln43_30)> <Delay = 0.00>
ST_28 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_30)   --->   "%select_ln43_30 = select i1 %icmp_ln43_30, i4 -7, i4 %zext_ln43_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1457 'select' 'select_ln43_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln45_30)   --->   "%zext_ln45_30 = zext i2 %p_Result_29 to i4" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1458 'zext' 'zext_ln45_30' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1459 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln45_30 = icmp eq i4 %zext_ln45_30, %select_ln43_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1459 'icmp' 'icmp_ln45_30' <Predicate = (!icmp_ln150)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%select_ln46_30 = select i1 %icmp_ln45_30, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1460 'select' 'select_ln46_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_30)   --->   "%trunc_ln46_30 = trunc i32 %northwest_1_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1461 'trunc' 'trunc_ln46_30' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1462 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln46_30 = add i16 %select_ln46_30, %trunc_ln46_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1462 'add' 'add_ln46_30' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln47_30 = trunc i32 %northwest_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1463 'trunc' 'trunc_ln47_30' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1464 [1/1] (2.07ns)   --->   "%add_ln47_30 = add i16 -1, %trunc_ln47_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1464 'add' 'add_ln47_30' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln48_30 = trunc i32 %west_1_2 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1465 'trunc' 'trunc_ln48_30' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1466 [1/1] (2.07ns)   --->   "%add_ln48_30 = add i16 -1, %trunc_ln48_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:48->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1466 'add' 'add_ln48_30' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1467 [1/1] (2.42ns)   --->   "%icmp_ln50_30 = icmp slt i16 %add_ln46_30, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1467 'icmp' 'icmp_ln50_30' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1468 [1/1] (2.42ns)   --->   "%icmp_ln50_91 = icmp slt i16 %add_ln46_30, %add_ln47_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1468 'icmp' 'icmp_ln50_91' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1469 [1/1] (2.42ns)   --->   "%icmp_ln50_92 = icmp slt i16 %add_ln46_30, %add_ln48_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1469 'icmp' 'icmp_ln50_92' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_62)   --->   "%or_ln50_61 = or i1 %icmp_ln50_91, %icmp_ln50_92" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1470 'or' 'or_ln50_61' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1471 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln50_62 = or i1 %or_ln50_61, %icmp_ln50_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1471 'or' 'or_ln50_62' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1472 [1/1] (2.42ns)   --->   "%icmp_ln57_30 = icmp slt i16 %add_ln47_30, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1472 'icmp' 'icmp_ln57_30' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1473 [1/1] (2.42ns)   --->   "%icmp_ln57_62 = icmp slt i16 %add_ln47_30, %add_ln48_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1473 'icmp' 'icmp_ln57_62' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_61)   --->   "%or_ln57_30 = or i1 %icmp_ln57_30, %icmp_ln57_62" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1474 'or' 'or_ln57_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1475 [1/1] (2.42ns)   --->   "%icmp_ln64_30 = icmp sgt i16 %add_ln48_30, 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1475 'icmp' 'icmp_ln64_30' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_61)   --->   "%and_ln64_60 = and i1 %or_ln57_30, %icmp_ln64_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1476 'and' 'and_ln64_60' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1477 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_61 = and i1 %and_ln64_60, %or_ln50_62" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1477 'and' 'and_ln64_61' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_60)   --->   "%select_ln64_30 = select i1 %and_ln64_61, i16 %add_ln48_30, i16 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:64->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1478 'select' 'select_ln64_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_30)   --->   "%or_ln57_91 = or i1 %icmp_ln57_30, %icmp_ln57_62" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1479 'or' 'or_ln57_91' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_30)   --->   "%xor_ln57_30 = xor i1 %or_ln57_91, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1480 'xor' 'xor_ln57_30' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1481 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_30 = and i1 %or_ln50_62, %xor_ln57_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1481 'and' 'and_ln57_30' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_60)   --->   "%select_ln57_90 = select i1 %and_ln57_30, i16 %add_ln47_30, i16 %select_ln64_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1482 'select' 'select_ln57_90' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1483 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_60 = select i1 %or_ln50_62, i16 %select_ln57_90, i16 %add_ln46_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1483 'select' 'select_ln50_60' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln50_30 = zext i16 %select_ln50_60 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1484 'zext' 'zext_ln50_30' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1485 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = trunc i64 %string1_V_0_03696 to i2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:39->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1485 'trunc' 'trunc_ln681_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1486 [1/1] (0.00ns)   --->   "%p_Result_1_30 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %shift_db_V_0_0, i32 62, i32 63)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:40->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1486 'partselect' 'p_Result_1_30' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1487 [1/1] (0.95ns)   --->   "%icmp_ln45_31 = icmp eq i2 %trunc_ln681_1, %p_Result_1_30" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1487 'icmp' 'icmp_ln45_31' <Predicate = (!icmp_ln150)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1488 [1/1] (0.98ns)   --->   "%select_ln46_31 = select i1 %icmp_ln45_31, i16 2, i16 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1488 'select' 'select_ln46_31' <Predicate = (!icmp_ln150)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln47_31 = trunc i32 %northwest_1 to i16" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1489 'trunc' 'trunc_ln47_31' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1490 [1/1] (2.07ns)   --->   "%add_ln47_31 = add i16 -1, %trunc_ln47_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:47->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1490 'add' 'add_ln47_31' <Predicate = (!icmp_ln150)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_31)   --->   "%xor_ln50 = xor i1 %icmp_ln45_31, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1491 'xor' 'xor_ln50' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1492 [1/1] (2.42ns)   --->   "%icmp_ln50_93 = icmp slt i16 %select_ln46_31, %add_ln47_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1492 'icmp' 'icmp_ln50_93' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_31)   --->   "%or_ln50_31 = or i1 %icmp_ln50_93, %xor_ln50" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1493 'or' 'or_ln50_31' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1494 [1/1] (2.42ns)   --->   "%icmp_ln57_31 = icmp slt i16 %add_ln47_31, 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1494 'icmp' 'icmp_ln57_31' <Predicate = (!icmp_ln150)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1495 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_31 = and i1 %or_ln50_31, %icmp_ln57_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1495 'and' 'and_ln57_31' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_62)   --->   "%select_ln57_93 = select i1 %and_ln57_31, i16 0, i16 %add_ln47_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1496 'select' 'select_ln57_93' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln50_1 = xor i1 %icmp_ln50_93, true" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1497 'xor' 'xor_ln50_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1498 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %icmp_ln45_31, %xor_ln50_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1498 'and' 'and_ln50' <Predicate = (!icmp_ln150)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1499 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln50_62 = select i1 %and_ln50, i16 %select_ln46_31, i16 %select_ln57_93" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1499 'select' 'select_ln50_62' <Predicate = (!icmp_ln150)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln50_31 = zext i16 %select_ln50_62 to i32" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1500 'zext' 'zext_ln50_31' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i6 %or_ln21 to i7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1501 'zext' 'zext_ln647_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1502 [1/1] (1.82ns)   --->   "%sub_ln647 = sub i7 %zext_ln647, %zext_ln647_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1502 'sub' 'sub_ln647' <Predicate = (!icmp_ln150 & icmp_ln647)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1503 [1/1] (1.82ns)   --->   "%sub_ln647_1 = sub i7 %zext_ln647_1, %zext_ln647" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1503 'sub' 'sub_ln647_1' <Predicate = (!icmp_ln150 & !icmp_ln647)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node sub_ln647_2)   --->   "%select_ln647 = select i1 %icmp_ln647, i7 %sub_ln647, i7 %sub_ln647_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1504 'select' 'select_ln647' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1505 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln647_2 = sub i7 63, %select_ln647" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1505 'sub' 'sub_ln647_2' <Predicate = (!icmp_ln150)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node p_Result_31)   --->   "%zext_ln647_3 = zext i7 %sub_ln647_2 to i64" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1506 'zext' 'zext_ln647_3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node p_Result_31)   --->   "%lshr_ln647_1 = lshr i64 -1, %zext_ln647_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1507 'lshr' 'lshr_ln647_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1508 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_31 = and i64 %lshr_ln647, %lshr_ln647_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1508 'and' 'p_Result_31' <Predicate = (!icmp_ln150)> <Delay = 3.04> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1509 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %p_Result_31 to i2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1509 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %shift_db_V_0_0, i32 2, i32 63)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1510 'partselect' 'tmp_2' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_28 : Operation 1511 [1/1] (0.00ns)   --->   "%p_Result_32 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %trunc_ln647, i62 %tmp_2)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156]   --->   Operation 1511 'bitconcatenate' 'p_Result_32' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 29 <SV = 24> <Delay = 0.99>
ST_29 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln57_1 = select i1 %and_ln57, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1512 'select' 'select_ln57_1' <Predicate = (!icmp_ln150 & or_ln50_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%or_ln57_32 = or i1 %and_ln57, %and_ln64_1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1513 'or' 'or_ln57_32' <Predicate = (!icmp_ln150 & or_ln50_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%select_ln57_2 = select i1 %or_ln57_32, i2 %select_ln57_1, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1514 'select' 'select_ln57_2' <Predicate = (!icmp_ln150 & or_ln50_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1515 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %or_ln50_1, i2 %select_ln57_2, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1515 'select' 'select_ln50_1' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%select_ln57_4 = select i1 %and_ln57_1, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1516 'select' 'select_ln57_4' <Predicate = (!icmp_ln150 & or_ln50_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%or_ln57_34 = or i1 %and_ln57_1, %and_ln64_3" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1517 'or' 'or_ln57_34' <Predicate = (!icmp_ln150 & or_ln50_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_3)   --->   "%select_ln57_5 = select i1 %or_ln57_34, i2 %select_ln57_4, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1518 'select' 'select_ln57_5' <Predicate = (!icmp_ln150 & or_ln50_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1519 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_3 = select i1 %or_ln50_3, i2 %select_ln57_5, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1519 'select' 'select_ln50_3' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%select_ln57_7 = select i1 %and_ln57_2, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1520 'select' 'select_ln57_7' <Predicate = (!icmp_ln150 & or_ln50_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%or_ln57_36 = or i1 %and_ln57_2, %and_ln64_5" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1521 'or' 'or_ln57_36' <Predicate = (!icmp_ln150 & or_ln50_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%select_ln57_8 = select i1 %or_ln57_36, i2 %select_ln57_7, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1522 'select' 'select_ln57_8' <Predicate = (!icmp_ln150 & or_ln50_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1523 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_5 = select i1 %or_ln50_5, i2 %select_ln57_8, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1523 'select' 'select_ln50_5' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_7)   --->   "%select_ln57_10 = select i1 %and_ln57_3, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1524 'select' 'select_ln57_10' <Predicate = (!icmp_ln150 & or_ln50_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_7)   --->   "%or_ln57_38 = or i1 %and_ln57_3, %and_ln64_7" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1525 'or' 'or_ln57_38' <Predicate = (!icmp_ln150 & or_ln50_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_7)   --->   "%select_ln57_11 = select i1 %or_ln57_38, i2 %select_ln57_10, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1526 'select' 'select_ln57_11' <Predicate = (!icmp_ln150 & or_ln50_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1527 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_7 = select i1 %or_ln50_7, i2 %select_ln57_11, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1527 'select' 'select_ln50_7' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_9)   --->   "%select_ln57_13 = select i1 %and_ln57_4, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1528 'select' 'select_ln57_13' <Predicate = (!icmp_ln150 & or_ln50_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_9)   --->   "%or_ln57_40 = or i1 %and_ln57_4, %and_ln64_9" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1529 'or' 'or_ln57_40' <Predicate = (!icmp_ln150 & or_ln50_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_9)   --->   "%select_ln57_14 = select i1 %or_ln57_40, i2 %select_ln57_13, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1530 'select' 'select_ln57_14' <Predicate = (!icmp_ln150 & or_ln50_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1531 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_9 = select i1 %or_ln50_9, i2 %select_ln57_14, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1531 'select' 'select_ln50_9' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_11)   --->   "%select_ln57_16 = select i1 %and_ln57_5, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1532 'select' 'select_ln57_16' <Predicate = (!icmp_ln150 & or_ln50_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_11)   --->   "%or_ln57_42 = or i1 %and_ln57_5, %and_ln64_11" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1533 'or' 'or_ln57_42' <Predicate = (!icmp_ln150 & or_ln50_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_11)   --->   "%select_ln57_17 = select i1 %or_ln57_42, i2 %select_ln57_16, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1534 'select' 'select_ln57_17' <Predicate = (!icmp_ln150 & or_ln50_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1535 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_11 = select i1 %or_ln50_11, i2 %select_ln57_17, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1535 'select' 'select_ln50_11' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_13)   --->   "%select_ln57_19 = select i1 %and_ln57_6, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1536 'select' 'select_ln57_19' <Predicate = (!icmp_ln150 & or_ln50_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_13)   --->   "%or_ln57_44 = or i1 %and_ln57_6, %and_ln64_13" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1537 'or' 'or_ln57_44' <Predicate = (!icmp_ln150 & or_ln50_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_13)   --->   "%select_ln57_20 = select i1 %or_ln57_44, i2 %select_ln57_19, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1538 'select' 'select_ln57_20' <Predicate = (!icmp_ln150 & or_ln50_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1539 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_13 = select i1 %or_ln50_13, i2 %select_ln57_20, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1539 'select' 'select_ln50_13' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_15)   --->   "%select_ln57_22 = select i1 %and_ln57_7, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1540 'select' 'select_ln57_22' <Predicate = (!icmp_ln150 & or_ln50_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_15)   --->   "%or_ln57_46 = or i1 %and_ln57_7, %and_ln64_15" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1541 'or' 'or_ln57_46' <Predicate = (!icmp_ln150 & or_ln50_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_15)   --->   "%select_ln57_23 = select i1 %or_ln57_46, i2 %select_ln57_22, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1542 'select' 'select_ln57_23' <Predicate = (!icmp_ln150 & or_ln50_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1543 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_15 = select i1 %or_ln50_15, i2 %select_ln57_23, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1543 'select' 'select_ln50_15' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1544 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_17)   --->   "%select_ln57_25 = select i1 %and_ln57_8, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1544 'select' 'select_ln57_25' <Predicate = (!icmp_ln150 & or_ln50_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_17)   --->   "%or_ln57_48 = or i1 %and_ln57_8, %and_ln64_17" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1545 'or' 'or_ln57_48' <Predicate = (!icmp_ln150 & or_ln50_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_17)   --->   "%select_ln57_26 = select i1 %or_ln57_48, i2 %select_ln57_25, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1546 'select' 'select_ln57_26' <Predicate = (!icmp_ln150 & or_ln50_17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1547 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_17 = select i1 %or_ln50_17, i2 %select_ln57_26, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1547 'select' 'select_ln50_17' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_19)   --->   "%select_ln57_28 = select i1 %and_ln57_9, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1548 'select' 'select_ln57_28' <Predicate = (!icmp_ln150 & or_ln50_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_19)   --->   "%or_ln57_50 = or i1 %and_ln57_9, %and_ln64_19" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1549 'or' 'or_ln57_50' <Predicate = (!icmp_ln150 & or_ln50_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_19)   --->   "%select_ln57_29 = select i1 %or_ln57_50, i2 %select_ln57_28, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1550 'select' 'select_ln57_29' <Predicate = (!icmp_ln150 & or_ln50_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1551 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_19 = select i1 %or_ln50_19, i2 %select_ln57_29, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1551 'select' 'select_ln50_19' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_21)   --->   "%select_ln57_31 = select i1 %and_ln57_10, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1552 'select' 'select_ln57_31' <Predicate = (!icmp_ln150 & or_ln50_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_21)   --->   "%or_ln57_52 = or i1 %and_ln57_10, %and_ln64_21" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1553 'or' 'or_ln57_52' <Predicate = (!icmp_ln150 & or_ln50_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_21)   --->   "%select_ln57_32 = select i1 %or_ln57_52, i2 %select_ln57_31, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1554 'select' 'select_ln57_32' <Predicate = (!icmp_ln150 & or_ln50_21)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1555 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_21 = select i1 %or_ln50_21, i2 %select_ln57_32, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1555 'select' 'select_ln50_21' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_23)   --->   "%select_ln57_34 = select i1 %and_ln57_11, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1556 'select' 'select_ln57_34' <Predicate = (!icmp_ln150 & or_ln50_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_23)   --->   "%or_ln57_54 = or i1 %and_ln57_11, %and_ln64_23" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1557 'or' 'or_ln57_54' <Predicate = (!icmp_ln150 & or_ln50_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_23)   --->   "%select_ln57_35 = select i1 %or_ln57_54, i2 %select_ln57_34, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1558 'select' 'select_ln57_35' <Predicate = (!icmp_ln150 & or_ln50_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1559 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_23 = select i1 %or_ln50_23, i2 %select_ln57_35, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1559 'select' 'select_ln50_23' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_25)   --->   "%select_ln57_37 = select i1 %and_ln57_12, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1560 'select' 'select_ln57_37' <Predicate = (!icmp_ln150 & or_ln50_25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_25)   --->   "%or_ln57_56 = or i1 %and_ln57_12, %and_ln64_25" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1561 'or' 'or_ln57_56' <Predicate = (!icmp_ln150 & or_ln50_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_25)   --->   "%select_ln57_38 = select i1 %or_ln57_56, i2 %select_ln57_37, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1562 'select' 'select_ln57_38' <Predicate = (!icmp_ln150 & or_ln50_25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1563 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_25 = select i1 %or_ln50_25, i2 %select_ln57_38, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1563 'select' 'select_ln50_25' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_27)   --->   "%select_ln57_40 = select i1 %and_ln57_13, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1564 'select' 'select_ln57_40' <Predicate = (!icmp_ln150 & or_ln50_27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_27)   --->   "%or_ln57_58 = or i1 %and_ln57_13, %and_ln64_27" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1565 'or' 'or_ln57_58' <Predicate = (!icmp_ln150 & or_ln50_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_27)   --->   "%select_ln57_41 = select i1 %or_ln57_58, i2 %select_ln57_40, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1566 'select' 'select_ln57_41' <Predicate = (!icmp_ln150 & or_ln50_27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1567 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_27 = select i1 %or_ln50_27, i2 %select_ln57_41, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1567 'select' 'select_ln50_27' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_29)   --->   "%select_ln57_43 = select i1 %and_ln57_14, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1568 'select' 'select_ln57_43' <Predicate = (!icmp_ln150 & or_ln50_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_29)   --->   "%or_ln57_60 = or i1 %and_ln57_14, %and_ln64_29" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1569 'or' 'or_ln57_60' <Predicate = (!icmp_ln150 & or_ln50_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_29)   --->   "%select_ln57_44 = select i1 %or_ln57_60, i2 %select_ln57_43, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1570 'select' 'select_ln57_44' <Predicate = (!icmp_ln150 & or_ln50_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1571 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_29 = select i1 %or_ln50_29, i2 %select_ln57_44, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1571 'select' 'select_ln50_29' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_31)   --->   "%select_ln57_46 = select i1 %and_ln57_15, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1572 'select' 'select_ln57_46' <Predicate = (!icmp_ln150 & or_ln50_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_31)   --->   "%or_ln57_62 = or i1 %and_ln57_15, %and_ln64_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1573 'or' 'or_ln57_62' <Predicate = (!icmp_ln150 & or_ln50_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_31)   --->   "%select_ln57_47 = select i1 %or_ln57_62, i2 %select_ln57_46, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1574 'select' 'select_ln57_47' <Predicate = (!icmp_ln150 & or_ln50_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1575 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_31 = select i1 %or_ln50_32, i2 %select_ln57_47, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1575 'select' 'select_ln50_31' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_33)   --->   "%select_ln57_49 = select i1 %and_ln57_16, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1576 'select' 'select_ln57_49' <Predicate = (!icmp_ln150 & or_ln50_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_33)   --->   "%or_ln57_64 = or i1 %and_ln57_16, %and_ln64_33" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1577 'or' 'or_ln57_64' <Predicate = (!icmp_ln150 & or_ln50_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_33)   --->   "%select_ln57_50 = select i1 %or_ln57_64, i2 %select_ln57_49, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1578 'select' 'select_ln57_50' <Predicate = (!icmp_ln150 & or_ln50_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1579 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_33 = select i1 %or_ln50_34, i2 %select_ln57_50, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1579 'select' 'select_ln50_33' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_35)   --->   "%select_ln57_52 = select i1 %and_ln57_17, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1580 'select' 'select_ln57_52' <Predicate = (!icmp_ln150 & or_ln50_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_35)   --->   "%or_ln57_66 = or i1 %and_ln57_17, %and_ln64_35" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1581 'or' 'or_ln57_66' <Predicate = (!icmp_ln150 & or_ln50_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_35)   --->   "%select_ln57_53 = select i1 %or_ln57_66, i2 %select_ln57_52, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1582 'select' 'select_ln57_53' <Predicate = (!icmp_ln150 & or_ln50_36)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1583 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_35 = select i1 %or_ln50_36, i2 %select_ln57_53, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1583 'select' 'select_ln50_35' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_37)   --->   "%select_ln57_55 = select i1 %and_ln57_18, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1584 'select' 'select_ln57_55' <Predicate = (!icmp_ln150 & or_ln50_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_37)   --->   "%or_ln57_68 = or i1 %and_ln57_18, %and_ln64_37" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1585 'or' 'or_ln57_68' <Predicate = (!icmp_ln150 & or_ln50_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_37)   --->   "%select_ln57_56 = select i1 %or_ln57_68, i2 %select_ln57_55, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1586 'select' 'select_ln57_56' <Predicate = (!icmp_ln150 & or_ln50_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1587 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_37 = select i1 %or_ln50_38, i2 %select_ln57_56, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1587 'select' 'select_ln50_37' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_39)   --->   "%select_ln57_58 = select i1 %and_ln57_19, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1588 'select' 'select_ln57_58' <Predicate = (!icmp_ln150 & or_ln50_40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_39)   --->   "%or_ln57_70 = or i1 %and_ln57_19, %and_ln64_39" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1589 'or' 'or_ln57_70' <Predicate = (!icmp_ln150 & or_ln50_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_39)   --->   "%select_ln57_59 = select i1 %or_ln57_70, i2 %select_ln57_58, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1590 'select' 'select_ln57_59' <Predicate = (!icmp_ln150 & or_ln50_40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1591 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_39 = select i1 %or_ln50_40, i2 %select_ln57_59, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1591 'select' 'select_ln50_39' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_41)   --->   "%select_ln57_61 = select i1 %and_ln57_20, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1592 'select' 'select_ln57_61' <Predicate = (!icmp_ln150 & or_ln50_42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_41)   --->   "%or_ln57_72 = or i1 %and_ln57_20, %and_ln64_41" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1593 'or' 'or_ln57_72' <Predicate = (!icmp_ln150 & or_ln50_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_41)   --->   "%select_ln57_62 = select i1 %or_ln57_72, i2 %select_ln57_61, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1594 'select' 'select_ln57_62' <Predicate = (!icmp_ln150 & or_ln50_42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1595 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_41 = select i1 %or_ln50_42, i2 %select_ln57_62, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1595 'select' 'select_ln50_41' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_43)   --->   "%select_ln57_64 = select i1 %and_ln57_21, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1596 'select' 'select_ln57_64' <Predicate = (!icmp_ln150 & or_ln50_44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_43)   --->   "%or_ln57_74 = or i1 %and_ln57_21, %and_ln64_43" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1597 'or' 'or_ln57_74' <Predicate = (!icmp_ln150 & or_ln50_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_43)   --->   "%select_ln57_65 = select i1 %or_ln57_74, i2 %select_ln57_64, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1598 'select' 'select_ln57_65' <Predicate = (!icmp_ln150 & or_ln50_44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1599 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_43 = select i1 %or_ln50_44, i2 %select_ln57_65, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1599 'select' 'select_ln50_43' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_45)   --->   "%select_ln57_67 = select i1 %and_ln57_22, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1600 'select' 'select_ln57_67' <Predicate = (!icmp_ln150 & or_ln50_46)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_45)   --->   "%or_ln57_76 = or i1 %and_ln57_22, %and_ln64_45" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1601 'or' 'or_ln57_76' <Predicate = (!icmp_ln150 & or_ln50_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_45)   --->   "%select_ln57_68 = select i1 %or_ln57_76, i2 %select_ln57_67, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1602 'select' 'select_ln57_68' <Predicate = (!icmp_ln150 & or_ln50_46)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1603 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_45 = select i1 %or_ln50_46, i2 %select_ln57_68, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1603 'select' 'select_ln50_45' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_47)   --->   "%select_ln57_70 = select i1 %and_ln57_23, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1604 'select' 'select_ln57_70' <Predicate = (!icmp_ln150 & or_ln50_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_47)   --->   "%or_ln57_78 = or i1 %and_ln57_23, %and_ln64_47" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1605 'or' 'or_ln57_78' <Predicate = (!icmp_ln150 & or_ln50_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_47)   --->   "%select_ln57_71 = select i1 %or_ln57_78, i2 %select_ln57_70, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1606 'select' 'select_ln57_71' <Predicate = (!icmp_ln150 & or_ln50_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1607 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_47 = select i1 %or_ln50_48, i2 %select_ln57_71, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1607 'select' 'select_ln50_47' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_49)   --->   "%select_ln57_73 = select i1 %and_ln57_24, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1608 'select' 'select_ln57_73' <Predicate = (!icmp_ln150 & or_ln50_50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_49)   --->   "%or_ln57_80 = or i1 %and_ln57_24, %and_ln64_49" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1609 'or' 'or_ln57_80' <Predicate = (!icmp_ln150 & or_ln50_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_49)   --->   "%select_ln57_74 = select i1 %or_ln57_80, i2 %select_ln57_73, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1610 'select' 'select_ln57_74' <Predicate = (!icmp_ln150 & or_ln50_50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1611 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_49 = select i1 %or_ln50_50, i2 %select_ln57_74, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1611 'select' 'select_ln50_49' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_51)   --->   "%select_ln57_76 = select i1 %and_ln57_25, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1612 'select' 'select_ln57_76' <Predicate = (!icmp_ln150 & or_ln50_52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_51)   --->   "%or_ln57_82 = or i1 %and_ln57_25, %and_ln64_51" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1613 'or' 'or_ln57_82' <Predicate = (!icmp_ln150 & or_ln50_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_51)   --->   "%select_ln57_77 = select i1 %or_ln57_82, i2 %select_ln57_76, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1614 'select' 'select_ln57_77' <Predicate = (!icmp_ln150 & or_ln50_52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1615 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_51 = select i1 %or_ln50_52, i2 %select_ln57_77, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1615 'select' 'select_ln50_51' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1616 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_53)   --->   "%select_ln57_79 = select i1 %and_ln57_26, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1616 'select' 'select_ln57_79' <Predicate = (!icmp_ln150 & or_ln50_54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_53)   --->   "%or_ln57_84 = or i1 %and_ln57_26, %and_ln64_53" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1617 'or' 'or_ln57_84' <Predicate = (!icmp_ln150 & or_ln50_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_53)   --->   "%select_ln57_80 = select i1 %or_ln57_84, i2 %select_ln57_79, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1618 'select' 'select_ln57_80' <Predicate = (!icmp_ln150 & or_ln50_54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1619 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_53 = select i1 %or_ln50_54, i2 %select_ln57_80, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1619 'select' 'select_ln50_53' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_55)   --->   "%select_ln57_82 = select i1 %and_ln57_27, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1620 'select' 'select_ln57_82' <Predicate = (!icmp_ln150 & or_ln50_56)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_55)   --->   "%or_ln57_86 = or i1 %and_ln57_27, %and_ln64_55" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1621 'or' 'or_ln57_86' <Predicate = (!icmp_ln150 & or_ln50_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_55)   --->   "%select_ln57_83 = select i1 %or_ln57_86, i2 %select_ln57_82, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1622 'select' 'select_ln57_83' <Predicate = (!icmp_ln150 & or_ln50_56)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1623 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_55 = select i1 %or_ln50_56, i2 %select_ln57_83, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1623 'select' 'select_ln50_55' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_57)   --->   "%select_ln57_85 = select i1 %and_ln57_28, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1624 'select' 'select_ln57_85' <Predicate = (!icmp_ln150 & or_ln50_58)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_57)   --->   "%or_ln57_88 = or i1 %and_ln57_28, %and_ln64_57" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1625 'or' 'or_ln57_88' <Predicate = (!icmp_ln150 & or_ln50_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_57)   --->   "%select_ln57_86 = select i1 %or_ln57_88, i2 %select_ln57_85, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1626 'select' 'select_ln57_86' <Predicate = (!icmp_ln150 & or_ln50_58)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1627 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_57 = select i1 %or_ln50_58, i2 %select_ln57_86, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1627 'select' 'select_ln50_57' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_59)   --->   "%select_ln57_88 = select i1 %and_ln57_29, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1628 'select' 'select_ln57_88' <Predicate = (!icmp_ln150 & or_ln50_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_59)   --->   "%or_ln57_90 = or i1 %and_ln57_29, %and_ln64_59" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1629 'or' 'or_ln57_90' <Predicate = (!icmp_ln150 & or_ln50_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_59)   --->   "%select_ln57_89 = select i1 %or_ln57_90, i2 %select_ln57_88, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1630 'select' 'select_ln57_89' <Predicate = (!icmp_ln150 & or_ln50_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1631 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_59 = select i1 %or_ln50_60, i2 %select_ln57_89, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1631 'select' 'select_ln50_59' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_61)   --->   "%select_ln57_91 = select i1 %and_ln57_30, i2 1, i2 -1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1632 'select' 'select_ln57_91' <Predicate = (!icmp_ln150 & or_ln50_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_61)   --->   "%or_ln57_92 = or i1 %and_ln57_30, %and_ln64_61" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1633 'or' 'or_ln57_92' <Predicate = (!icmp_ln150 & or_ln50_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_61)   --->   "%select_ln57_92 = select i1 %or_ln57_92, i2 %select_ln57_91, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1634 'select' 'select_ln57_92' <Predicate = (!icmp_ln150 & or_ln50_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1635 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_61 = select i1 %or_ln50_62, i2 %select_ln57_92, i2 -2" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1635 'select' 'select_ln50_61' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_64)   --->   "%select_ln50_63 = select i1 %and_ln50, i2 -2, i2 0" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1636 'select' 'select_ln50_63' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_64)   --->   "%or_ln50_63 = or i1 %and_ln50, %and_ln57_31" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1637 'or' 'or_ln50_63' <Predicate = (!icmp_ln150)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1638 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_64 = select i1 %or_ln50_63, i2 %select_ln50_63, i2 1" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1638 'select' 'select_ln50_64' <Predicate = (!icmp_ln150)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 25> <Delay = 8.75>
ST_30 : Operation 1639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str35) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 1639 'specloopname' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_30 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 1640 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_30 : Operation 1641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:152]   --->   Operation 1641 'specpipeline' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_30 : Operation 1642 [1/1] (0.00ns)   --->   "%compressed_diag_0_V = call i64 @_ssdm_op_BitConcatenate.i64.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i2 %select_ln50_1, i2 %select_ln50_3, i2 %select_ln50_5, i2 %select_ln50_7, i2 %select_ln50_9, i2 %select_ln50_11, i2 %select_ln50_13, i2 %select_ln50_15, i2 %select_ln50_17, i2 %select_ln50_19, i2 %select_ln50_21, i2 %select_ln50_23, i2 %select_ln50_25, i2 %select_ln50_27, i2 %select_ln50_29, i2 %select_ln50_31, i2 %select_ln50_33, i2 %select_ln50_35, i2 %select_ln50_37, i2 %select_ln50_39, i2 %select_ln50_41, i2 %select_ln50_43, i2 %select_ln50_45, i2 %select_ln50_47, i2 %select_ln50_49, i2 %select_ln50_51, i2 %select_ln50_53, i2 %select_ln50_55, i2 %select_ln50_57, i2 %select_ln50_59, i2 %select_ln50_61, i2 %select_ln50_64)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1642 'bitconcatenate' 'compressed_diag_0_V' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_30 : Operation 1643 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %gmem1_addr, i64 %compressed_diag_0_V, i8 -1)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1643 'write' <Predicate = (!icmp_ln150)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 1644 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_1)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:159]   --->   Operation 1644 'specregionend' 'empty_16' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_30 : Operation 1645 [1/1] (0.00ns)   --->   "br label %.preheader" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:150]   --->   Operation 1645 'br' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 31 <SV = 24> <Delay = 8.75>
ST_31 : Operation 1646 [5/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem1_addr)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1646 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 25> <Delay = 8.75>
ST_32 : Operation 1647 [4/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem1_addr)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1647 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 26> <Delay = 8.75>
ST_33 : Operation 1648 [3/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem1_addr)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1648 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 27> <Delay = 8.75>
ST_34 : Operation 1649 [2/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem1_addr)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1649 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 28> <Delay = 8.75>
ST_35 : Operation 1650 [1/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %gmem1_addr)" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154]   --->   Operation 1650 'writeresp' 'gmem1_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 1651 [1/1] (0.00ns)   --->   "ret void" [../../Users/lin/Desktop/swater/swater_4/swater.cpp:163]   --->   Operation 1651 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'direction_matrix_g_V' [6]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr_1') [17]  (0 ns)
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [28]  (8.75 ns)

 <State 9>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_ln111', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) with incoming values : ('add_ln111', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [32]  (0 ns)
	'add' operation ('add_ln111', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [35]  (1.56 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [41]  (8.75 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'select' operation ('select_ln111', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:111) [43]  (1.48 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [47]  (8.75 ns)

 <State 19>: 1.65ns
The critical path consists of the following:
	'phi' operation ('phi_ln112', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) with incoming values : ('add_ln112', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [50]  (0 ns)
	'add' operation ('add_ln112', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [53]  (1.65 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem0' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [60]  (8.75 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('string2_V_addr', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) [61]  (0 ns)
	'store' operation ('store_ln112', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:112) of variable 'gmem0_addr_read', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:112 on array 'string2_V' [62]  (2.32 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('northwest_29_0', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:131) with incoming values : ('northwest_29_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:131) [100]  (1.77 ns)

 <State 23>: 3.14ns
The critical path consists of the following:
	'phi' operation ('northwest_29_0', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:131) with incoming values : ('northwest_29_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:131) [100]  (0 ns)
	'mux' operation ('northwest_29_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:131) [362]  (3.14 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [368]  (8.75 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'load' operation ('shift_db[0].V', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) on array 'string2_V' [367]  (2.32 ns)

 <State 26>: 4.24ns
The critical path consists of the following:
	'phi' operation ('num_diagonals') with incoming values : ('num_diagonals', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:150) [466]  (0 ns)
	'add' operation ('add_ln21', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) [1617]  (1.92 ns)
	'getelementptr' operation ('string2_V_addr_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) [1623]  (0 ns)
	'load' operation ('__Val2__', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) on array 'string2_V' [1624]  (2.32 ns)

 <State 27>: 6.92ns
The critical path consists of the following:
	'load' operation ('__Val2__', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) on array 'string2_V' [1624]  (2.32 ns)
	'select' operation ('select_ln647_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) [1633]  (0 ns)
	'lshr' operation ('lshr_ln647', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) [1638]  (4.59 ns)

 <State 28>: 8.57ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('shift_db[0].V', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:141) ('__Result__', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:21->../../Users/lin/Desktop/swater/swater_4/swater.cpp:156) [465]  (0 ns)
	'select' operation ('select_ln43', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:43->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [480]  (0 ns)
	'icmp' operation ('icmp_ln45', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:45->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [482]  (1.3 ns)
	'select' operation ('select_ln46', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [483]  (0 ns)
	'add' operation ('add_ln46', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:46->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [485]  (2.08 ns)
	'icmp' operation ('icmp_ln50', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [490]  (2.43 ns)
	'or' operation ('or_ln50_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [494]  (0.978 ns)
	'and' operation ('and_ln57', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [504]  (0.978 ns)
	'select' operation ('select_ln57', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [505]  (0 ns)
	'select' operation ('select_ln50', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [506]  (0.805 ns)

 <State 29>: 0.993ns
The critical path consists of the following:
	'select' operation ('select_ln57_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [508]  (0 ns)
	'select' operation ('select_ln57_2', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:57->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [510]  (0 ns)
	'select' operation ('select_ln50_1', ../../Users/lin/Desktop/swater/swater_4/swater.cpp:50->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [511]  (0.993 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1616]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1647]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1647]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1647]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1647]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (../../Users/lin/Desktop/swater/swater_4/swater.cpp:84->../../Users/lin/Desktop/swater/swater_4/swater.cpp:154) [1647]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
