

================================================================
== Vitis HLS Report for 'basic_arith_array_ap'
================================================================
* Date:           Mon Mar 31 14:51:33 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        assignment4_aptypes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.658 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       60|  0.410 us|  0.600 us|   42|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_14_1  |       36|       55|        37|          1|          1|  1 ~ 20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 1, D = 37, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 42 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 5 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 43 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lhs = read i6 @_ssdm_op_Read.ap_auto.i6P0A, i6 %inA"   --->   Operation 44 'read' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln225 = sext i6 %lhs"   --->   Operation 45 'sext' 'sext_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rhs = read i12 @_ssdm_op_Read.ap_auto.i12P0A, i12 %inB"   --->   Operation 46 'read' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln225_1 = sext i12 %rhs"   --->   Operation 47 'sext' 'sext_ln225_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [4/4] (1.54ns) (root node of the DSP)   --->   "%ret = mul i18 %sext_ln225_1, i18 %sext_ln225"   --->   Operation 48 'mul' 'ret' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.84ns)   --->   "%store_ln14 = store i64 0, i64 %i" [basic_arith_array_ap.cpp:14]   --->   Operation 49 'store' 'store_ln14' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 50 [3/4] (1.54ns) (root node of the DSP)   --->   "%ret = mul i18 %sext_ln225_1, i18 %sext_ln225"   --->   Operation 50 'mul' 'ret' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 51 [2/4] (1.54ns) (root node of the DSP)   --->   "%ret = mul i18 %sext_ln225_1, i18 %sext_ln225"   --->   Operation 51 'mul' 'ret' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inA"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %inA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %inB"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %inB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i22 %inC"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %inC, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %inD"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inD, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i18 %out1"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i18 %out1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %out2"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %out2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i22 %out3"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %out3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out4"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %out4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size" [basic_arith_array_ap.cpp:12]   --->   Operation 71 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%conv = sext i32 %size_read" [basic_arith_array_ap.cpp:12]   --->   Operation 72 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i18 %sext_ln225_1, i18 %sext_ln225"   --->   Operation 73 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln225_2 = sext i12 %rhs"   --->   Operation 74 'sext' 'sext_ln225_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln225_3 = sext i6 %lhs"   --->   Operation 75 'sext' 'sext_ln225_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.33ns)   --->   "%ret_1 = add i13 %sext_ln225_2, i13 %sext_ln225_3"   --->   Operation 76 'add' 'ret_1' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%inC_read = read i22 @_ssdm_op_Read.ap_auto.i22P0A, i22 %inC"   --->   Operation 77 'read' 'inC_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%inD_read = read i33 @_ssdm_op_Read.ap_auto.i33P0A, i33 %inD"   --->   Operation 78 'read' 'inD_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1544 = sext i6 %lhs"   --->   Operation 79 'sext' 'sext_ln1544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i6 %lhs" [basic_arith_array_ap.cpp:14]   --->   Operation 80 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln14 = br void" [basic_arith_array_ap.cpp:14]   --->   Operation 81 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.65>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [basic_arith_array_ap.cpp:14]   --->   Operation 82 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.40ns)   --->   "%icmp_ln14 = icmp_eq  i64 %i_1, i64 %conv" [basic_arith_array_ap.cpp:14]   --->   Operation 84 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.81ns)   --->   "%i_2 = add i64 %i_1, i64 1" [basic_arith_array_ap.cpp:14]   --->   Operation 85 'add' 'i_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void %._crit_edge.loopexit" [basic_arith_array_ap.cpp:14]   --->   Operation 86 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %out1, i18 %ret" [basic_arith_array_ap.cpp:16]   --->   Operation 87 'write' 'write_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %out2, i13 %ret_1" [basic_arith_array_ap.cpp:17]   --->   Operation 88 'write' 'write_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 89 [26/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 89 'sdiv' 'sdiv_ln70' <Predicate = (!icmp_ln14)> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [37/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 90 'srem' 'srem_ln1544' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln14 = store i64 %i_2, i64 %i" [basic_arith_array_ap.cpp:14]   --->   Operation 91 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.84>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 92 [25/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 92 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [36/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 93 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 94 [24/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 94 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [35/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 95 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 96 [23/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 96 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [34/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 97 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 98 [22/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 98 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [33/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 99 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 100 [21/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 100 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [32/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 101 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 102 [20/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 102 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [31/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 103 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 104 [19/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 104 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [30/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 105 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 106 [18/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 106 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [29/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 107 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 108 [17/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 108 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [28/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 109 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 110 [16/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 110 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [27/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 111 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 112 [15/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 112 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [26/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 113 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.15>
ST_17 : Operation 114 [14/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 114 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [25/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 115 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.15>
ST_18 : Operation 116 [13/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 116 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [24/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 117 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 118 [12/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 118 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [23/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 119 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.15>
ST_20 : Operation 120 [11/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 120 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [22/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 121 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.15>
ST_21 : Operation 122 [10/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 122 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [21/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 123 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.15>
ST_22 : Operation 124 [9/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 124 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [20/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 125 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.15>
ST_23 : Operation 126 [8/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 126 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [19/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 127 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.15>
ST_24 : Operation 128 [7/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 128 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [18/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 129 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.15>
ST_25 : Operation 130 [6/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 130 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 131 [17/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 131 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 132 [5/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 132 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [16/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 133 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 134 [4/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 134 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 135 [15/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 135 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.15>
ST_28 : Operation 136 [3/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 136 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 137 [14/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 137 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.15>
ST_29 : Operation 138 [2/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 138 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 139 [13/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 139 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.15>
ST_30 : Operation 140 [1/26] (2.00ns)   --->   "%sdiv_ln70 = sdiv i22 %inC_read, i22 %sext_ln14"   --->   Operation 140 'sdiv' 'sdiv_ln70' <Predicate = true> <Delay = 2.00> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %out3, i22 %sdiv_ln70" [basic_arith_array_ap.cpp:18]   --->   Operation 141 'write' 'write_ln18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 142 [12/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 142 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.15>
ST_31 : Operation 143 [11/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 143 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.15>
ST_32 : Operation 144 [10/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 144 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.15>
ST_33 : Operation 145 [9/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 145 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.15>
ST_34 : Operation 146 [8/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 146 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.15>
ST_35 : Operation 147 [7/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 147 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.15>
ST_36 : Operation 148 [6/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 148 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.15>
ST_37 : Operation 149 [5/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 149 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.15>
ST_38 : Operation 150 [4/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 150 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.15>
ST_39 : Operation 151 [3/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 151 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.15>
ST_40 : Operation 152 [2/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 152 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.15>
ST_41 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10" [basic_arith_array_ap.cpp:14]   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [basic_arith_array_ap.cpp:14]   --->   Operation 154 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 155 [1/37] (2.15ns)   --->   "%srem_ln1544 = srem i33 %inD_read, i33 %sext_ln1544"   --->   Operation 155 'srem' 'srem_ln1544' <Predicate = true> <Delay = 2.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 36> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 156 [1/1] (0.00ns)   --->   "%ret_2 = trunc i6 %srem_ln1544"   --->   Operation 156 'trunc' 'ret_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %out4, i6 %ret_2" [basic_arith_array_ap.cpp:19]   --->   Operation 157 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 0.00>
ST_42 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [basic_arith_array_ap.cpp:21]   --->   Operation 159 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.54ns
The critical path consists of the following:
	wire read operation ('lhs') on port 'inA' [32]  (0 ns)
	'mul' operation of DSP[36] ('ret') [36]  (1.54 ns)

 <State 2>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('ret') [36]  (1.54 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[36] ('ret') [36]  (1.54 ns)

 <State 4>: 1.33ns
The critical path consists of the following:
	'add' operation ('ret') [39]  (1.33 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('i', basic_arith_array_ap.cpp:14) on local variable 'i' [47]  (0 ns)
	'add' operation ('i', basic_arith_array_ap.cpp:14) [50]  (1.81 ns)
	'store' operation ('store_ln14', basic_arith_array_ap.cpp:14) of variable 'i', basic_arith_array_ap.cpp:14 on local variable 'i' [62]  (0.844 ns)

 <State 6>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 11>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 12>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 13>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 14>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 15>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 16>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 17>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 18>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 19>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 20>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 21>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 22>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 24>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 25>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 26>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 27>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 28>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 30>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 31>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 32>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 33>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 34>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 35>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 36>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 37>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 38>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 39>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 40>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 41>: 2.16ns
The critical path consists of the following:
	'srem' operation ('srem_ln1544') [59]  (2.16 ns)

 <State 42>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
