/**
 * Register and Bitdefinitions of the Integrated Periferal Systen (IPS)
 **/
#ifndef IPS_H
#define IPS_H


//UART Register
#define USR0		0x40000204
#define UTB0		0x4000020C
#define URB0		0x4000020C
#define UCSR0		0x40000204
#define UCR0		0x40000208
#define UACR0		0x40000210
#define UBG10		0x40000218
#define UBG20		0x4000021C
#define UMR10		0x40000200
#define UMR20		0x40000200
#define UIPCR0		0x40000210
#define UISR0		0x40000214
#define UIMR0		0x40000214
#define UIP0		0x40000234
#define UOP01		0x40000238
#define UOP02		0x4000023C

#endif









