Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 13 21:33:43 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 122 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 340 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.303        0.000                      0                  130        0.265        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.303        0.000                      0                  130        0.265        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.704ns (16.736%)  route 3.503ns (83.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.903     9.299    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.451    14.792    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.704ns (16.736%)  route 3.503ns (83.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.903     9.299    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.451    14.792    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.704ns (16.736%)  route 3.503ns (83.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.903     9.299    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.451    14.792    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 0.704ns (16.736%)  route 3.503ns (83.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.903     9.299    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.451    14.792    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[19]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X48Y46         FDRE (Setup_fdre_C_R)       -0.429    14.602    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.757%)  route 3.497ns (83.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.898     9.294    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y47         FDRE (Setup_fdre_C_R)       -0.429    14.603    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.757%)  route 3.497ns (83.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.898     9.294    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[21]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y47         FDRE (Setup_fdre_C_R)       -0.429    14.603    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.757%)  route 3.497ns (83.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.898     9.294    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y47         FDRE (Setup_fdre_C_R)       -0.429    14.603    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.704ns (16.757%)  route 3.497ns (83.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.898     9.294    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X48Y47         FDRE (Setup_fdre_C_R)       -0.429    14.603    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.704ns (17.097%)  route 3.414ns (82.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.814     9.210    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y48         FDRE (Setup_fdre_C_R)       -0.429    14.628    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.704ns (17.097%)  route 3.414ns (82.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.571     5.092    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]/Q
                         net (fo=2, routed)           1.492     7.040    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[26]
    SLICE_X46Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.164 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6/O
                         net (fo=2, routed)           1.108     8.272    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.396 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.814     9.210    pixelColourControl/PlayerMovementControl/clk40hz/clear
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.452    14.793    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[25]/C
                         clock pessimism              0.299    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X48Y48         FDRE (Setup_fdre_C_R)       -0.429    14.628    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/Q
                         net (fo=2, routed)           0.170     1.759    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg_0
    SLICE_X47Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.804 r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1__0_n_0
    SLICE_X47Y43         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.834     1.961    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.091     1.538    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.134     1.725    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]
    SLICE_X48Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.836    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[20]_i_1__0_n_5
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.105     1.555    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.724    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.835    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[8]_i_1__0_n_5
    SLICE_X48Y44         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.105     1.554    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.134     1.724    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.835    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]_i_1__0_n_5
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.105     1.554    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/Q
                         net (fo=3, routed)           0.134     1.724    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.835    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[4]_i_1__0_n_5
    SLICE_X48Y43         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.105     1.554    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.445    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clock_6p25MHZ/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.720    clock_6p25MHZ/COUNT_reg[10]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clock_6p25MHZ/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clock_6p25MHZ/COUNT_reg[8]_i_1_n_5
    SLICE_X40Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     1.959    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    clock_6p25MHZ/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.567     1.450    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.134     1.725    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.836    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_5
    SLICE_X48Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.837     1.964    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.105     1.555    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_6p25MHZ/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.446    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_6p25MHZ/COUNT_reg[30]/Q
                         net (fo=3, routed)           0.134     1.721    clock_6p25MHZ/COUNT_reg[30]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  clock_6p25MHZ/COUNT_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    clock_6p25MHZ/COUNT_reg[28]_i_1_n_5
    SLICE_X40Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     1.960    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.603%)  route 0.144ns (36.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.566     1.449    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/Q
                         net (fo=3, routed)           0.144     1.734    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]
    SLICE_X48Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.845    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]_i_1__0_n_5
    SLICE_X48Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.836     1.963    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y45         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.105     1.554    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.569%)  route 0.144ns (36.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.448    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.144     1.734    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.845    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]_i_2_n_5
    SLICE_X48Y42         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     1.962    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.105     1.553    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y42   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   clock_6p25MHZ/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   clock_6p25MHZ/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   clock_6p25MHZ/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   clock_6p25MHZ/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   clock_6p25MHZ/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   clock_6p25MHZ/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   clock_6p25MHZ/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   clock_6p25MHZ/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clock_6p25MHZ/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   clock_6p25MHZ/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[2]/C



