

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_41_1_loop_3'
================================================================
* Date:           Sun Jun 23 03:26:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.027 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1042|     1042|  5.210 us|  5.210 us|  1042|  1042|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1_loop_3  |     1040|     1040|        18|          1|          1|  1024|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     118|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      335|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      335|     222|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_164_p2     |         +|   0|  0|  18|          11|           6|
    |add_ln41_fu_138_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln43_fu_202_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln44_fu_191_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln41_fu_132_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln43_fu_150_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln41_1_fu_170_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln41_fu_156_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 118|          58|          51|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load             |   9|          2|    6|         12|
    |i_fu_50                               |   9|          2|   11|         22|
    |indvar_flatten_fu_54                  |   9|          2|   11|         22|
    |j_1_fu_46                             |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   58|        116|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_32_reg_315                       |  32|   0|   32|          0|
    |d_33_reg_325                       |  32|   0|   32|          0|
    |data_addr_32_reg_269               |  10|   0|   10|          0|
    |data_load_32_reg_280               |  32|   0|   32|          0|
    |i_fu_50                            |  11|   0|   11|          0|
    |indvar_flatten_fu_54               |  11|   0|   11|          0|
    |j_1_fu_46                          |   6|   0|    6|          0|
    |m_load_reg_285                     |  32|   0|   32|          0|
    |mul4_reg_320                       |  32|   0|   32|          0|
    |s_load_reg_305                     |  32|   0|   32|          0|
    |zext_ln43_reg_264                  |   6|   0|   64|         58|
    |data_addr_32_reg_269               |  64|  32|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 335|  32|  339|         58|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_opcode  |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_296_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_300_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_din0    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_din1    |  out|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_dout0   |   in|   32|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|grp_fu_304_p_ce      |  out|    1|  ap_ctrl_hs|  correlation_Pipeline_VITIS_LOOP_41_1_loop_3|  return value|
|data_address0        |  out|   10|   ap_memory|                                         data|         array|
|data_ce0             |  out|    1|   ap_memory|                                         data|         array|
|data_we0             |  out|    1|   ap_memory|                                         data|         array|
|data_d0              |  out|   32|   ap_memory|                                         data|         array|
|data_address1        |  out|   10|   ap_memory|                                         data|         array|
|data_ce1             |  out|    1|   ap_memory|                                         data|         array|
|data_q1              |   in|   32|   ap_memory|                                         data|         array|
|m_address0           |  out|    5|   ap_memory|                                            m|         array|
|m_ce0                |  out|    1|   ap_memory|                                            m|         array|
|m_q0                 |   in|   32|   ap_memory|                                            m|         array|
|s_address0           |  out|    5|   ap_memory|                                            s|         array|
|s_ce0                |  out|    1|   ap_memory|                                            s|         array|
|s_q0                 |   in|   32|   ap_memory|                                            s|         array|
+---------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 21 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 0, i11 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 28 'store' 'store_ln41' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln43 = store i6 0, i6 %j_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 29 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 32 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.96ns)   --->   "%add_ln41 = add i11 %indvar_flatten_load, i11 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 33 'add' 'add_ln41' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc61, void %VITIS_LOOP_57_3.preheader.exitStub" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 34 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_1_load = load i6 %j_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 35 'load' 'j_1_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i11 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln43 = icmp_eq  i6 %j_1_load, i6 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 37 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.36ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i6 0, i6 %j_1_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 38 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.96ns)   --->   "%add_ln41_1 = add i11 %i_load, i11 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 39 'add' 'add_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.37ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i11 %add_ln41_1, i11 %i_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 40 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i11 %select_ln41_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 41 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %select_ln41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 42 'zext' 'zext_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %select_ln41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 43 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.93ns)   --->   "%add_ln44 = add i10 %zext_ln43_1, i10 %trunc_ln41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:44]   --->   Operation 44 'add' 'add_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %add_ln44" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 45 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 46 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 47 'load' 'data_load_32' <Predicate = (!icmp_ln41)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i32 %m, i64 0, i64 %zext_ln43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 48 'getelementptr' 'm_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%m_load = load i5 %m_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 49 'load' 'm_load' <Predicate = (!icmp_ln41)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.84ns)   --->   "%add_ln43 = add i6 %select_ln41, i6 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 50 'add' 'add_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %add_ln41, i11 %indvar_flatten" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 51 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln41 = store i11 %select_ln41_1, i11 %i" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:41]   --->   Operation 52 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln43 = store i6 %add_ln43, i6 %j_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 53 'store' 'store_ln43' <Predicate = (!icmp_ln41)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 54 'load' 'data_load_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%m_load = load i5 %m_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 55 'load' 'm_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i32 %s, i64 0, i64 %zext_ln43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 56 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (1.29ns)   --->   "%s_load = load i5 %s_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 57 'load' 's_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.57>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%d = bitcast i32 %data_load_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:45]   --->   Operation 58 'bitcast' 'd' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %m_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 59 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [5/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 60 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (1.29ns)   --->   "%s_load = load i5 %s_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 61 'load' 's_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 62 [4/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 62 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %s_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 63 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [4/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 64 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.57>
ST_5 : Operation 65 [3/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 65 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [3/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 66 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.57>
ST_6 : Operation 67 [2/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 67 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [2/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 68 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 69 [1/5] (3.57ns)   --->   "%d_32 = fsub i32 %d, i32 %bitcast_ln46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:46]   --->   Operation 69 'fsub' 'd_32' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/4] (2.78ns)   --->   "%mul4 = fmul i32 %bitcast_ln47, i32 2.54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 70 'fmul' 'mul4' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 71 [10/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 71 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 72 [9/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 72 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 73 [8/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 73 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 74 [7/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 74 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 75 [6/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 75 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 76 [5/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 76 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 77 [4/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 77 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 78 [3/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 78 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 79 [2/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 79 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 80 [1/10] (3.64ns)   --->   "%d_33 = fdiv i32 %d_32, i32 %mul4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:47]   --->   Operation 80 'fdiv' 'd_33' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_1_loop_3_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 83 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %d_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:48]   --->   Operation 84 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (1.29ns)   --->   "%store_ln48 = store i32 %bitcast_ln48, i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:48]   --->   Operation 85 'store' 'store_ln48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc58" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:43]   --->   Operation 86 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 0100000000000000000]
i                     (alloca           ) [ 0100000000000000000]
indvar_flatten        (alloca           ) [ 0100000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln41            (store            ) [ 0000000000000000000]
store_ln43            (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000]
icmp_ln41             (icmp             ) [ 0111111111111111110]
add_ln41              (add              ) [ 0000000000000000000]
br_ln41               (br               ) [ 0000000000000000000]
j_1_load              (load             ) [ 0000000000000000000]
i_load                (load             ) [ 0000000000000000000]
icmp_ln43             (icmp             ) [ 0000000000000000000]
select_ln41           (select           ) [ 0000000000000000000]
add_ln41_1            (add              ) [ 0000000000000000000]
select_ln41_1         (select           ) [ 0000000000000000000]
trunc_ln41            (trunc            ) [ 0000000000000000000]
zext_ln43             (zext             ) [ 0110000000000000000]
zext_ln43_1           (zext             ) [ 0000000000000000000]
add_ln44              (add              ) [ 0000000000000000000]
zext_ln45             (zext             ) [ 0000000000000000000]
data_addr_32          (getelementptr    ) [ 0111111111111111111]
m_addr                (getelementptr    ) [ 0110000000000000000]
add_ln43              (add              ) [ 0000000000000000000]
store_ln41            (store            ) [ 0000000000000000000]
store_ln41            (store            ) [ 0000000000000000000]
store_ln43            (store            ) [ 0000000000000000000]
data_load_32          (load             ) [ 0101000000000000000]
m_load                (load             ) [ 0101000000000000000]
s_addr                (getelementptr    ) [ 0101000000000000000]
d                     (bitcast          ) [ 0100111100000000000]
bitcast_ln46          (bitcast          ) [ 0100111100000000000]
s_load                (load             ) [ 0100100000000000000]
bitcast_ln47          (bitcast          ) [ 0100011100000000000]
d_32                  (fsub             ) [ 0100000011111111110]
mul4                  (fmul             ) [ 0100000011111111110]
d_33                  (fdiv             ) [ 0100000000000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000]
specpipeline_ln43     (specpipeline     ) [ 0000000000000000000]
bitcast_ln48          (bitcast          ) [ 0000000000000000000]
store_ln48            (store            ) [ 0000000000000000000]
br_ln43               (br               ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_41_1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_addr_32_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_32/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="17"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load_32/1 store_ln48/18 "/>
</bind>
</comp>

<comp id="75" class="1004" name="m_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="s_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="1"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="d_32/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="d_33/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="11" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln41_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln43_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar_flatten_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln41_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln41_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_1_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln43_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln41_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln41_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="7" slack="0"/>
<pin id="167" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln41_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln41_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln43_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln43_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln44_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln45_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln43_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln41_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln41_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln43_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="d_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bitcast_ln46_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="bitcast_ln47_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln47/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bitcast_ln48_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln48/18 "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="253" class="1005" name="indvar_flatten_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln41_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="16"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="264" class="1005" name="zext_ln43_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="269" class="1005" name="data_addr_32_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="1"/>
<pin id="271" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_32 "/>
</bind>
</comp>

<comp id="275" class="1005" name="m_addr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="280" class="1005" name="data_load_32_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load_32 "/>
</bind>
</comp>

<comp id="285" class="1005" name="m_load_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load "/>
</bind>
</comp>

<comp id="290" class="1005" name="s_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="1"/>
<pin id="292" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="d_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="300" class="1005" name="bitcast_ln46_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln46 "/>
</bind>
</comp>

<comp id="305" class="1005" name="s_load_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="310" class="1005" name="bitcast_ln47_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln47 "/>
</bind>
</comp>

<comp id="315" class="1005" name="d_32_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_32 "/>
</bind>
</comp>

<comp id="320" class="1005" name="mul4_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="325" class="1005" name="d_33_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="58" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="144" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="147" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="150" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="147" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="156" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="190"><net_src comp="156" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="178" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="206"><net_src comp="156" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="138" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="170" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="202" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="242"><net_src comp="46" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="249"><net_src comp="50" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="256"><net_src comp="54" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="263"><net_src comp="132" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="182" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="272"><net_src comp="58" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="278"><net_src comp="75" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="283"><net_src comp="65" pin="7"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="288"><net_src comp="82" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="293"><net_src comp="88" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="298"><net_src comp="223" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="303"><net_src comp="227" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="308"><net_src comp="95" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="313"><net_src comp="231" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="318"><net_src comp="101" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="323"><net_src comp="105" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="328"><net_src comp="110" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {18 }
	Port: m | {}
	Port: s | {}
 - Input state : 
	Port: correlation_Pipeline_VITIS_LOOP_41_1_loop_3 : data | {1 2 }
	Port: correlation_Pipeline_VITIS_LOOP_41_1_loop_3 : m | {1 2 }
	Port: correlation_Pipeline_VITIS_LOOP_41_1_loop_3 : s | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln41 : 1
		store_ln43 : 1
		indvar_flatten_load : 1
		icmp_ln41 : 2
		add_ln41 : 2
		br_ln41 : 3
		j_1_load : 1
		i_load : 1
		icmp_ln43 : 2
		select_ln41 : 3
		add_ln41_1 : 2
		select_ln41_1 : 3
		trunc_ln41 : 4
		zext_ln43 : 4
		zext_ln43_1 : 4
		add_ln44 : 5
		zext_ln45 : 6
		data_addr_32 : 7
		data_load_32 : 8
		m_addr : 5
		m_load : 6
		add_ln43 : 4
		store_ln41 : 3
		store_ln41 : 4
		store_ln43 : 5
	State 2
		s_load : 1
	State 3
		d_32 : 1
	State 4
		mul4 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_101      |    2    |   205   |   219   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_105      |    3    |   143   |    78   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln41_fu_138   |    0    |    0    |    18   |
|    add   |   add_ln41_1_fu_164  |    0    |    0    |    18   |
|          |    add_ln44_fu_191   |    0    |    0    |    17   |
|          |    add_ln43_fu_202   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln41_fu_132   |    0    |    0    |    18   |
|          |   icmp_ln43_fu_150   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln41_fu_156  |    0    |    0    |    6    |
|          | select_ln41_1_fu_170 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   fdiv   |      grp_fu_110      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln41_fu_178  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln43_fu_182   |    0    |    0    |    0    |
|   zext   |  zext_ln43_1_fu_187  |    0    |    0    |    0    |
|          |   zext_ln45_fu_197   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   411   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bitcast_ln46_reg_300 |   32   |
| bitcast_ln47_reg_310 |   32   |
|     d_32_reg_315     |   32   |
|     d_33_reg_325     |   32   |
|       d_reg_295      |   32   |
| data_addr_32_reg_269 |   10   |
| data_load_32_reg_280 |   32   |
|       i_reg_246      |   11   |
|   icmp_ln41_reg_260  |    1   |
|indvar_flatten_reg_253|   11   |
|      j_1_reg_239     |    6   |
|    m_addr_reg_275    |    5   |
|    m_load_reg_285    |   32   |
|     mul4_reg_320     |   32   |
|    s_addr_reg_290    |    5   |
|    s_load_reg_305    |   32   |
|   zext_ln43_reg_264  |   64   |
+----------------------+--------+
|         Total        |   401  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_82 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_101    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_101    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_105    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   212  ||   2.76  ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   411  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   401  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   749  |   465  |
+-----------+--------+--------+--------+--------+
