#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Mar 19 06:03:22 2021
# Process ID: 25388
# Current directory: D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.runs/design_2_assign_2_0_0_synth_1
# Command line: vivado.exe -log design_2_assign_2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_assign_2_0_0.tcl
# Log file: D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.runs/design_2_assign_2_0_0_synth_1/design_2_assign_2_0_0.vds
# Journal file: D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.runs/design_2_assign_2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_assign_2_0_0.tcl -notrace
Command: synth_design -top design_2_assign_2_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_assign_2_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_assign_2_0_0' [d:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_2/ip/design_2_assign_2_0_0/synth/design_2_assign_2_0_0.vhd:67]
INFO: [Synth 8-3491] module 'assign_2' declared at 'D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_2.vhd:35' bound to instance 'U0' of component 'assign_2' [d:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_2/ip/design_2_assign_2_0_0/synth/design_2_assign_2_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'assign_2' [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_2.vhd:47]
INFO: [Synth 8-638] synthesizing module 'duty_cycle' [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
	Parameter cDuty bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'duty_cycle' (1#1) [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
INFO: [Synth 8-638] synthesizing module 'duty_cycle__parameterized0' [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
	Parameter cDuty bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'duty_cycle__parameterized0' (1#1) [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
INFO: [Synth 8-638] synthesizing module 'duty_cycle__parameterized1' [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
	Parameter cDuty bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'duty_cycle__parameterized1' (1#1) [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
INFO: [Synth 8-638] synthesizing module 'duty_cycle__parameterized2' [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
	Parameter cDuty bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'duty_cycle__parameterized2' (1#1) [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/duty_cycle.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'assign_2' (2#1) [D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_2_assign_2_0_0' (3#1) [d:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_2/ip/design_2_assign_2_0_0/synth/design_2_assign_2_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.656 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 4     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1015.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1016.688 ; gain = 1.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT2 |     4|
|3     |LUT3 |     5|
|4     |LUT4 |    14|
|5     |LUT5 |     9|
|6     |LUT6 |     6|
|7     |FDRE |    32|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.586 ; gain = 5.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1021.586 ; gain = 5.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1021.586 ; gain = 5.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1033.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1042.355 ; gain = 26.699
INFO: [Common 17-1381] The checkpoint 'D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.runs/design_2_assign_2_0_0_synth_1/design_2_assign_2_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/study/digital_system/vhdl_studies/DS_lab2/DS_lab2.runs/design_2_assign_2_0_0_synth_1/design_2_assign_2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_assign_2_0_0_utilization_synth.rpt -pb design_2_assign_2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 19 06:03:59 2021...
