

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lprd_1'
================================================================
* Date:           Fri Feb 21 05:29:30 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2048|     2048|        33|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 32, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lprd_2"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i"   --->   Operation 44 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_2"   --->   Operation 45 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_2, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:13]   --->   Operation 47 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 48 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln13 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:13]   --->   Operation 49 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %lp2.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:13]   --->   Operation 50 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i_2"   --->   Operation 51 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i12 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 53 'zext' 'zext_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 54 'getelementptr' 'A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln19 = or i12 %tmp, i12 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 55 'or' 'or_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i12 %or_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 56 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 57 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x1_addr = getelementptr i32 %x1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:14]   --->   Operation 58 'getelementptr' 'x1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%x1_load = load i6 %x1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:14]   --->   Operation 59 'load' 'x1_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%x2_addr = getelementptr i32 %x2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:15]   --->   Operation 60 'getelementptr' 'x2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%x2_load = load i6 %x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:15]   --->   Operation 61 'load' 'x2_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%y1_addr = getelementptr i32 %y1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:16]   --->   Operation 62 'getelementptr' 'y1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.69ns)   --->   "%y1_load = load i6 %y1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:16]   --->   Operation 63 'load' 'y1_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%y2_addr = getelementptr i32 %y2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:17]   --->   Operation 64 'getelementptr' 'y2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.69ns)   --->   "%y2_load = load i6 %y2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:17]   --->   Operation 65 'load' 'y2_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 66 [2/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 66 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 67 [2/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 67 'load' 'A_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:13]   --->   Operation 68 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 591 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln19_1 = or i12 %tmp, i12 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 69 'or' 'or_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i12 %or_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 70 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 71 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln19_2 = or i12 %tmp, i12 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 72 'or' 'or_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i12 %or_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 73 'zext' 'zext_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 74 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 75 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 76 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (0.69ns)   --->   "%x1_load = load i6 %x1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:14]   --->   Operation 77 'load' 'x1_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %x1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:14]   --->   Operation 78 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%buff_x1_addr = getelementptr i32 %buff_x1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:14]   --->   Operation 79 'getelementptr' 'buff_x1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i6 %buff_x1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:14]   --->   Operation 80 'store' 'store_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 81 [1/2] (0.69ns)   --->   "%x2_load = load i6 %x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:15]   --->   Operation 81 'load' 'x2_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x2_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:15]   --->   Operation 82 'bitcast' 'bitcast_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:15]   --->   Operation 83 'getelementptr' 'buff_x2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.69ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_x2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:15]   --->   Operation 84 'store' 'store_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 85 [1/2] (0.69ns)   --->   "%y1_load = load i6 %y1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:16]   --->   Operation 85 'load' 'y1_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %y1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:16]   --->   Operation 86 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%buff_y1_addr = getelementptr i32 %buff_y1, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:16]   --->   Operation 87 'getelementptr' 'buff_y1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.69ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i6 %buff_y1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:16]   --->   Operation 88 'store' 'store_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 89 [1/2] (0.69ns)   --->   "%y2_load = load i6 %y2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:17]   --->   Operation 89 'load' 'y2_load' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %y2_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:17]   --->   Operation 90 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %i_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:17]   --->   Operation 91 'getelementptr' 'buff_y2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.69ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i6 %buff_y2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:17]   --->   Operation 92 'store' 'store_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 93 [1/2] (1.64ns)   --->   "%A_load = load i12 %A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 93 'load' 'A_load' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %A_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 94 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19, i12 %buff_A_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 95 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 96 [1/2] (1.64ns)   --->   "%A_load_1 = load i12 %A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 96 'load' 'A_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %A_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 97 'bitcast' 'bitcast_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_1, i12 %buff_A_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 98 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 99 [2/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 99 'load' 'A_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 100 [2/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 100 'load' 'A_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln19_3 = or i12 %tmp, i12 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 101 'or' 'or_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i12 %or_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 102 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 103 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln19_4 = or i12 %tmp, i12 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 104 'or' 'or_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i12 %or_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 105 'zext' 'zext_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 106 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%buff_A_addr_2 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 107 'getelementptr' 'buff_A_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%buff_A_addr_3 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 108 'getelementptr' 'buff_A_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 109 [1/2] (1.64ns)   --->   "%A_load_2 = load i12 %A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 109 'load' 'A_load_2' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %A_load_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 110 'bitcast' 'bitcast_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_2, i12 %buff_A_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 111 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 112 [1/2] (1.64ns)   --->   "%A_load_3 = load i12 %A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 112 'load' 'A_load_3' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %A_load_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 113 'bitcast' 'bitcast_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_3, i12 %buff_A_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 114 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 115 [2/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 115 'load' 'A_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 116 [2/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 116 'load' 'A_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln19_5 = or i12 %tmp, i12 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 117 'or' 'or_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i12 %or_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 118 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 119 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln19_6 = or i12 %tmp, i12 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 120 'or' 'or_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln19_7 = zext i12 %or_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 121 'zext' 'zext_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 122 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%buff_A_addr_4 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 123 'getelementptr' 'buff_A_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%buff_A_addr_5 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 124 'getelementptr' 'buff_A_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 125 [1/2] (1.64ns)   --->   "%A_load_4 = load i12 %A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 125 'load' 'A_load_4' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %A_load_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 126 'bitcast' 'bitcast_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_4, i12 %buff_A_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 127 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 128 [1/2] (1.64ns)   --->   "%A_load_5 = load i12 %A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 128 'load' 'A_load_5' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %A_load_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 129 'bitcast' 'bitcast_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_5, i12 %buff_A_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 130 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 131 [2/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 131 'load' 'A_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 132 [2/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 132 'load' 'A_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln19_7 = or i12 %tmp, i12 8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 133 'or' 'or_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln19_8 = zext i12 %or_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 134 'zext' 'zext_ln19_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 135 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln19_8 = or i12 %tmp, i12 9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 136 'or' 'or_ln19_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln19_9 = zext i12 %or_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 137 'zext' 'zext_ln19_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 138 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%buff_A_addr_6 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 139 'getelementptr' 'buff_A_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%buff_A_addr_7 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 140 'getelementptr' 'buff_A_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 141 [1/2] (1.64ns)   --->   "%A_load_6 = load i12 %A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 141 'load' 'A_load_6' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %A_load_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 142 'bitcast' 'bitcast_ln19_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_6, i12 %buff_A_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 143 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 144 [1/2] (1.64ns)   --->   "%A_load_7 = load i12 %A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 144 'load' 'A_load_7' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i32 %A_load_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 145 'bitcast' 'bitcast_ln19_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_7, i12 %buff_A_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 146 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 147 [2/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 147 'load' 'A_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 148 [2/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 148 'load' 'A_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln19_9 = or i12 %tmp, i12 10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 149 'or' 'or_ln19_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln19_10 = zext i12 %or_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 150 'zext' 'zext_ln19_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 151 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln19_10 = or i12 %tmp, i12 11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 152 'or' 'or_ln19_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln19_11 = zext i12 %or_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 153 'zext' 'zext_ln19_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 154 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%buff_A_addr_8 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 155 'getelementptr' 'buff_A_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%buff_A_addr_9 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 156 'getelementptr' 'buff_A_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 157 [1/2] (1.64ns)   --->   "%A_load_8 = load i12 %A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 157 'load' 'A_load_8' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i32 %A_load_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 158 'bitcast' 'bitcast_ln19_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_8, i12 %buff_A_addr_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 159 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 160 [1/2] (1.64ns)   --->   "%A_load_9 = load i12 %A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 160 'load' 'A_load_9' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i32 %A_load_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 161 'bitcast' 'bitcast_ln19_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_9, i12 %buff_A_addr_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 162 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 163 [2/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 163 'load' 'A_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 164 [2/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 164 'load' 'A_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%or_ln19_11 = or i12 %tmp, i12 12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 165 'or' 'or_ln19_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln19_12 = zext i12 %or_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 166 'zext' 'zext_ln19_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 167 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln19_12 = or i12 %tmp, i12 13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 168 'or' 'or_ln19_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln19_13 = zext i12 %or_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 169 'zext' 'zext_ln19_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 170 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%buff_A_addr_10 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 171 'getelementptr' 'buff_A_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%buff_A_addr_11 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 172 'getelementptr' 'buff_A_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 173 [1/2] (1.64ns)   --->   "%A_load_10 = load i12 %A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 173 'load' 'A_load_10' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i32 %A_load_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 174 'bitcast' 'bitcast_ln19_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_10, i12 %buff_A_addr_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 175 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 176 [1/2] (1.64ns)   --->   "%A_load_11 = load i12 %A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 176 'load' 'A_load_11' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i32 %A_load_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 177 'bitcast' 'bitcast_ln19_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_11, i12 %buff_A_addr_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 178 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 179 [2/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 179 'load' 'A_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 180 [2/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 180 'load' 'A_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 3.29>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%or_ln19_13 = or i12 %tmp, i12 14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 181 'or' 'or_ln19_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln19_14 = zext i12 %or_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 182 'zext' 'zext_ln19_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 183 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln19_14 = or i12 %tmp, i12 15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 184 'or' 'or_ln19_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln19_15 = zext i12 %or_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 185 'zext' 'zext_ln19_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 186 'getelementptr' 'A_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%buff_A_addr_12 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 187 'getelementptr' 'buff_A_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%buff_A_addr_13 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 188 'getelementptr' 'buff_A_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 189 [1/2] (1.64ns)   --->   "%A_load_12 = load i12 %A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 189 'load' 'A_load_12' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i32 %A_load_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 190 'bitcast' 'bitcast_ln19_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_12, i12 %buff_A_addr_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 191 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 192 [1/2] (1.64ns)   --->   "%A_load_13 = load i12 %A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 192 'load' 'A_load_13' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i32 %A_load_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 193 'bitcast' 'bitcast_ln19_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_13, i12 %buff_A_addr_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 194 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 195 [2/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 195 'load' 'A_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 196 [2/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 196 'load' 'A_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln19_15 = or i12 %tmp, i12 16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 197 'or' 'or_ln19_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln19_16 = zext i12 %or_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 198 'zext' 'zext_ln19_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 199 'getelementptr' 'A_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln19_16 = or i12 %tmp, i12 17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 200 'or' 'or_ln19_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln19_17 = zext i12 %or_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 201 'zext' 'zext_ln19_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 202 'getelementptr' 'A_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%buff_A_addr_14 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 203 'getelementptr' 'buff_A_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%buff_A_addr_15 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 204 'getelementptr' 'buff_A_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 205 [1/2] (1.64ns)   --->   "%A_load_14 = load i12 %A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 205 'load' 'A_load_14' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i32 %A_load_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 206 'bitcast' 'bitcast_ln19_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_14, i12 %buff_A_addr_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 207 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 208 [1/2] (1.64ns)   --->   "%A_load_15 = load i12 %A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 208 'load' 'A_load_15' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i32 %A_load_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 209 'bitcast' 'bitcast_ln19_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_15, i12 %buff_A_addr_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 210 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 211 [2/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 211 'load' 'A_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 212 [2/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 212 'load' 'A_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln19_17 = or i12 %tmp, i12 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 213 'or' 'or_ln19_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln19_18 = zext i12 %or_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 214 'zext' 'zext_ln19_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 215 'getelementptr' 'A_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln19_18 = or i12 %tmp, i12 19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 216 'or' 'or_ln19_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln19_19 = zext i12 %or_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 217 'zext' 'zext_ln19_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 218 'getelementptr' 'A_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%buff_A_addr_16 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 219 'getelementptr' 'buff_A_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%buff_A_addr_17 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 220 'getelementptr' 'buff_A_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 221 [1/2] (1.64ns)   --->   "%A_load_16 = load i12 %A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 221 'load' 'A_load_16' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i32 %A_load_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 222 'bitcast' 'bitcast_ln19_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_16, i12 %buff_A_addr_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 223 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 224 [1/2] (1.64ns)   --->   "%A_load_17 = load i12 %A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 224 'load' 'A_load_17' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i32 %A_load_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 225 'bitcast' 'bitcast_ln19_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_17, i12 %buff_A_addr_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 226 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 227 [2/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 227 'load' 'A_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 228 [2/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 228 'load' 'A_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 3.29>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln19_19 = or i12 %tmp, i12 20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 229 'or' 'or_ln19_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln19_20 = zext i12 %or_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 230 'zext' 'zext_ln19_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 231 'getelementptr' 'A_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%or_ln19_20 = or i12 %tmp, i12 21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 232 'or' 'or_ln19_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln19_21 = zext i12 %or_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 233 'zext' 'zext_ln19_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 234 'getelementptr' 'A_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%buff_A_addr_18 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 235 'getelementptr' 'buff_A_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%buff_A_addr_19 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 236 'getelementptr' 'buff_A_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 237 [1/2] (1.64ns)   --->   "%A_load_18 = load i12 %A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 237 'load' 'A_load_18' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i32 %A_load_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 238 'bitcast' 'bitcast_ln19_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_18, i12 %buff_A_addr_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 239 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 240 [1/2] (1.64ns)   --->   "%A_load_19 = load i12 %A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 240 'load' 'A_load_19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i32 %A_load_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 241 'bitcast' 'bitcast_ln19_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_19, i12 %buff_A_addr_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 242 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 243 [2/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 243 'load' 'A_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 244 [2/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 244 'load' 'A_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln19_21 = or i12 %tmp, i12 22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 245 'or' 'or_ln19_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln19_22 = zext i12 %or_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 246 'zext' 'zext_ln19_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 247 'getelementptr' 'A_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln19_22 = or i12 %tmp, i12 23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 248 'or' 'or_ln19_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln19_23 = zext i12 %or_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 249 'zext' 'zext_ln19_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 250 'getelementptr' 'A_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%buff_A_addr_20 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 251 'getelementptr' 'buff_A_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%buff_A_addr_21 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 252 'getelementptr' 'buff_A_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 253 [1/2] (1.64ns)   --->   "%A_load_20 = load i12 %A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 253 'load' 'A_load_20' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i32 %A_load_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 254 'bitcast' 'bitcast_ln19_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_20, i12 %buff_A_addr_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 255 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 256 [1/2] (1.64ns)   --->   "%A_load_21 = load i12 %A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 256 'load' 'A_load_21' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i32 %A_load_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 257 'bitcast' 'bitcast_ln19_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_21, i12 %buff_A_addr_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 258 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 259 [2/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 259 'load' 'A_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 260 [2/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 260 'load' 'A_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln19_23 = or i12 %tmp, i12 24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 261 'or' 'or_ln19_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln19_24 = zext i12 %or_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 262 'zext' 'zext_ln19_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 263 'getelementptr' 'A_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%or_ln19_24 = or i12 %tmp, i12 25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 264 'or' 'or_ln19_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln19_25 = zext i12 %or_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 265 'zext' 'zext_ln19_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 266 'getelementptr' 'A_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%buff_A_addr_22 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 267 'getelementptr' 'buff_A_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%buff_A_addr_23 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 268 'getelementptr' 'buff_A_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 269 [1/2] (1.64ns)   --->   "%A_load_22 = load i12 %A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 269 'load' 'A_load_22' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i32 %A_load_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 270 'bitcast' 'bitcast_ln19_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_22, i12 %buff_A_addr_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 271 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 272 [1/2] (1.64ns)   --->   "%A_load_23 = load i12 %A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 272 'load' 'A_load_23' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i32 %A_load_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 273 'bitcast' 'bitcast_ln19_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_23, i12 %buff_A_addr_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 274 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 275 [2/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 275 'load' 'A_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 276 [2/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 276 'load' 'A_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%or_ln19_25 = or i12 %tmp, i12 26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 277 'or' 'or_ln19_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln19_26 = zext i12 %or_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 278 'zext' 'zext_ln19_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 279 'getelementptr' 'A_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln19_26 = or i12 %tmp, i12 27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 280 'or' 'or_ln19_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln19_27 = zext i12 %or_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 281 'zext' 'zext_ln19_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 282 'getelementptr' 'A_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%buff_A_addr_24 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 283 'getelementptr' 'buff_A_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%buff_A_addr_25 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 284 'getelementptr' 'buff_A_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 285 [1/2] (1.64ns)   --->   "%A_load_24 = load i12 %A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 285 'load' 'A_load_24' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i32 %A_load_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 286 'bitcast' 'bitcast_ln19_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_24, i12 %buff_A_addr_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 287 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 288 [1/2] (1.64ns)   --->   "%A_load_25 = load i12 %A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 288 'load' 'A_load_25' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i32 %A_load_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 289 'bitcast' 'bitcast_ln19_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_25, i12 %buff_A_addr_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 290 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 291 [2/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 291 'load' 'A_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 292 [2/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 292 'load' 'A_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%or_ln19_27 = or i12 %tmp, i12 28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 293 'or' 'or_ln19_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln19_28 = zext i12 %or_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 294 'zext' 'zext_ln19_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 295 'getelementptr' 'A_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%or_ln19_28 = or i12 %tmp, i12 29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 296 'or' 'or_ln19_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln19_29 = zext i12 %or_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 297 'zext' 'zext_ln19_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 298 'getelementptr' 'A_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%buff_A_addr_26 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 299 'getelementptr' 'buff_A_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (0.00ns)   --->   "%buff_A_addr_27 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 300 'getelementptr' 'buff_A_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 301 [1/2] (1.64ns)   --->   "%A_load_26 = load i12 %A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 301 'load' 'A_load_26' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i32 %A_load_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 302 'bitcast' 'bitcast_ln19_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_26, i12 %buff_A_addr_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 303 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 304 [1/2] (1.64ns)   --->   "%A_load_27 = load i12 %A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 304 'load' 'A_load_27' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i32 %A_load_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 305 'bitcast' 'bitcast_ln19_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_27, i12 %buff_A_addr_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 306 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 307 [2/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 307 'load' 'A_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 308 [2/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 308 'load' 'A_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln19_29 = or i12 %tmp, i12 30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 309 'or' 'or_ln19_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln19_30 = zext i12 %or_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 310 'zext' 'zext_ln19_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 %zext_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 311 'getelementptr' 'A_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%or_ln19_30 = or i12 %tmp, i12 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 312 'or' 'or_ln19_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln19_31 = zext i12 %or_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 313 'zext' 'zext_ln19_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 %zext_ln19_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 314 'getelementptr' 'A_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%buff_A_addr_28 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 315 'getelementptr' 'buff_A_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%buff_A_addr_29 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 316 'getelementptr' 'buff_A_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 317 [1/2] (1.64ns)   --->   "%A_load_28 = load i12 %A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 317 'load' 'A_load_28' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i32 %A_load_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 318 'bitcast' 'bitcast_ln19_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_28, i12 %buff_A_addr_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 319 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 320 [1/2] (1.64ns)   --->   "%A_load_29 = load i12 %A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 320 'load' 'A_load_29' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i32 %A_load_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 321 'bitcast' 'bitcast_ln19_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_29, i12 %buff_A_addr_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 322 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 323 [2/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 323 'load' 'A_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 324 [2/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 324 'load' 'A_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 325 [1/1] (0.00ns)   --->   "%or_ln19_31 = or i12 %tmp, i12 32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 325 'or' 'or_ln19_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln19_32 = zext i12 %or_ln19_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 326 'zext' 'zext_ln19_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 %zext_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 327 'getelementptr' 'A_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln19_32 = or i12 %tmp, i12 33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 328 'or' 'or_ln19_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln19_33 = zext i12 %or_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 329 'zext' 'zext_ln19_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 330 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 %zext_ln19_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 330 'getelementptr' 'A_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%buff_A_addr_30 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 331 'getelementptr' 'buff_A_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 332 [1/1] (0.00ns)   --->   "%buff_A_addr_31 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 332 'getelementptr' 'buff_A_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 333 [1/2] (1.64ns)   --->   "%A_load_30 = load i12 %A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 333 'load' 'A_load_30' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i32 %A_load_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 334 'bitcast' 'bitcast_ln19_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 335 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_30, i12 %buff_A_addr_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 335 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 336 [1/2] (1.64ns)   --->   "%A_load_31 = load i12 %A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 336 'load' 'A_load_31' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i32 %A_load_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 337 'bitcast' 'bitcast_ln19_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 338 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_31, i12 %buff_A_addr_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 338 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 339 [2/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 339 'load' 'A_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 340 [2/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 340 'load' 'A_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln19_33 = or i12 %tmp, i12 34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 341 'or' 'or_ln19_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln19_34 = zext i12 %or_ln19_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 342 'zext' 'zext_ln19_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 343 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 %zext_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 343 'getelementptr' 'A_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln19_34 = or i12 %tmp, i12 35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 344 'or' 'or_ln19_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln19_35 = zext i12 %or_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 345 'zext' 'zext_ln19_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 %zext_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 346 'getelementptr' 'A_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (0.00ns)   --->   "%buff_A_addr_32 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 347 'getelementptr' 'buff_A_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 348 [1/1] (0.00ns)   --->   "%buff_A_addr_33 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 348 'getelementptr' 'buff_A_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 349 [1/2] (1.64ns)   --->   "%A_load_32 = load i12 %A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 349 'load' 'A_load_32' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln19_32 = bitcast i32 %A_load_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 350 'bitcast' 'bitcast_ln19_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 351 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_32, i12 %buff_A_addr_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 351 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 352 [1/2] (1.64ns)   --->   "%A_load_33 = load i12 %A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 352 'load' 'A_load_33' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln19_33 = bitcast i32 %A_load_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 353 'bitcast' 'bitcast_ln19_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 354 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_33, i12 %buff_A_addr_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 354 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 355 [2/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 355 'load' 'A_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 356 [2/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 356 'load' 'A_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 3.29>
ST_19 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln19_35 = or i12 %tmp, i12 36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 357 'or' 'or_ln19_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln19_36 = zext i12 %or_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 358 'zext' 'zext_ln19_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 %zext_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 359 'getelementptr' 'A_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln19_36 = or i12 %tmp, i12 37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 360 'or' 'or_ln19_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln19_37 = zext i12 %or_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 361 'zext' 'zext_ln19_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 362 [1/1] (0.00ns)   --->   "%A_addr_37 = getelementptr i32 %A, i64 0, i64 %zext_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 362 'getelementptr' 'A_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 363 [1/1] (0.00ns)   --->   "%buff_A_addr_34 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 363 'getelementptr' 'buff_A_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 364 [1/1] (0.00ns)   --->   "%buff_A_addr_35 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 364 'getelementptr' 'buff_A_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 365 [1/2] (1.64ns)   --->   "%A_load_34 = load i12 %A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 365 'load' 'A_load_34' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln19_34 = bitcast i32 %A_load_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 366 'bitcast' 'bitcast_ln19_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_34, i12 %buff_A_addr_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 367 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 368 [1/2] (1.64ns)   --->   "%A_load_35 = load i12 %A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 368 'load' 'A_load_35' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln19_35 = bitcast i32 %A_load_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 369 'bitcast' 'bitcast_ln19_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 370 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_35, i12 %buff_A_addr_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 370 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 371 [2/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 371 'load' 'A_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 372 [2/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 372 'load' 'A_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 3.29>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln19_37 = or i12 %tmp, i12 38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 373 'or' 'or_ln19_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln19_38 = zext i12 %or_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 374 'zext' 'zext_ln19_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 375 [1/1] (0.00ns)   --->   "%A_addr_38 = getelementptr i32 %A, i64 0, i64 %zext_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 375 'getelementptr' 'A_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln19_38 = or i12 %tmp, i12 39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 376 'or' 'or_ln19_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln19_39 = zext i12 %or_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 377 'zext' 'zext_ln19_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%A_addr_39 = getelementptr i32 %A, i64 0, i64 %zext_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 378 'getelementptr' 'A_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.00ns)   --->   "%buff_A_addr_36 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 379 'getelementptr' 'buff_A_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 380 [1/1] (0.00ns)   --->   "%buff_A_addr_37 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 380 'getelementptr' 'buff_A_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 381 [1/2] (1.64ns)   --->   "%A_load_36 = load i12 %A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 381 'load' 'A_load_36' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln19_36 = bitcast i32 %A_load_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 382 'bitcast' 'bitcast_ln19_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 383 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_36, i12 %buff_A_addr_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 383 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 384 [1/2] (1.64ns)   --->   "%A_load_37 = load i12 %A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 384 'load' 'A_load_37' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln19_37 = bitcast i32 %A_load_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 385 'bitcast' 'bitcast_ln19_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 386 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_37, i12 %buff_A_addr_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 386 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 387 [2/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 387 'load' 'A_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 388 [2/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 388 'load' 'A_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 3.29>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln19_39 = or i12 %tmp, i12 40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 389 'or' 'or_ln19_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln19_40 = zext i12 %or_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 390 'zext' 'zext_ln19_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%A_addr_40 = getelementptr i32 %A, i64 0, i64 %zext_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 391 'getelementptr' 'A_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln19_40 = or i12 %tmp, i12 41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 392 'or' 'or_ln19_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln19_41 = zext i12 %or_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 393 'zext' 'zext_ln19_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns)   --->   "%A_addr_41 = getelementptr i32 %A, i64 0, i64 %zext_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 394 'getelementptr' 'A_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (0.00ns)   --->   "%buff_A_addr_38 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 395 'getelementptr' 'buff_A_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%buff_A_addr_39 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 396 'getelementptr' 'buff_A_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 397 [1/2] (1.64ns)   --->   "%A_load_38 = load i12 %A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 397 'load' 'A_load_38' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln19_38 = bitcast i32 %A_load_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 398 'bitcast' 'bitcast_ln19_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 399 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_38, i12 %buff_A_addr_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 399 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 400 [1/2] (1.64ns)   --->   "%A_load_39 = load i12 %A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 400 'load' 'A_load_39' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln19_39 = bitcast i32 %A_load_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 401 'bitcast' 'bitcast_ln19_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 402 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_39, i12 %buff_A_addr_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 402 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 403 [2/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 403 'load' 'A_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 404 [2/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 404 'load' 'A_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 3.29>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln19_41 = or i12 %tmp, i12 42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 405 'or' 'or_ln19_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln19_42 = zext i12 %or_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 406 'zext' 'zext_ln19_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%A_addr_42 = getelementptr i32 %A, i64 0, i64 %zext_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 407 'getelementptr' 'A_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln19_42 = or i12 %tmp, i12 43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 408 'or' 'or_ln19_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln19_43 = zext i12 %or_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 409 'zext' 'zext_ln19_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (0.00ns)   --->   "%A_addr_43 = getelementptr i32 %A, i64 0, i64 %zext_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 410 'getelementptr' 'A_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%buff_A_addr_40 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 411 'getelementptr' 'buff_A_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%buff_A_addr_41 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 412 'getelementptr' 'buff_A_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 413 [1/2] (1.64ns)   --->   "%A_load_40 = load i12 %A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 413 'load' 'A_load_40' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln19_40 = bitcast i32 %A_load_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 414 'bitcast' 'bitcast_ln19_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 415 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_40, i12 %buff_A_addr_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 415 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 416 [1/2] (1.64ns)   --->   "%A_load_41 = load i12 %A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 416 'load' 'A_load_41' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln19_41 = bitcast i32 %A_load_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 417 'bitcast' 'bitcast_ln19_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 418 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_41, i12 %buff_A_addr_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 418 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 419 [2/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 419 'load' 'A_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 420 [2/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 420 'load' 'A_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 3.29>
ST_23 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln19_43 = or i12 %tmp, i12 44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 421 'or' 'or_ln19_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln19_44 = zext i12 %or_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 422 'zext' 'zext_ln19_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 423 [1/1] (0.00ns)   --->   "%A_addr_44 = getelementptr i32 %A, i64 0, i64 %zext_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 423 'getelementptr' 'A_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln19_44 = or i12 %tmp, i12 45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 424 'or' 'or_ln19_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln19_45 = zext i12 %or_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 425 'zext' 'zext_ln19_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%A_addr_45 = getelementptr i32 %A, i64 0, i64 %zext_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 426 'getelementptr' 'A_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%buff_A_addr_42 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 427 'getelementptr' 'buff_A_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "%buff_A_addr_43 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 428 'getelementptr' 'buff_A_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 429 [1/2] (1.64ns)   --->   "%A_load_42 = load i12 %A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 429 'load' 'A_load_42' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln19_42 = bitcast i32 %A_load_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 430 'bitcast' 'bitcast_ln19_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 431 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_42, i12 %buff_A_addr_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 431 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 432 [1/2] (1.64ns)   --->   "%A_load_43 = load i12 %A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 432 'load' 'A_load_43' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln19_43 = bitcast i32 %A_load_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 433 'bitcast' 'bitcast_ln19_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_43, i12 %buff_A_addr_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 434 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 435 [2/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 435 'load' 'A_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 436 [2/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 436 'load' 'A_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 3.29>
ST_24 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln19_45 = or i12 %tmp, i12 46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 437 'or' 'or_ln19_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln19_46 = zext i12 %or_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 438 'zext' 'zext_ln19_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 439 [1/1] (0.00ns)   --->   "%A_addr_46 = getelementptr i32 %A, i64 0, i64 %zext_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 439 'getelementptr' 'A_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln19_46 = or i12 %tmp, i12 47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 440 'or' 'or_ln19_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln19_47 = zext i12 %or_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 441 'zext' 'zext_ln19_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%A_addr_47 = getelementptr i32 %A, i64 0, i64 %zext_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 442 'getelementptr' 'A_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (0.00ns)   --->   "%buff_A_addr_44 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 443 'getelementptr' 'buff_A_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%buff_A_addr_45 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 444 'getelementptr' 'buff_A_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 445 [1/2] (1.64ns)   --->   "%A_load_44 = load i12 %A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 445 'load' 'A_load_44' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln19_44 = bitcast i32 %A_load_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 446 'bitcast' 'bitcast_ln19_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_44, i12 %buff_A_addr_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 447 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 448 [1/2] (1.64ns)   --->   "%A_load_45 = load i12 %A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 448 'load' 'A_load_45' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln19_45 = bitcast i32 %A_load_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 449 'bitcast' 'bitcast_ln19_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_45, i12 %buff_A_addr_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 450 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 451 [2/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 451 'load' 'A_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 452 [2/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 452 'load' 'A_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 3.29>
ST_25 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln19_47 = or i12 %tmp, i12 48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 453 'or' 'or_ln19_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln19_48 = zext i12 %or_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 454 'zext' 'zext_ln19_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 455 [1/1] (0.00ns)   --->   "%A_addr_48 = getelementptr i32 %A, i64 0, i64 %zext_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 455 'getelementptr' 'A_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln19_48 = or i12 %tmp, i12 49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 456 'or' 'or_ln19_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln19_49 = zext i12 %or_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 457 'zext' 'zext_ln19_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 458 [1/1] (0.00ns)   --->   "%A_addr_49 = getelementptr i32 %A, i64 0, i64 %zext_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 458 'getelementptr' 'A_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 459 [1/1] (0.00ns)   --->   "%buff_A_addr_46 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 459 'getelementptr' 'buff_A_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "%buff_A_addr_47 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 460 'getelementptr' 'buff_A_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 461 [1/2] (1.64ns)   --->   "%A_load_46 = load i12 %A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 461 'load' 'A_load_46' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln19_46 = bitcast i32 %A_load_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 462 'bitcast' 'bitcast_ln19_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_46, i12 %buff_A_addr_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 463 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 464 [1/2] (1.64ns)   --->   "%A_load_47 = load i12 %A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 464 'load' 'A_load_47' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln19_47 = bitcast i32 %A_load_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 465 'bitcast' 'bitcast_ln19_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_47, i12 %buff_A_addr_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 466 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 467 [2/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 467 'load' 'A_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 468 [2/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 468 'load' 'A_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 3.29>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%or_ln19_49 = or i12 %tmp, i12 50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 469 'or' 'or_ln19_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln19_50 = zext i12 %or_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 470 'zext' 'zext_ln19_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 471 [1/1] (0.00ns)   --->   "%A_addr_50 = getelementptr i32 %A, i64 0, i64 %zext_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 471 'getelementptr' 'A_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 472 [1/1] (0.00ns)   --->   "%or_ln19_50 = or i12 %tmp, i12 51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 472 'or' 'or_ln19_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln19_51 = zext i12 %or_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 473 'zext' 'zext_ln19_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 474 [1/1] (0.00ns)   --->   "%A_addr_51 = getelementptr i32 %A, i64 0, i64 %zext_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 474 'getelementptr' 'A_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 475 [1/1] (0.00ns)   --->   "%buff_A_addr_48 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 475 'getelementptr' 'buff_A_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%buff_A_addr_49 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 476 'getelementptr' 'buff_A_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 477 [1/2] (1.64ns)   --->   "%A_load_48 = load i12 %A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 477 'load' 'A_load_48' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln19_48 = bitcast i32 %A_load_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 478 'bitcast' 'bitcast_ln19_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 479 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_48, i12 %buff_A_addr_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 479 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 480 [1/2] (1.64ns)   --->   "%A_load_49 = load i12 %A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 480 'load' 'A_load_49' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln19_49 = bitcast i32 %A_load_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 481 'bitcast' 'bitcast_ln19_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 482 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_49, i12 %buff_A_addr_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 482 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 483 [2/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 483 'load' 'A_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 484 [2/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 484 'load' 'A_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 3.29>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln19_51 = or i12 %tmp, i12 52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 485 'or' 'or_ln19_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln19_52 = zext i12 %or_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 486 'zext' 'zext_ln19_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 487 [1/1] (0.00ns)   --->   "%A_addr_52 = getelementptr i32 %A, i64 0, i64 %zext_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 487 'getelementptr' 'A_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln19_52 = or i12 %tmp, i12 53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 488 'or' 'or_ln19_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln19_53 = zext i12 %or_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 489 'zext' 'zext_ln19_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 490 [1/1] (0.00ns)   --->   "%A_addr_53 = getelementptr i32 %A, i64 0, i64 %zext_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 490 'getelementptr' 'A_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 491 [1/1] (0.00ns)   --->   "%buff_A_addr_50 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 491 'getelementptr' 'buff_A_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 492 [1/1] (0.00ns)   --->   "%buff_A_addr_51 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 492 'getelementptr' 'buff_A_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 493 [1/2] (1.64ns)   --->   "%A_load_50 = load i12 %A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 493 'load' 'A_load_50' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln19_50 = bitcast i32 %A_load_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 494 'bitcast' 'bitcast_ln19_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 495 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_50, i12 %buff_A_addr_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 495 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 496 [1/2] (1.64ns)   --->   "%A_load_51 = load i12 %A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 496 'load' 'A_load_51' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln19_51 = bitcast i32 %A_load_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 497 'bitcast' 'bitcast_ln19_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 498 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_51, i12 %buff_A_addr_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 498 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 499 [2/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 499 'load' 'A_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 500 [2/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 500 'load' 'A_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 3.29>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%or_ln19_53 = or i12 %tmp, i12 54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 501 'or' 'or_ln19_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln19_54 = zext i12 %or_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 502 'zext' 'zext_ln19_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (0.00ns)   --->   "%A_addr_54 = getelementptr i32 %A, i64 0, i64 %zext_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 503 'getelementptr' 'A_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln19_54 = or i12 %tmp, i12 55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 504 'or' 'or_ln19_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln19_55 = zext i12 %or_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 505 'zext' 'zext_ln19_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns)   --->   "%A_addr_55 = getelementptr i32 %A, i64 0, i64 %zext_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 506 'getelementptr' 'A_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 507 [1/1] (0.00ns)   --->   "%buff_A_addr_52 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 507 'getelementptr' 'buff_A_addr_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 508 [1/1] (0.00ns)   --->   "%buff_A_addr_53 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 508 'getelementptr' 'buff_A_addr_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 509 [1/2] (1.64ns)   --->   "%A_load_52 = load i12 %A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 509 'load' 'A_load_52' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 510 [1/1] (0.00ns)   --->   "%bitcast_ln19_52 = bitcast i32 %A_load_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 510 'bitcast' 'bitcast_ln19_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 511 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_52, i12 %buff_A_addr_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 511 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 512 [1/2] (1.64ns)   --->   "%A_load_53 = load i12 %A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 512 'load' 'A_load_53' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln19_53 = bitcast i32 %A_load_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 513 'bitcast' 'bitcast_ln19_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 514 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_53, i12 %buff_A_addr_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 514 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 515 [2/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 515 'load' 'A_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_28 : Operation 516 [2/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 516 'load' 'A_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 3.29>
ST_29 : Operation 517 [1/1] (0.00ns)   --->   "%or_ln19_55 = or i12 %tmp, i12 56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 517 'or' 'or_ln19_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln19_56 = zext i12 %or_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 518 'zext' 'zext_ln19_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%A_addr_56 = getelementptr i32 %A, i64 0, i64 %zext_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 519 'getelementptr' 'A_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 520 [1/1] (0.00ns)   --->   "%or_ln19_56 = or i12 %tmp, i12 57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 520 'or' 'or_ln19_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln19_57 = zext i12 %or_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 521 'zext' 'zext_ln19_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 522 [1/1] (0.00ns)   --->   "%A_addr_57 = getelementptr i32 %A, i64 0, i64 %zext_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 522 'getelementptr' 'A_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 523 [1/1] (0.00ns)   --->   "%buff_A_addr_54 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 523 'getelementptr' 'buff_A_addr_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 524 [1/1] (0.00ns)   --->   "%buff_A_addr_55 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 524 'getelementptr' 'buff_A_addr_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 525 [1/2] (1.64ns)   --->   "%A_load_54 = load i12 %A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 525 'load' 'A_load_54' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 526 [1/1] (0.00ns)   --->   "%bitcast_ln19_54 = bitcast i32 %A_load_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 526 'bitcast' 'bitcast_ln19_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 527 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_54, i12 %buff_A_addr_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 527 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 528 [1/2] (1.64ns)   --->   "%A_load_55 = load i12 %A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 528 'load' 'A_load_55' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 529 [1/1] (0.00ns)   --->   "%bitcast_ln19_55 = bitcast i32 %A_load_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 529 'bitcast' 'bitcast_ln19_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 530 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_55, i12 %buff_A_addr_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 530 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 531 [2/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 531 'load' 'A_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 532 [2/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 532 'load' 'A_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 3.29>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln19_57 = or i12 %tmp, i12 58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 533 'or' 'or_ln19_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln19_58 = zext i12 %or_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 534 'zext' 'zext_ln19_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%A_addr_58 = getelementptr i32 %A, i64 0, i64 %zext_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 535 'getelementptr' 'A_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (0.00ns)   --->   "%or_ln19_58 = or i12 %tmp, i12 59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 536 'or' 'or_ln19_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln19_59 = zext i12 %or_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 537 'zext' 'zext_ln19_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%A_addr_59 = getelementptr i32 %A, i64 0, i64 %zext_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 538 'getelementptr' 'A_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 539 [1/1] (0.00ns)   --->   "%buff_A_addr_56 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 539 'getelementptr' 'buff_A_addr_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 540 [1/1] (0.00ns)   --->   "%buff_A_addr_57 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 540 'getelementptr' 'buff_A_addr_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 541 [1/2] (1.64ns)   --->   "%A_load_56 = load i12 %A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 541 'load' 'A_load_56' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln19_56 = bitcast i32 %A_load_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 542 'bitcast' 'bitcast_ln19_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 543 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_56, i12 %buff_A_addr_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 543 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 544 [1/2] (1.64ns)   --->   "%A_load_57 = load i12 %A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 544 'load' 'A_load_57' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln19_57 = bitcast i32 %A_load_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 545 'bitcast' 'bitcast_ln19_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 546 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_57, i12 %buff_A_addr_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 546 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 547 [2/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 547 'load' 'A_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 548 [2/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 548 'load' 'A_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 3.29>
ST_31 : Operation 549 [1/1] (0.00ns)   --->   "%or_ln19_59 = or i12 %tmp, i12 60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 549 'or' 'or_ln19_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln19_60 = zext i12 %or_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 550 'zext' 'zext_ln19_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 551 [1/1] (0.00ns)   --->   "%A_addr_60 = getelementptr i32 %A, i64 0, i64 %zext_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 551 'getelementptr' 'A_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%or_ln19_60 = or i12 %tmp, i12 61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 552 'or' 'or_ln19_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln19_61 = zext i12 %or_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 553 'zext' 'zext_ln19_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%A_addr_61 = getelementptr i32 %A, i64 0, i64 %zext_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 554 'getelementptr' 'A_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 555 [1/1] (0.00ns)   --->   "%buff_A_addr_58 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 555 'getelementptr' 'buff_A_addr_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%buff_A_addr_59 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 556 'getelementptr' 'buff_A_addr_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 557 [1/2] (1.64ns)   --->   "%A_load_58 = load i12 %A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 557 'load' 'A_load_58' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln19_58 = bitcast i32 %A_load_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 558 'bitcast' 'bitcast_ln19_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 559 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_58, i12 %buff_A_addr_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 559 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 560 [1/2] (1.64ns)   --->   "%A_load_59 = load i12 %A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 560 'load' 'A_load_59' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 561 [1/1] (0.00ns)   --->   "%bitcast_ln19_59 = bitcast i32 %A_load_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 561 'bitcast' 'bitcast_ln19_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 562 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_59, i12 %buff_A_addr_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 562 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 563 [2/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 563 'load' 'A_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 564 [2/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 564 'load' 'A_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 3.29>
ST_32 : Operation 565 [1/1] (0.00ns)   --->   "%or_ln19_61 = or i12 %tmp, i12 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 565 'or' 'or_ln19_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln19_62 = zext i12 %or_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 566 'zext' 'zext_ln19_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 567 [1/1] (0.00ns)   --->   "%A_addr_62 = getelementptr i32 %A, i64 0, i64 %zext_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 567 'getelementptr' 'A_addr_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln19_62 = or i12 %tmp, i12 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 568 'or' 'or_ln19_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln19_63 = zext i12 %or_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 569 'zext' 'zext_ln19_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 570 [1/1] (0.00ns)   --->   "%A_addr_63 = getelementptr i32 %A, i64 0, i64 %zext_ln19_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 570 'getelementptr' 'A_addr_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 571 [1/1] (0.00ns)   --->   "%buff_A_addr_60 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 571 'getelementptr' 'buff_A_addr_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 572 [1/1] (0.00ns)   --->   "%buff_A_addr_61 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 572 'getelementptr' 'buff_A_addr_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 573 [1/2] (1.64ns)   --->   "%A_load_60 = load i12 %A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 573 'load' 'A_load_60' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 574 [1/1] (0.00ns)   --->   "%bitcast_ln19_60 = bitcast i32 %A_load_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 574 'bitcast' 'bitcast_ln19_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 575 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_60, i12 %buff_A_addr_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 575 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 576 [1/2] (1.64ns)   --->   "%A_load_61 = load i12 %A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 576 'load' 'A_load_61' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln19_61 = bitcast i32 %A_load_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 577 'bitcast' 'bitcast_ln19_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_32 : Operation 578 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_61, i12 %buff_A_addr_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 578 'store' 'store_ln19' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 579 [2/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 579 'load' 'A_load_62' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 580 [2/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 580 'load' 'A_load_63' <Predicate = (!icmp_ln13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 3.29>
ST_33 : Operation 581 [1/1] (0.00ns)   --->   "%buff_A_addr_62 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 581 'getelementptr' 'buff_A_addr_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 582 [1/1] (0.00ns)   --->   "%buff_A_addr_63 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln19_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 582 'getelementptr' 'buff_A_addr_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 583 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:6]   --->   Operation 583 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 584 [1/2] (1.64ns)   --->   "%A_load_62 = load i12 %A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 584 'load' 'A_load_62' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 585 [1/1] (0.00ns)   --->   "%bitcast_ln19_62 = bitcast i32 %A_load_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 585 'bitcast' 'bitcast_ln19_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 586 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_62, i12 %buff_A_addr_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 586 'store' 'store_ln19' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 587 [1/2] (1.64ns)   --->   "%A_load_63 = load i12 %A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 587 'load' 'A_load_63' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 588 [1/1] (0.00ns)   --->   "%bitcast_ln19_63 = bitcast i32 %A_load_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 588 'bitcast' 'bitcast_ln19_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 589 [1/1] (1.64ns)   --->   "%store_ln19 = store i32 %bitcast_ln19_63, i12 %buff_A_addr_63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19]   --->   Operation 589 'store' 'store_ln19' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:13]   --->   Operation 590 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i') on local variable 'i' [20]  (0 ns)
	'getelementptr' operation ('A_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) [31]  (0 ns)
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [306]  (1.65 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [306]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [308]  (1.65 ns)

 <State 3>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [312]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [314]  (1.65 ns)

 <State 4>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [318]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [320]  (1.65 ns)

 <State 5>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [324]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [326]  (1.65 ns)

 <State 6>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [330]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [332]  (1.65 ns)

 <State 7>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [336]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [338]  (1.65 ns)

 <State 8>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [342]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [344]  (1.65 ns)

 <State 9>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [348]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [350]  (1.65 ns)

 <State 10>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [354]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [356]  (1.65 ns)

 <State 11>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [360]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [362]  (1.65 ns)

 <State 12>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [366]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [368]  (1.65 ns)

 <State 13>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [372]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [374]  (1.65 ns)

 <State 14>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [378]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [380]  (1.65 ns)

 <State 15>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [384]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [386]  (1.65 ns)

 <State 16>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [390]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [392]  (1.65 ns)

 <State 17>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [396]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [398]  (1.65 ns)

 <State 18>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [402]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [404]  (1.65 ns)

 <State 19>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [408]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [410]  (1.65 ns)

 <State 20>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [414]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [416]  (1.65 ns)

 <State 21>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [420]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [422]  (1.65 ns)

 <State 22>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [426]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [428]  (1.65 ns)

 <State 23>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [432]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [434]  (1.65 ns)

 <State 24>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [438]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [440]  (1.65 ns)

 <State 25>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [444]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [446]  (1.65 ns)

 <State 26>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [450]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [452]  (1.65 ns)

 <State 27>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [456]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [458]  (1.65 ns)

 <State 28>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [462]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [464]  (1.65 ns)

 <State 29>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [468]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [470]  (1.65 ns)

 <State 30>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [474]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [476]  (1.65 ns)

 <State 31>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [480]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [482]  (1.65 ns)

 <State 32>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [486]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [488]  (1.65 ns)

 <State 33>: 3.29ns
The critical path consists of the following:
	'load' operation ('A_load_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) on array 'A' [492]  (1.65 ns)
	'store' operation ('store_ln19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19) of variable 'bitcast_ln19_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/mvt/mvt.c:19 on array 'buff_A' [494]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
