{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476911032412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476911032414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 17:03:52 2016 " "Processing started: Wed Oct 19 17:03:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476911032414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476911032414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4-BitAdderSub -c 4-BitAdderSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4-BitAdderSub -c 4-BitAdderSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476911032414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1476911032847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476911033563 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476911033563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476911033563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AdderSubtracter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AdderSubtracter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSubtracter-Behavior " "Found design unit 1: AdderSubtracter-Behavior" {  } { { "AdderSubtracter.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/AdderSubtracter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476911033586 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtracter " "Found entity 1: AdderSubtracter" {  } { { "AdderSubtracter.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/AdderSubtracter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476911033586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476911033586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder4 " "Elaborating entity \"adder4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476911033766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum adder4.vhd(23) " "VHDL Process Statement warning at adder4.vhd(23): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1476911033769 "|adder4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum adder4.vhd(24) " "VHDL Process Statement warning at adder4.vhd(24): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1476911033769 "|adder4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum adder4.vhd(25) " "VHDL Process Statement warning at adder4.vhd(25): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1476911033769 "|adder4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum adder4.vhd(30) " "VHDL Process Statement warning at adder4.vhd(30): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1476911033769 "|adder4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum adder4.vhd(31) " "VHDL Process Statement warning at adder4.vhd(31): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1476911033769 "|adder4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum adder4.vhd(32) " "VHDL Process Statement warning at adder4.vhd(32): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1476911033769 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[0\] adder4.vhd(41) " "Inferred latch for \"Rseg\[0\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033774 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[1\] adder4.vhd(41) " "Inferred latch for \"Rseg\[1\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033774 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[2\] adder4.vhd(41) " "Inferred latch for \"Rseg\[2\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033774 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[3\] adder4.vhd(41) " "Inferred latch for \"Rseg\[3\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033775 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[4\] adder4.vhd(41) " "Inferred latch for \"Rseg\[4\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033775 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[5\] adder4.vhd(41) " "Inferred latch for \"Rseg\[5\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033775 "|adder4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rseg\[6\] adder4.vhd(41) " "Inferred latch for \"Rseg\[6\]\" at adder4.vhd(41)" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1476911033775 "|adder4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] VCC " "Pin \"g\[1\]\" is stuck at VCC" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476911035304 "|adder4|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] VCC " "Pin \"g\[2\]\" is stuck at VCC" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476911035304 "|adder4|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] VCC " "Pin \"g\[3\]\" is stuck at VCC" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476911035304 "|adder4|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] VCC " "Pin \"g\[4\]\" is stuck at VCC" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476911035304 "|adder4|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] VCC " "Pin \"g\[5\]\" is stuck at VCC" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476911035304 "|adder4|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] VCC " "Pin \"g\[6\]\" is stuck at VCC" {  } { { "adder4.vhd" "" { Text "/home/student1/aypatel/coe328/Lab3/adder4.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1476911035304 "|adder4|g[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1476911035304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1476911035878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1476911035878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1476911036283 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1476911036283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1476911036283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1476911036283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476911036437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 17:03:56 2016 " "Processing ended: Wed Oct 19 17:03:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476911036437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476911036437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476911036437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476911036437 ""}
