# compile verilog/system verilog design source files
verilog xil_defaultlib  "design_1_wrapper_time_impl.v" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/db52" --include "../../../../project_3.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

# Do not sort compile order
nosort
