
PV System Efficiency Monitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c24c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  0800c3f0  0800c3f0  0001c3f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c8f0  0800c8f0  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800c8f0  0800c8f0  0001c8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c8f8  0800c8f8  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c8f8  0800c8f8  0001c8f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c8fc  0800c8fc  0001c8fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800c900  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  20000210  0800cb10  00020210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000570  0800cb10  00020570  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012823  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002701  00000000  00000000  00032a63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00035168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa8  00000000  00000000  00036208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199e8  00000000  00000000  000371b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001386b  00000000  00000000  00050b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a28b6  00000000  00000000  00064403  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00106cb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a98  00000000  00000000  00106d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c3d4 	.word	0x0800c3d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	0800c3d4 	.word	0x0800c3d4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	b08a      	sub	sp, #40	; 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
 8000fa8:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000faa:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8000fae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8000fb2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000fb6:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fba:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000fbc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8000fbe:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000fcc:	f107 0310 	add.w	r3, r7, #16
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 f80e 	bl	8000ff2 <Lcd_init>

	return lcd;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	461d      	mov	r5, r3
 8000fda:	f107 0410 	add.w	r4, r7, #16
 8000fde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fe0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fe2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000fe6:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000fea:	68f8      	ldr	r0, [r7, #12]
 8000fec:	3728      	adds	r7, #40	; 0x28
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bdb0      	pop	{r4, r5, r7, pc}

08000ff2 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7d9b      	ldrb	r3, [r3, #22]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10c      	bne.n	800101c <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8001002:	2133      	movs	r1, #51	; 0x33
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 f863 	bl	80010d0 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 800100a:	2132      	movs	r1, #50	; 0x32
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f000 f85f 	bl	80010d0 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8001012:	2128      	movs	r1, #40	; 0x28
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 f85b 	bl	80010d0 <lcd_write_command>
 800101a:	e003      	b.n	8001024 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 800101c:	2138      	movs	r1, #56	; 0x38
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f000 f856 	bl	80010d0 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8001024:	2101      	movs	r1, #1
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f000 f852 	bl	80010d0 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 800102c:	210c      	movs	r1, #12
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 f84e 	bl	80010d0 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8001034:	2106      	movs	r1, #6
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f000 f84a 	bl	80010d0 <lcd_write_command>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}

08001044 <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8001044:	b590      	push	{r4, r7, lr}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]

	for(uint8_t i = 0; i < strlen(string); i++)
 800104e:	2300      	movs	r3, #0
 8001050:	73fb      	strb	r3, [r7, #15]
 8001052:	e00a      	b.n	800106a <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	4413      	add	r3, r2
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 f864 	bl	800112c <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	3301      	adds	r3, #1
 8001068:	73fb      	strb	r3, [r7, #15]
 800106a:	7bfc      	ldrb	r4, [r7, #15]
 800106c:	6838      	ldr	r0, [r7, #0]
 800106e:	f7ff f8b7 	bl	80001e0 <strlen>
 8001072:	4603      	mov	r3, r0
 8001074:	429c      	cmp	r4, r3
 8001076:	d3ed      	bcc.n	8001054 <Lcd_string+0x10>
	}
}
 8001078:	bf00      	nop
 800107a:	bf00      	nop
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	bd90      	pop	{r4, r7, pc}
	...

08001084 <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	70fb      	strb	r3, [r7, #3]
 8001090:	4613      	mov	r3, r2
 8001092:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 8001094:	78fb      	ldrb	r3, [r7, #3]
 8001096:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <Lcd_cursor+0x30>)
 8001098:	5cd2      	ldrb	r2, [r2, r3]
 800109a:	78bb      	ldrb	r3, [r7, #2]
 800109c:	4413      	add	r3, r2
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	3b80      	subs	r3, #128	; 0x80
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	4619      	mov	r1, r3
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f000 f812 	bl	80010d0 <lcd_write_command>
	#endif
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	0800c4c8 	.word	0x0800c4c8

080010b8 <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 80010c0:	2101      	movs	r1, #1
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f000 f804 	bl	80010d0 <lcd_write_command>
}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}

080010d0 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6898      	ldr	r0, [r3, #8]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	899b      	ldrh	r3, [r3, #12]
 80010e4:	2200      	movs	r2, #0
 80010e6:	4619      	mov	r1, r3
 80010e8:	f004 f80a 	bl	8005100 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	7d9b      	ldrb	r3, [r3, #22]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d111      	bne.n	8001118 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80010f4:	78fb      	ldrb	r3, [r7, #3]
 80010f6:	091b      	lsrs	r3, r3, #4
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	2204      	movs	r2, #4
 80010fc:	4619      	mov	r1, r3
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f000 f842 	bl	8001188 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8001104:	78fb      	ldrb	r3, [r7, #3]
 8001106:	f003 030f 	and.w	r3, r3, #15
 800110a:	b2db      	uxtb	r3, r3
 800110c:	2204      	movs	r2, #4
 800110e:	4619      	mov	r1, r3
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f000 f839 	bl	8001188 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8001116:	e005      	b.n	8001124 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8001118:	78fb      	ldrb	r3, [r7, #3]
 800111a:	2208      	movs	r2, #8
 800111c:	4619      	mov	r1, r3
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f000 f832 	bl	8001188 <lcd_write>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <lcd_write_data>:
/**
 * Write a byte to the data register
 */

void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6898      	ldr	r0, [r3, #8]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	899b      	ldrh	r3, [r3, #12]
 8001140:	2201      	movs	r2, #1
 8001142:	4619      	mov	r1, r3
 8001144:	f003 ffdc 	bl	8005100 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	7d9b      	ldrb	r3, [r3, #22]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d111      	bne.n	8001174 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8001150:	78fb      	ldrb	r3, [r7, #3]
 8001152:	091b      	lsrs	r3, r3, #4
 8001154:	b2db      	uxtb	r3, r3
 8001156:	2204      	movs	r2, #4
 8001158:	4619      	mov	r1, r3
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f000 f814 	bl	8001188 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	f003 030f 	and.w	r3, r3, #15
 8001166:	b2db      	uxtb	r3, r3
 8001168:	2204      	movs	r2, #4
 800116a:	4619      	mov	r1, r3
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f000 f80b 	bl	8001188 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8001172:	e005      	b.n	8001180 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	2208      	movs	r2, #8
 8001178:	4619      	mov	r1, r3
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 f804 	bl	8001188 <lcd_write>
}
 8001180:	bf00      	nop
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}

08001188 <lcd_write>:
 */

uint8_t set_enable = 0;
uint32_t previous_time = 0;
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	70fb      	strb	r3, [r7, #3]
 8001194:	4613      	mov	r3, r2
 8001196:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8001198:	2300      	movs	r3, #0
 800119a:	73fb      	strb	r3, [r7, #15]
 800119c:	e019      	b.n	80011d2 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	6818      	ldr	r0, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685a      	ldr	r2, [r3, #4]
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	4413      	add	r3, r2
 80011b4:	8819      	ldrh	r1, [r3, #0]
 80011b6:	78fa      	ldrb	r2, [r7, #3]
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	fa42 f303 	asr.w	r3, r2, r3
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	f003 ff9a 	bl	8005100 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	3301      	adds	r3, #1
 80011d0:	73fb      	strb	r3, [r7, #15]
 80011d2:	7bfa      	ldrb	r2, [r7, #15]
 80011d4:	78bb      	ldrb	r3, [r7, #2]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d3e1      	bcc.n	800119e <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6918      	ldr	r0, [r3, #16]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	8a9b      	ldrh	r3, [r3, #20]
 80011e2:	2201      	movs	r2, #1
 80011e4:	4619      	mov	r1, r3
 80011e6:	f003 ff8b 	bl	8005100 <HAL_GPIO_WritePin>
	DELAY(1);
 80011ea:	2001      	movs	r0, #1
 80011ec:	f003 f832 	bl	8004254 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6918      	ldr	r0, [r3, #16]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	8a9b      	ldrh	r3, [r3, #20]
 80011f8:	2200      	movs	r2, #0
 80011fa:	4619      	mov	r1, r3
 80011fc:	f003 ff80 	bl	8005100 <HAL_GPIO_WritePin>
//        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // E = 0
//        set_enable = 1;
//        previous_time = HAL_GetTick() ;
//    }

}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <HAL_UART_RxCpltCallback>:
uint16_t get_calibrated_power(uint16_t lux_measured, uint16_t panel_temper, uint16_t p_measured) ;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]

	g_system_config[g_byte_count] = char_rcvd[0] ;
 8001210:	4b14      	ldr	r3, [pc, #80]	; (8001264 <HAL_UART_RxCpltCallback+0x5c>)
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	461a      	mov	r2, r3
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <HAL_UART_RxCpltCallback+0x60>)
 8001218:	7819      	ldrb	r1, [r3, #0]
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <HAL_UART_RxCpltCallback+0x64>)
 800121c:	5499      	strb	r1, [r3, r2]
	g_byte_count++ ;
 800121e:	4b11      	ldr	r3, [pc, #68]	; (8001264 <HAL_UART_RxCpltCallback+0x5c>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	3301      	adds	r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b0f      	ldr	r3, [pc, #60]	; (8001264 <HAL_UART_RxCpltCallback+0x5c>)
 8001228:	701a      	strb	r2, [r3, #0]

	if(char_rcvd[0] == '\n'){
 800122a:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <HAL_UART_RxCpltCallback+0x60>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	2b0a      	cmp	r3, #10
 8001230:	d10f      	bne.n	8001252 <HAL_UART_RxCpltCallback+0x4a>
		if(g_byte_count == 7){
 8001232:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <HAL_UART_RxCpltCallback+0x5c>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b07      	cmp	r3, #7
 8001238:	d103      	bne.n	8001242 <HAL_UART_RxCpltCallback+0x3a>
			g_config_command_rcvd = 1;
 800123a:	4b0d      	ldr	r3, [pc, #52]	; (8001270 <HAL_UART_RxCpltCallback+0x68>)
 800123c:	2201      	movs	r2, #1
 800123e:	701a      	strb	r2, [r3, #0]
 8001240:	e004      	b.n	800124c <HAL_UART_RxCpltCallback+0x44>
			// check for SP or EN command recvd
		}
		else{
			// remove for next DEMO
			HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Invalid command sent\n", 21);
 8001242:	2215      	movs	r2, #21
 8001244:	490b      	ldr	r1, [pc, #44]	; (8001274 <HAL_UART_RxCpltCallback+0x6c>)
 8001246:	480c      	ldr	r0, [pc, #48]	; (8001278 <HAL_UART_RxCpltCallback+0x70>)
 8001248:	f006 fb13 	bl	8007872 <HAL_UART_Transmit_IT>
			// DO NOTHING: NO STATE UPDATE IN THE CASE OF COMMAND NOT IN THE APPROPRIATE ORDER
		}

		g_byte_count =0 ;
 800124c:	4b05      	ldr	r3, [pc, #20]	; (8001264 <HAL_UART_RxCpltCallback+0x5c>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
	}

	//re-prime receiver
	HAL_UART_Receive_IT(&huart2, (uint8_t*)char_rcvd, 1) ;
 8001252:	2201      	movs	r2, #1
 8001254:	4904      	ldr	r1, [pc, #16]	; (8001268 <HAL_UART_RxCpltCallback+0x60>)
 8001256:	4808      	ldr	r0, [pc, #32]	; (8001278 <HAL_UART_RxCpltCallback+0x70>)
 8001258:	f006 fb50 	bl	80078fc <HAL_UART_Receive_IT>

}
 800125c:	bf00      	nop
 800125e:	3708      	adds	r7, #8
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000481 	.word	0x20000481
 8001268:	20000010 	.word	0x20000010
 800126c:	20000470 	.word	0x20000470
 8001270:	20000482 	.word	0x20000482
 8001274:	0800c3f0 	.word	0x0800c3f0
 8001278:	2000036c 	.word	0x2000036c
 800127c:	00000000 	.word	0x00000000

08001280 <get_adc_value_and_celsius_temperature>:
/**
 * function starts the adc, waits for conversion
 * Then converts value to degrees
 */

uint16_t get_adc_value_and_celsius_temperature(){
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0

	//select adc channel 0
	ADC_Select_CH0() ;
 8001284:	f000 fc0a 	bl	8001a9c <ADC_Select_CH0>
	HAL_ADC_Start(&hadc1) ;
 8001288:	4825      	ldr	r0, [pc, #148]	; (8001320 <get_adc_value_and_celsius_temperature+0xa0>)
 800128a:	f003 f84b 	bl	8004324 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800128e:	f04f 31ff 	mov.w	r1, #4294967295
 8001292:	4823      	ldr	r0, [pc, #140]	; (8001320 <get_adc_value_and_celsius_temperature+0xa0>)
 8001294:	f003 f92d 	bl	80044f2 <HAL_ADC_PollForConversion>
	g_raw  = HAL_ADC_GetValue(&hadc1) ;
 8001298:	4821      	ldr	r0, [pc, #132]	; (8001320 <get_adc_value_and_celsius_temperature+0xa0>)
 800129a:	f003 f9b5 	bl	8004608 <HAL_ADC_GetValue>
 800129e:	4603      	mov	r3, r0
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	4b20      	ldr	r3, [pc, #128]	; (8001324 <get_adc_value_and_celsius_temperature+0xa4>)
 80012a4:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop(&hadc1) ;  //stop adc
 80012a6:	481e      	ldr	r0, [pc, #120]	; (8001320 <get_adc_value_and_celsius_temperature+0xa0>)
 80012a8:	f003 f8f0 	bl	800448c <HAL_ADC_Stop>

	g_vin = g_raw*(3.3/4095.0) ; // input voltage
 80012ac:	4b1d      	ldr	r3, [pc, #116]	; (8001324 <get_adc_value_and_celsius_temperature+0xa4>)
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff f93f 	bl	8000534 <__aeabi_i2d>
 80012b6:	a316      	add	r3, pc, #88	; (adr r3, 8001310 <get_adc_value_and_celsius_temperature+0x90>)
 80012b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012bc:	f7ff f9a4 	bl	8000608 <__aeabi_dmul>
 80012c0:	4602      	mov	r2, r0
 80012c2:	460b      	mov	r3, r1
 80012c4:	4918      	ldr	r1, [pc, #96]	; (8001328 <get_adc_value_and_celsius_temperature+0xa8>)
 80012c6:	e9c1 2300 	strd	r2, r3, [r1]
	g_temp = g_vin*100 - 273.15 ; // cast to 16 bit uint
 80012ca:	4b17      	ldr	r3, [pc, #92]	; (8001328 <get_adc_value_and_celsius_temperature+0xa8>)
 80012cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <get_adc_value_and_celsius_temperature+0xac>)
 80012d6:	f7ff f997 	bl	8000608 <__aeabi_dmul>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	a30d      	add	r3, pc, #52	; (adr r3, 8001318 <get_adc_value_and_celsius_temperature+0x98>)
 80012e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e8:	f7fe ffd6 	bl	8000298 <__aeabi_dsub>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	490f      	ldr	r1, [pc, #60]	; (8001330 <get_adc_value_and_celsius_temperature+0xb0>)
 80012f2:	e9c1 2300 	strd	r2, r3, [r1]

	return g_temp ;
 80012f6:	4b0e      	ldr	r3, [pc, #56]	; (8001330 <get_adc_value_and_celsius_temperature+0xb0>)
 80012f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f7ff fc5a 	bl	8000bb8 <__aeabi_d2uiz>
 8001304:	4603      	mov	r3, r0
 8001306:	b29b      	uxth	r3, r3
}
 8001308:	4618      	mov	r0, r3
 800130a:	bd80      	pop	{r7, pc}
 800130c:	f3af 8000 	nop.w
 8001310:	e734d9b4 	.word	0xe734d9b4
 8001314:	3f4a680c 	.word	0x3f4a680c
 8001318:	66666666 	.word	0x66666666
 800131c:	40711266 	.word	0x40711266
 8001320:	2000022c 	.word	0x2000022c
 8001324:	200003b0 	.word	0x200003b0
 8001328:	200003c0 	.word	0x200003c0
 800132c:	40590000 	.word	0x40590000
 8001330:	200003b8 	.word	0x200003b8

08001334 <store_temp_in_string>:

void store_temp_in_string(uint16_t temperature, char temp[], int len){
 8001334:	b480      	push	{r7}
 8001336:	b087      	sub	sp, #28
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	81fb      	strh	r3, [r7, #14]

	for(int i= 0 ; i < len ; i++){
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	e04e      	b.n	80013e6 <store_temp_in_string+0xb2>
		switch(i){
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	2b02      	cmp	r3, #2
 800134c:	d02f      	beq.n	80013ae <store_temp_in_string+0x7a>
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	2b02      	cmp	r3, #2
 8001352:	dc44      	bgt.n	80013de <store_temp_in_string+0xaa>
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <store_temp_in_string+0x2e>
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d00c      	beq.n	800137a <store_temp_in_string+0x46>
			case 2:
				temp[2] = (temperature - ((temperature/10)*10) ) + 48 ;

				break;
			default:
				break;
 8001360:	e03d      	b.n	80013de <store_temp_in_string+0xaa>
				temp[0]  = (temperature/100) + 48 ;
 8001362:	89fb      	ldrh	r3, [r7, #14]
 8001364:	4a25      	ldr	r2, [pc, #148]	; (80013fc <store_temp_in_string+0xc8>)
 8001366:	fba2 2303 	umull	r2, r3, r2, r3
 800136a:	095b      	lsrs	r3, r3, #5
 800136c:	b29b      	uxth	r3, r3
 800136e:	b2db      	uxtb	r3, r3
 8001370:	3330      	adds	r3, #48	; 0x30
 8001372:	b2da      	uxtb	r2, r3
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	701a      	strb	r2, [r3, #0]
				break;
 8001378:	e032      	b.n	80013e0 <store_temp_in_string+0xac>
				temp[1] = (temperature - (temperature/100)*100 )/10 + 48 ;
 800137a:	89fa      	ldrh	r2, [r7, #14]
 800137c:	89fb      	ldrh	r3, [r7, #14]
 800137e:	491f      	ldr	r1, [pc, #124]	; (80013fc <store_temp_in_string+0xc8>)
 8001380:	fba1 1303 	umull	r1, r3, r1, r3
 8001384:	095b      	lsrs	r3, r3, #5
 8001386:	b29b      	uxth	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800138e:	fb01 f303 	mul.w	r3, r1, r3
 8001392:	4413      	add	r3, r2
 8001394:	4a1a      	ldr	r2, [pc, #104]	; (8001400 <store_temp_in_string+0xcc>)
 8001396:	fb82 1203 	smull	r1, r2, r2, r3
 800139a:	1092      	asrs	r2, r2, #2
 800139c:	17db      	asrs	r3, r3, #31
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	3301      	adds	r3, #1
 80013a6:	3230      	adds	r2, #48	; 0x30
 80013a8:	b2d2      	uxtb	r2, r2
 80013aa:	701a      	strb	r2, [r3, #0]
				break;
 80013ac:	e018      	b.n	80013e0 <store_temp_in_string+0xac>
				temp[2] = (temperature - ((temperature/10)*10) ) + 48 ;
 80013ae:	89fb      	ldrh	r3, [r7, #14]
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	89fb      	ldrh	r3, [r7, #14]
 80013b4:	4913      	ldr	r1, [pc, #76]	; (8001404 <store_temp_in_string+0xd0>)
 80013b6:	fba1 1303 	umull	r1, r3, r1, r3
 80013ba:	08db      	lsrs	r3, r3, #3
 80013bc:	b29b      	uxth	r3, r3
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	4619      	mov	r1, r3
 80013c2:	0149      	lsls	r1, r1, #5
 80013c4:	1ac9      	subs	r1, r1, r3
 80013c6:	0089      	lsls	r1, r1, #2
 80013c8:	1acb      	subs	r3, r1, r3
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	4413      	add	r3, r2
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	3302      	adds	r3, #2
 80013d6:	3230      	adds	r2, #48	; 0x30
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	701a      	strb	r2, [r3, #0]
				break;
 80013dc:	e000      	b.n	80013e0 <store_temp_in_string+0xac>
				break;
 80013de:	bf00      	nop
	for(int i= 0 ; i < len ; i++){
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	3301      	adds	r3, #1
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	dbac      	blt.n	8001348 <store_temp_in_string+0x14>

		}
	}
}
 80013ee:	bf00      	nop
 80013f0:	bf00      	nop
 80013f2:	371c      	adds	r7, #28
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	51eb851f 	.word	0x51eb851f
 8001400:	66666667 	.word	0x66666667
 8001404:	cccccccd 	.word	0xcccccccd

08001408 <system_state_update>:
/**
 * This function will update the system state based on the received UART command
 * or top button press
 * The system is not to be updates when performing a RTC update
 */
void system_state_update(){
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0

	//RTC menu enter/exit
	g_clock_menu_set_and_parameter_update();
 800140c:	f001 fdfe 	bl	800300c <g_clock_menu_set_and_parameter_update>

	if(g_update_RTC == 0){
 8001410:	4b26      	ldr	r3, [pc, #152]	; (80014ac <system_state_update+0xa4>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d147      	bne.n	80014a8 <system_state_update+0xa0>
		//CHECK FOR TYPE OF MEASUREMENT command rcvd via UART
		if( g_config_command_rcvd == 1){
 8001418:	4b25      	ldr	r3, [pc, #148]	; (80014b0 <system_state_update+0xa8>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d13d      	bne.n	800149c <system_state_update+0x94>
			g_config_command_rcvd = 0;
 8001420:	4b23      	ldr	r3, [pc, #140]	; (80014b0 <system_state_update+0xa8>)
 8001422:	2200      	movs	r2, #0
 8001424:	701a      	strb	r2, [r3, #0]


			if( g_system_config[2]=='E' && g_system_config[3] == 'N'){
 8001426:	4b23      	ldr	r3, [pc, #140]	; (80014b4 <system_state_update+0xac>)
 8001428:	789b      	ldrb	r3, [r3, #2]
 800142a:	2b45      	cmp	r3, #69	; 0x45
 800142c:	d10d      	bne.n	800144a <system_state_update+0x42>
 800142e:	4b21      	ldr	r3, [pc, #132]	; (80014b4 <system_state_update+0xac>)
 8001430:	78db      	ldrb	r3, [r3, #3]
 8001432:	2b4e      	cmp	r3, #78	; 0x4e
 8001434:	d109      	bne.n	800144a <system_state_update+0x42>
				// EN measure comand
				g_EN_config_command_rcvd =1 ;
 8001436:	4b20      	ldr	r3, [pc, #128]	; (80014b8 <system_state_update+0xb0>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
				//stop SP measure
				g_SP_config_command_rcvd =0 ;
 800143c:	4b1f      	ldr	r3, [pc, #124]	; (80014bc <system_state_update+0xb4>)
 800143e:	2200      	movs	r2, #0
 8001440:	701a      	strb	r2, [r3, #0]
				//stop CA (calibration)
				g_SP_config_command_rcvd = 0;
 8001442:	4b1e      	ldr	r3, [pc, #120]	; (80014bc <system_state_update+0xb4>)
 8001444:	2200      	movs	r2, #0
 8001446:	701a      	strb	r2, [r3, #0]
 8001448:	e028      	b.n	800149c <system_state_update+0x94>

			}

			else if(g_system_config[2]=='S' && g_system_config[3] == 'P'){
 800144a:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <system_state_update+0xac>)
 800144c:	789b      	ldrb	r3, [r3, #2]
 800144e:	2b53      	cmp	r3, #83	; 0x53
 8001450:	d10d      	bne.n	800146e <system_state_update+0x66>
 8001452:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <system_state_update+0xac>)
 8001454:	78db      	ldrb	r3, [r3, #3]
 8001456:	2b50      	cmp	r3, #80	; 0x50
 8001458:	d109      	bne.n	800146e <system_state_update+0x66>
				// SP command
				g_SP_config_command_rcvd =1 ;
 800145a:	4b18      	ldr	r3, [pc, #96]	; (80014bc <system_state_update+0xb4>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
				//stop EN command
				g_EN_config_command_rcvd =0;
 8001460:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <system_state_update+0xb0>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
				//stop CA (calibration)command
				g_CA_config_command_rcvd = 0;
 8001466:	4b16      	ldr	r3, [pc, #88]	; (80014c0 <system_state_update+0xb8>)
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
 800146c:	e016      	b.n	800149c <system_state_update+0x94>

			}

			//extend to CA command recieved
			else if(g_system_config[2]=='C' && g_system_config[3] == 'A'){
 800146e:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <system_state_update+0xac>)
 8001470:	789b      	ldrb	r3, [r3, #2]
 8001472:	2b43      	cmp	r3, #67	; 0x43
 8001474:	d10d      	bne.n	8001492 <system_state_update+0x8a>
 8001476:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <system_state_update+0xac>)
 8001478:	78db      	ldrb	r3, [r3, #3]
 800147a:	2b41      	cmp	r3, #65	; 0x41
 800147c:	d109      	bne.n	8001492 <system_state_update+0x8a>

				g_CA_config_command_rcvd = 1;
 800147e:	4b10      	ldr	r3, [pc, #64]	; (80014c0 <system_state_update+0xb8>)
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
				// SP command
				g_SP_config_command_rcvd =0 ;
 8001484:	4b0d      	ldr	r3, [pc, #52]	; (80014bc <system_state_update+0xb4>)
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
				//stop EN command
				g_EN_config_command_rcvd =0;
 800148a:	4b0b      	ldr	r3, [pc, #44]	; (80014b8 <system_state_update+0xb0>)
 800148c:	2200      	movs	r2, #0
 800148e:	701a      	strb	r2, [r3, #0]
 8001490:	e004      	b.n	800149c <system_state_update+0x94>

			}

			else{
				HAL_UART_Transmit_IT(&huart2, (uint8_t*)"Invalid Command\n", 16);
 8001492:	2210      	movs	r2, #16
 8001494:	490b      	ldr	r1, [pc, #44]	; (80014c4 <system_state_update+0xbc>)
 8001496:	480c      	ldr	r0, [pc, #48]	; (80014c8 <system_state_update+0xc0>)
 8001498:	f006 f9eb 	bl	8007872 <HAL_UART_Transmit_IT>
			}
		}

		//perform en measurements
		en_measurement_update() ;
 800149c:	f000 f8c2 	bl	8001624 <en_measurement_update>
		//perform sp measurement
		sp_measurement_update() ;
 80014a0:	f000 f966 	bl	8001770 <sp_measurement_update>
		//perform calibration measurements
		ca_measurements_update();
 80014a4:	f000 f812 	bl	80014cc <ca_measurements_update>
	}
	else{
		//dont update any states while in the RTC menu
	}

}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000500 	.word	0x20000500
 80014b0:	20000482 	.word	0x20000482
 80014b4:	20000470 	.word	0x20000470
 80014b8:	2000048d 	.word	0x2000048d
 80014bc:	20000491 	.word	0x20000491
 80014c0:	20000492 	.word	0x20000492
 80014c4:	0800c408 	.word	0x0800c408
 80014c8:	2000036c 	.word	0x2000036c

080014cc <ca_measurements_update>:
 * This function begins the calibrations sequence
 * It is to start the measurement for EN and SP where the values for lux is to be stored for later measurements
 *
 */

void ca_measurements_update(){
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0

	// CA - update via push button - only starts the calibration - its to end by itself
	if(g_right_button_pressed  == 1 && g_CA_config_command_rcvd == 0  && g_EN_config_command_rcvd == 0 && g_SP_config_command_rcvd ==0 && (g_SP_measure == 0 || g_SP_measure ==2) && (g_EN_measure == 0 || g_EN_measure ==2)){
 80014d0:	4b4c      	ldr	r3, [pc, #304]	; (8001604 <ca_measurements_update+0x138>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d131      	bne.n	800153c <ca_measurements_update+0x70>
 80014d8:	4b4b      	ldr	r3, [pc, #300]	; (8001608 <ca_measurements_update+0x13c>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d12d      	bne.n	800153c <ca_measurements_update+0x70>
 80014e0:	4b4a      	ldr	r3, [pc, #296]	; (800160c <ca_measurements_update+0x140>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d129      	bne.n	800153c <ca_measurements_update+0x70>
 80014e8:	4b49      	ldr	r3, [pc, #292]	; (8001610 <ca_measurements_update+0x144>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d125      	bne.n	800153c <ca_measurements_update+0x70>
 80014f0:	4b48      	ldr	r3, [pc, #288]	; (8001614 <ca_measurements_update+0x148>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d003      	beq.n	8001500 <ca_measurements_update+0x34>
 80014f8:	4b46      	ldr	r3, [pc, #280]	; (8001614 <ca_measurements_update+0x148>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d11d      	bne.n	800153c <ca_measurements_update+0x70>
 8001500:	4b45      	ldr	r3, [pc, #276]	; (8001618 <ca_measurements_update+0x14c>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <ca_measurements_update+0x44>
 8001508:	4b43      	ldr	r3, [pc, #268]	; (8001618 <ca_measurements_update+0x14c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	2b02      	cmp	r3, #2
 800150e:	d115      	bne.n	800153c <ca_measurements_update+0x70>
		g_right_button_pressed = 0;
 8001510:	4b3c      	ldr	r3, [pc, #240]	; (8001604 <ca_measurements_update+0x138>)
 8001512:	2200      	movs	r2, #0
 8001514:	701a      	strb	r2, [r3, #0]

		g_CA_measure++  ;
 8001516:	4b41      	ldr	r3, [pc, #260]	; (800161c <ca_measurements_update+0x150>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	3301      	adds	r3, #1
 800151c:	b2da      	uxtb	r2, r3
 800151e:	4b3f      	ldr	r3, [pc, #252]	; (800161c <ca_measurements_update+0x150>)
 8001520:	701a      	strb	r2, [r3, #0]

		if(g_CA_measure != 1 ){
 8001522:	4b3e      	ldr	r3, [pc, #248]	; (800161c <ca_measurements_update+0x150>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d003      	beq.n	8001532 <ca_measurements_update+0x66>
//			cal_en_or_sp_measurement = 0; //set flag to 0 on every button press
			g_CA_measure = 1;
 800152a:	4b3c      	ldr	r3, [pc, #240]	; (800161c <ca_measurements_update+0x150>)
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
		if(g_CA_measure != 1 ){
 8001530:	e062      	b.n	80015f8 <ca_measurements_update+0x12c>
		}
		else{
			g_CA_measure = g_CA_measure ;
 8001532:	4b3a      	ldr	r3, [pc, #232]	; (800161c <ca_measurements_update+0x150>)
 8001534:	781a      	ldrb	r2, [r3, #0]
 8001536:	4b39      	ldr	r3, [pc, #228]	; (800161c <ca_measurements_update+0x150>)
 8001538:	701a      	strb	r2, [r3, #0]
		if(g_CA_measure != 1 ){
 800153a:	e05d      	b.n	80015f8 <ca_measurements_update+0x12c>
		}
	}

	//CA update via UART
	else if(g_right_button_pressed ==0  && g_CA_config_command_rcvd == 1 && g_EN_config_command_rcvd == 0 && g_SP_config_command_rcvd ==0 && (g_SP_measure == 0 || g_SP_measure ==2) && (g_EN_measure == 0 || g_EN_measure ==2)){
 800153c:	4b31      	ldr	r3, [pc, #196]	; (8001604 <ca_measurements_update+0x138>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d159      	bne.n	80015f8 <ca_measurements_update+0x12c>
 8001544:	4b30      	ldr	r3, [pc, #192]	; (8001608 <ca_measurements_update+0x13c>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2b01      	cmp	r3, #1
 800154a:	d155      	bne.n	80015f8 <ca_measurements_update+0x12c>
 800154c:	4b2f      	ldr	r3, [pc, #188]	; (800160c <ca_measurements_update+0x140>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d151      	bne.n	80015f8 <ca_measurements_update+0x12c>
 8001554:	4b2e      	ldr	r3, [pc, #184]	; (8001610 <ca_measurements_update+0x144>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d14d      	bne.n	80015f8 <ca_measurements_update+0x12c>
 800155c:	4b2d      	ldr	r3, [pc, #180]	; (8001614 <ca_measurements_update+0x148>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d003      	beq.n	800156c <ca_measurements_update+0xa0>
 8001564:	4b2b      	ldr	r3, [pc, #172]	; (8001614 <ca_measurements_update+0x148>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b02      	cmp	r3, #2
 800156a:	d145      	bne.n	80015f8 <ca_measurements_update+0x12c>
 800156c:	4b2a      	ldr	r3, [pc, #168]	; (8001618 <ca_measurements_update+0x14c>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d003      	beq.n	800157c <ca_measurements_update+0xb0>
 8001574:	4b28      	ldr	r3, [pc, #160]	; (8001618 <ca_measurements_update+0x14c>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b02      	cmp	r3, #2
 800157a:	d13d      	bne.n	80015f8 <ca_measurements_update+0x12c>
		g_CA_config_command_rcvd = 0;
 800157c:	4b22      	ldr	r3, [pc, #136]	; (8001608 <ca_measurements_update+0x13c>)
 800157e:	2200      	movs	r2, #0
 8001580:	701a      	strb	r2, [r3, #0]

		//check that the correct UART message recvd
		if(g_system_config[0]== '&' && g_system_config[1 ]== '_' && g_system_config[2]=='C' && g_system_config[3] == 'A' && g_system_config[4] =='_'&& g_system_config[5] =='*' &&  g_system_config[6] =='\n' ){
 8001582:	4b27      	ldr	r3, [pc, #156]	; (8001620 <ca_measurements_update+0x154>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	2b26      	cmp	r3, #38	; 0x26
 8001588:	d130      	bne.n	80015ec <ca_measurements_update+0x120>
 800158a:	4b25      	ldr	r3, [pc, #148]	; (8001620 <ca_measurements_update+0x154>)
 800158c:	785b      	ldrb	r3, [r3, #1]
 800158e:	2b5f      	cmp	r3, #95	; 0x5f
 8001590:	d12c      	bne.n	80015ec <ca_measurements_update+0x120>
 8001592:	4b23      	ldr	r3, [pc, #140]	; (8001620 <ca_measurements_update+0x154>)
 8001594:	789b      	ldrb	r3, [r3, #2]
 8001596:	2b43      	cmp	r3, #67	; 0x43
 8001598:	d128      	bne.n	80015ec <ca_measurements_update+0x120>
 800159a:	4b21      	ldr	r3, [pc, #132]	; (8001620 <ca_measurements_update+0x154>)
 800159c:	78db      	ldrb	r3, [r3, #3]
 800159e:	2b41      	cmp	r3, #65	; 0x41
 80015a0:	d124      	bne.n	80015ec <ca_measurements_update+0x120>
 80015a2:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <ca_measurements_update+0x154>)
 80015a4:	791b      	ldrb	r3, [r3, #4]
 80015a6:	2b5f      	cmp	r3, #95	; 0x5f
 80015a8:	d120      	bne.n	80015ec <ca_measurements_update+0x120>
 80015aa:	4b1d      	ldr	r3, [pc, #116]	; (8001620 <ca_measurements_update+0x154>)
 80015ac:	795b      	ldrb	r3, [r3, #5]
 80015ae:	2b2a      	cmp	r3, #42	; 0x2a
 80015b0:	d11c      	bne.n	80015ec <ca_measurements_update+0x120>
 80015b2:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <ca_measurements_update+0x154>)
 80015b4:	799b      	ldrb	r3, [r3, #6]
 80015b6:	2b0a      	cmp	r3, #10
 80015b8:	d118      	bne.n	80015ec <ca_measurements_update+0x120>
			if(g_CA_measure == 0){
 80015ba:	4b18      	ldr	r3, [pc, #96]	; (800161c <ca_measurements_update+0x150>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d103      	bne.n	80015ca <ca_measurements_update+0xfe>
				g_CA_measure = 1;
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <ca_measurements_update+0x150>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	701a      	strb	r2, [r3, #0]
			if(g_CA_measure == 0){
 80015c8:	e015      	b.n	80015f6 <ca_measurements_update+0x12a>
			}
			else if(g_CA_measure == 1){
 80015ca:	4b14      	ldr	r3, [pc, #80]	; (800161c <ca_measurements_update+0x150>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d104      	bne.n	80015dc <ca_measurements_update+0x110>
				g_CA_measure = g_CA_measure ;
 80015d2:	4b12      	ldr	r3, [pc, #72]	; (800161c <ca_measurements_update+0x150>)
 80015d4:	781a      	ldrb	r2, [r3, #0]
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <ca_measurements_update+0x150>)
 80015d8:	701a      	strb	r2, [r3, #0]
			if(g_CA_measure == 0){
 80015da:	e00c      	b.n	80015f6 <ca_measurements_update+0x12a>

			}
			else{
				if(g_CA_measure == 2){
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <ca_measurements_update+0x150>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d108      	bne.n	80015f6 <ca_measurements_update+0x12a>
					g_CA_measure = 1;
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <ca_measurements_update+0x150>)
 80015e6:	2201      	movs	r2, #1
 80015e8:	701a      	strb	r2, [r3, #0]
			if(g_CA_measure == 0){
 80015ea:	e004      	b.n	80015f6 <ca_measurements_update+0x12a>
//				g_CA_measure = 1;
//			}
		}
		//else block to not update g_EN_measure if incorrent command revcd
		else{
			g_CA_measure =  g_CA_measure ;
 80015ec:	4b0b      	ldr	r3, [pc, #44]	; (800161c <ca_measurements_update+0x150>)
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <ca_measurements_update+0x150>)
 80015f2:	701a      	strb	r2, [r3, #0]
		}
	}

}
 80015f4:	e000      	b.n	80015f8 <ca_measurements_update+0x12c>
			if(g_CA_measure == 0){
 80015f6:	bf00      	nop
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000549 	.word	0x20000549
 8001608:	20000492 	.word	0x20000492
 800160c:	2000048d 	.word	0x2000048d
 8001610:	20000491 	.word	0x20000491
 8001614:	2000048e 	.word	0x2000048e
 8001618:	20000483 	.word	0x20000483
 800161c:	20000493 	.word	0x20000493
 8001620:	20000470 	.word	0x20000470

08001624 <en_measurement_update>:
/**
 * This function start/stops the environment measurements
 * This is done by both the UART and push button
 */
void en_measurement_update(){
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
	// Environment Measure - And not measuring SP - modularise
	// EN - update via push button
	if(g_top_button_pressed  == 1 && g_EN_config_command_rcvd ==0 && g_SP_config_command_rcvd ==0 && g_CA_config_command_rcvd == 0 && (g_SP_measure == 0 || g_SP_measure ==2)  && (g_CA_measure == 0 || g_CA_measure ==2)){
 8001628:	4b49      	ldr	r3, [pc, #292]	; (8001750 <en_measurement_update+0x12c>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d12c      	bne.n	800168a <en_measurement_update+0x66>
 8001630:	4b48      	ldr	r3, [pc, #288]	; (8001754 <en_measurement_update+0x130>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d128      	bne.n	800168a <en_measurement_update+0x66>
 8001638:	4b47      	ldr	r3, [pc, #284]	; (8001758 <en_measurement_update+0x134>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d124      	bne.n	800168a <en_measurement_update+0x66>
 8001640:	4b46      	ldr	r3, [pc, #280]	; (800175c <en_measurement_update+0x138>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d120      	bne.n	800168a <en_measurement_update+0x66>
 8001648:	4b45      	ldr	r3, [pc, #276]	; (8001760 <en_measurement_update+0x13c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <en_measurement_update+0x34>
 8001650:	4b43      	ldr	r3, [pc, #268]	; (8001760 <en_measurement_update+0x13c>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b02      	cmp	r3, #2
 8001656:	d118      	bne.n	800168a <en_measurement_update+0x66>
 8001658:	4b42      	ldr	r3, [pc, #264]	; (8001764 <en_measurement_update+0x140>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <en_measurement_update+0x44>
 8001660:	4b40      	ldr	r3, [pc, #256]	; (8001764 <en_measurement_update+0x140>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b02      	cmp	r3, #2
 8001666:	d110      	bne.n	800168a <en_measurement_update+0x66>
		g_top_button_pressed = 0;
 8001668:	4b39      	ldr	r3, [pc, #228]	; (8001750 <en_measurement_update+0x12c>)
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]

		g_EN_measure++  ;
 800166e:	4b3e      	ldr	r3, [pc, #248]	; (8001768 <en_measurement_update+0x144>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	3301      	adds	r3, #1
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <en_measurement_update+0x144>)
 8001678:	701a      	strb	r2, [r3, #0]

		if(g_EN_measure >2 ){
 800167a:	4b3b      	ldr	r3, [pc, #236]	; (8001768 <en_measurement_update+0x144>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	2b02      	cmp	r3, #2
 8001680:	d960      	bls.n	8001744 <en_measurement_update+0x120>
			g_EN_measure = 1;
 8001682:	4b39      	ldr	r3, [pc, #228]	; (8001768 <en_measurement_update+0x144>)
 8001684:	2201      	movs	r2, #1
 8001686:	701a      	strb	r2, [r3, #0]
		if(g_EN_measure >2 ){
 8001688:	e05c      	b.n	8001744 <en_measurement_update+0x120>
		}
	}
	//EN update via UART
	else if(g_top_button_pressed ==0  && g_EN_config_command_rcvd == 1 && g_SP_config_command_rcvd ==0 && g_CA_config_command_rcvd == 0  && (g_SP_measure == 0 || g_SP_measure ==2)  && (g_CA_measure == 0 || g_CA_measure ==2)){
 800168a:	4b31      	ldr	r3, [pc, #196]	; (8001750 <en_measurement_update+0x12c>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d158      	bne.n	8001744 <en_measurement_update+0x120>
 8001692:	4b30      	ldr	r3, [pc, #192]	; (8001754 <en_measurement_update+0x130>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d154      	bne.n	8001744 <en_measurement_update+0x120>
 800169a:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <en_measurement_update+0x134>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d150      	bne.n	8001744 <en_measurement_update+0x120>
 80016a2:	4b2e      	ldr	r3, [pc, #184]	; (800175c <en_measurement_update+0x138>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d14c      	bne.n	8001744 <en_measurement_update+0x120>
 80016aa:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <en_measurement_update+0x13c>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <en_measurement_update+0x96>
 80016b2:	4b2b      	ldr	r3, [pc, #172]	; (8001760 <en_measurement_update+0x13c>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d144      	bne.n	8001744 <en_measurement_update+0x120>
 80016ba:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <en_measurement_update+0x140>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d003      	beq.n	80016ca <en_measurement_update+0xa6>
 80016c2:	4b28      	ldr	r3, [pc, #160]	; (8001764 <en_measurement_update+0x140>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d13c      	bne.n	8001744 <en_measurement_update+0x120>
		g_EN_config_command_rcvd = 0;
 80016ca:	4b22      	ldr	r3, [pc, #136]	; (8001754 <en_measurement_update+0x130>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]

		//check that the correct UART message recvd
		if(g_system_config[0]== '&' && g_system_config[1 ]== '_' && g_system_config[2]=='E' && g_system_config[3] == 'N' && g_system_config[4] =='_'&& g_system_config[5] =='*' &&  g_system_config[6] =='\n' ){
 80016d0:	4b26      	ldr	r3, [pc, #152]	; (800176c <en_measurement_update+0x148>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b26      	cmp	r3, #38	; 0x26
 80016d6:	d12f      	bne.n	8001738 <en_measurement_update+0x114>
 80016d8:	4b24      	ldr	r3, [pc, #144]	; (800176c <en_measurement_update+0x148>)
 80016da:	785b      	ldrb	r3, [r3, #1]
 80016dc:	2b5f      	cmp	r3, #95	; 0x5f
 80016de:	d12b      	bne.n	8001738 <en_measurement_update+0x114>
 80016e0:	4b22      	ldr	r3, [pc, #136]	; (800176c <en_measurement_update+0x148>)
 80016e2:	789b      	ldrb	r3, [r3, #2]
 80016e4:	2b45      	cmp	r3, #69	; 0x45
 80016e6:	d127      	bne.n	8001738 <en_measurement_update+0x114>
 80016e8:	4b20      	ldr	r3, [pc, #128]	; (800176c <en_measurement_update+0x148>)
 80016ea:	78db      	ldrb	r3, [r3, #3]
 80016ec:	2b4e      	cmp	r3, #78	; 0x4e
 80016ee:	d123      	bne.n	8001738 <en_measurement_update+0x114>
 80016f0:	4b1e      	ldr	r3, [pc, #120]	; (800176c <en_measurement_update+0x148>)
 80016f2:	791b      	ldrb	r3, [r3, #4]
 80016f4:	2b5f      	cmp	r3, #95	; 0x5f
 80016f6:	d11f      	bne.n	8001738 <en_measurement_update+0x114>
 80016f8:	4b1c      	ldr	r3, [pc, #112]	; (800176c <en_measurement_update+0x148>)
 80016fa:	795b      	ldrb	r3, [r3, #5]
 80016fc:	2b2a      	cmp	r3, #42	; 0x2a
 80016fe:	d11b      	bne.n	8001738 <en_measurement_update+0x114>
 8001700:	4b1a      	ldr	r3, [pc, #104]	; (800176c <en_measurement_update+0x148>)
 8001702:	799b      	ldrb	r3, [r3, #6]
 8001704:	2b0a      	cmp	r3, #10
 8001706:	d117      	bne.n	8001738 <en_measurement_update+0x114>
			if(g_EN_measure == 0){
 8001708:	4b17      	ldr	r3, [pc, #92]	; (8001768 <en_measurement_update+0x144>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d103      	bne.n	8001718 <en_measurement_update+0xf4>
				g_EN_measure = 1;
 8001710:	4b15      	ldr	r3, [pc, #84]	; (8001768 <en_measurement_update+0x144>)
 8001712:	2201      	movs	r2, #1
 8001714:	701a      	strb	r2, [r3, #0]
			if(g_EN_measure == 0){
 8001716:	e014      	b.n	8001742 <en_measurement_update+0x11e>
			}
			else if(g_EN_measure == 1){
 8001718:	4b13      	ldr	r3, [pc, #76]	; (8001768 <en_measurement_update+0x144>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d103      	bne.n	8001728 <en_measurement_update+0x104>
				g_EN_measure = 2;
 8001720:	4b11      	ldr	r3, [pc, #68]	; (8001768 <en_measurement_update+0x144>)
 8001722:	2202      	movs	r2, #2
 8001724:	701a      	strb	r2, [r3, #0]
			if(g_EN_measure == 0){
 8001726:	e00c      	b.n	8001742 <en_measurement_update+0x11e>

			}
			else{
				if(g_EN_measure ==2){
 8001728:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <en_measurement_update+0x144>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d108      	bne.n	8001742 <en_measurement_update+0x11e>
					g_EN_measure = 1;
 8001730:	4b0d      	ldr	r3, [pc, #52]	; (8001768 <en_measurement_update+0x144>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
			if(g_EN_measure == 0){
 8001736:	e004      	b.n	8001742 <en_measurement_update+0x11e>
				}
			}
		}
		//else block to not update g_EN_measure if incorrent command revcd
		else{
			g_EN_measure =  g_EN_measure ;
 8001738:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <en_measurement_update+0x144>)
 800173a:	781a      	ldrb	r2, [r3, #0]
 800173c:	4b0a      	ldr	r3, [pc, #40]	; (8001768 <en_measurement_update+0x144>)
 800173e:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8001740:	e000      	b.n	8001744 <en_measurement_update+0x120>
			if(g_EN_measure == 0){
 8001742:	bf00      	nop
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	2000054a 	.word	0x2000054a
 8001754:	2000048d 	.word	0x2000048d
 8001758:	20000491 	.word	0x20000491
 800175c:	20000492 	.word	0x20000492
 8001760:	2000048e 	.word	0x2000048e
 8001764:	20000493 	.word	0x20000493
 8001768:	20000483 	.word	0x20000483
 800176c:	20000470 	.word	0x20000470

08001770 <sp_measurement_update>:

/**
 * This function start/stops the panel measurements
 * This is done by both the UART and push button
 */
void sp_measurement_update(){
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	//SP Measure - update via bottom push button - modularise
	if(g_bottom_button_pressed  == 1  && g_EN_config_command_rcvd == 0 && g_SP_config_command_rcvd ==0  && g_CA_config_command_rcvd == 0 && (g_EN_measure == 0 || g_EN_measure ==2)  && (g_CA_measure == 0 || g_CA_measure ==2)){
 8001774:	4b4a      	ldr	r3, [pc, #296]	; (80018a0 <sp_measurement_update+0x130>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d12f      	bne.n	80017dc <sp_measurement_update+0x6c>
 800177c:	4b49      	ldr	r3, [pc, #292]	; (80018a4 <sp_measurement_update+0x134>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d12b      	bne.n	80017dc <sp_measurement_update+0x6c>
 8001784:	4b48      	ldr	r3, [pc, #288]	; (80018a8 <sp_measurement_update+0x138>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d127      	bne.n	80017dc <sp_measurement_update+0x6c>
 800178c:	4b47      	ldr	r3, [pc, #284]	; (80018ac <sp_measurement_update+0x13c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d123      	bne.n	80017dc <sp_measurement_update+0x6c>
 8001794:	4b46      	ldr	r3, [pc, #280]	; (80018b0 <sp_measurement_update+0x140>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <sp_measurement_update+0x34>
 800179c:	4b44      	ldr	r3, [pc, #272]	; (80018b0 <sp_measurement_update+0x140>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d11b      	bne.n	80017dc <sp_measurement_update+0x6c>
 80017a4:	4b43      	ldr	r3, [pc, #268]	; (80018b4 <sp_measurement_update+0x144>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <sp_measurement_update+0x44>
 80017ac:	4b41      	ldr	r3, [pc, #260]	; (80018b4 <sp_measurement_update+0x144>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d113      	bne.n	80017dc <sp_measurement_update+0x6c>
		//clear lcd display after EN measurement
		Lcd_clear(&lcd); //to remove EN measure values
 80017b4:	4840      	ldr	r0, [pc, #256]	; (80018b8 <sp_measurement_update+0x148>)
 80017b6:	f7ff fc7f 	bl	80010b8 <Lcd_clear>
		g_bottom_button_pressed = 0;
 80017ba:	4b39      	ldr	r3, [pc, #228]	; (80018a0 <sp_measurement_update+0x130>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]

		g_SP_measure++  ;
 80017c0:	4b3e      	ldr	r3, [pc, #248]	; (80018bc <sp_measurement_update+0x14c>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	3301      	adds	r3, #1
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	4b3c      	ldr	r3, [pc, #240]	; (80018bc <sp_measurement_update+0x14c>)
 80017ca:	701a      	strb	r2, [r3, #0]

		if(g_SP_measure >2 ){
 80017cc:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <sp_measurement_update+0x14c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d963      	bls.n	800189c <sp_measurement_update+0x12c>
			g_SP_measure = 1;
 80017d4:	4b39      	ldr	r3, [pc, #228]	; (80018bc <sp_measurement_update+0x14c>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	701a      	strb	r2, [r3, #0]
		if(g_SP_measure >2 ){
 80017da:	e05f      	b.n	800189c <sp_measurement_update+0x12c>
		}
	}

	// SP update via uart
	else if(g_bottom_button_pressed ==0  && g_EN_config_command_rcvd == 0 && g_SP_config_command_rcvd ==1 && g_CA_config_command_rcvd == 0 && (g_EN_measure == 0 || g_EN_measure ==2) && (g_CA_measure == 0 || g_CA_measure ==2)){
 80017dc:	4b30      	ldr	r3, [pc, #192]	; (80018a0 <sp_measurement_update+0x130>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d15b      	bne.n	800189c <sp_measurement_update+0x12c>
 80017e4:	4b2f      	ldr	r3, [pc, #188]	; (80018a4 <sp_measurement_update+0x134>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d157      	bne.n	800189c <sp_measurement_update+0x12c>
 80017ec:	4b2e      	ldr	r3, [pc, #184]	; (80018a8 <sp_measurement_update+0x138>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d153      	bne.n	800189c <sp_measurement_update+0x12c>
 80017f4:	4b2d      	ldr	r3, [pc, #180]	; (80018ac <sp_measurement_update+0x13c>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d14f      	bne.n	800189c <sp_measurement_update+0x12c>
 80017fc:	4b2c      	ldr	r3, [pc, #176]	; (80018b0 <sp_measurement_update+0x140>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <sp_measurement_update+0x9c>
 8001804:	4b2a      	ldr	r3, [pc, #168]	; (80018b0 <sp_measurement_update+0x140>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d147      	bne.n	800189c <sp_measurement_update+0x12c>
 800180c:	4b29      	ldr	r3, [pc, #164]	; (80018b4 <sp_measurement_update+0x144>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <sp_measurement_update+0xac>
 8001814:	4b27      	ldr	r3, [pc, #156]	; (80018b4 <sp_measurement_update+0x144>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d13f      	bne.n	800189c <sp_measurement_update+0x12c>

		//clear lcd display after EN measurement
		Lcd_clear(&lcd); //to remove EN measure values
 800181c:	4826      	ldr	r0, [pc, #152]	; (80018b8 <sp_measurement_update+0x148>)
 800181e:	f7ff fc4b 	bl	80010b8 <Lcd_clear>

		g_SP_config_command_rcvd = 0;
 8001822:	4b21      	ldr	r3, [pc, #132]	; (80018a8 <sp_measurement_update+0x138>)
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]

		//check that the correct UART message recvd
		if(g_system_config[0]== '&' && g_system_config[1 ]== '_' && g_system_config[2]=='S' && g_system_config[3] == 'P' &&g_system_config[4] =='_'&& g_system_config[5] =='*' &&  g_system_config[6] =='\n' ){
 8001828:	4b25      	ldr	r3, [pc, #148]	; (80018c0 <sp_measurement_update+0x150>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b26      	cmp	r3, #38	; 0x26
 800182e:	d12f      	bne.n	8001890 <sp_measurement_update+0x120>
 8001830:	4b23      	ldr	r3, [pc, #140]	; (80018c0 <sp_measurement_update+0x150>)
 8001832:	785b      	ldrb	r3, [r3, #1]
 8001834:	2b5f      	cmp	r3, #95	; 0x5f
 8001836:	d12b      	bne.n	8001890 <sp_measurement_update+0x120>
 8001838:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <sp_measurement_update+0x150>)
 800183a:	789b      	ldrb	r3, [r3, #2]
 800183c:	2b53      	cmp	r3, #83	; 0x53
 800183e:	d127      	bne.n	8001890 <sp_measurement_update+0x120>
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <sp_measurement_update+0x150>)
 8001842:	78db      	ldrb	r3, [r3, #3]
 8001844:	2b50      	cmp	r3, #80	; 0x50
 8001846:	d123      	bne.n	8001890 <sp_measurement_update+0x120>
 8001848:	4b1d      	ldr	r3, [pc, #116]	; (80018c0 <sp_measurement_update+0x150>)
 800184a:	791b      	ldrb	r3, [r3, #4]
 800184c:	2b5f      	cmp	r3, #95	; 0x5f
 800184e:	d11f      	bne.n	8001890 <sp_measurement_update+0x120>
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <sp_measurement_update+0x150>)
 8001852:	795b      	ldrb	r3, [r3, #5]
 8001854:	2b2a      	cmp	r3, #42	; 0x2a
 8001856:	d11b      	bne.n	8001890 <sp_measurement_update+0x120>
 8001858:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <sp_measurement_update+0x150>)
 800185a:	799b      	ldrb	r3, [r3, #6]
 800185c:	2b0a      	cmp	r3, #10
 800185e:	d117      	bne.n	8001890 <sp_measurement_update+0x120>
			if(g_SP_measure == 0){
 8001860:	4b16      	ldr	r3, [pc, #88]	; (80018bc <sp_measurement_update+0x14c>)
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d103      	bne.n	8001870 <sp_measurement_update+0x100>
				g_SP_measure = 1;
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <sp_measurement_update+0x14c>)
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
			if(g_SP_measure == 0){
 800186e:	e014      	b.n	800189a <sp_measurement_update+0x12a>
			}
			else if(g_SP_measure == 1){
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <sp_measurement_update+0x14c>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d103      	bne.n	8001880 <sp_measurement_update+0x110>
				g_SP_measure = 2;
 8001878:	4b10      	ldr	r3, [pc, #64]	; (80018bc <sp_measurement_update+0x14c>)
 800187a:	2202      	movs	r2, #2
 800187c:	701a      	strb	r2, [r3, #0]
			if(g_SP_measure == 0){
 800187e:	e00c      	b.n	800189a <sp_measurement_update+0x12a>

			}
			else{
				if(g_SP_measure ==2){
 8001880:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <sp_measurement_update+0x14c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b02      	cmp	r3, #2
 8001886:	d108      	bne.n	800189a <sp_measurement_update+0x12a>
					g_SP_measure = 1;
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <sp_measurement_update+0x14c>)
 800188a:	2201      	movs	r2, #1
 800188c:	701a      	strb	r2, [r3, #0]
			if(g_SP_measure == 0){
 800188e:	e004      	b.n	800189a <sp_measurement_update+0x12a>
				}
			}
		}
		//else block to not update g_EN_measure if incorrent command revcd
		else{
			g_SP_measure =  g_SP_measure ;
 8001890:	4b0a      	ldr	r3, [pc, #40]	; (80018bc <sp_measurement_update+0x14c>)
 8001892:	781a      	ldrb	r2, [r3, #0]
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <sp_measurement_update+0x14c>)
 8001896:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001898:	e000      	b.n	800189c <sp_measurement_update+0x12c>
			if(g_SP_measure == 0){
 800189a:	bf00      	nop
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	2000054b 	.word	0x2000054b
 80018a4:	2000048d 	.word	0x2000048d
 80018a8:	20000491 	.word	0x20000491
 80018ac:	20000492 	.word	0x20000492
 80018b0:	20000483 	.word	0x20000483
 80018b4:	20000493 	.word	0x20000493
 80018b8:	200004d0 	.word	0x200004d0
 80018bc:	2000048e 	.word	0x2000048e
 80018c0:	20000470 	.word	0x20000470

080018c4 <HAL_TIM_IC_CaptureCallback>:
uint8_t g_new_pulse = 0;
uint16_t g_lmt01_sens_temp =  0 ;
char dig_sens_temp[3] = {};

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
  if(htim->Instance == TIM2){
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018d4:	d142      	bne.n	800195c <HAL_TIM_IC_CaptureCallback+0x98>
	  g_new_pulse = 1;
 80018d6:	4b23      	ldr	r3, [pc, #140]	; (8001964 <HAL_TIM_IC_CaptureCallback+0xa0>)
 80018d8:	2201      	movs	r2, #1
 80018da:	701a      	strb	r2, [r3, #0]
	  g_time_between_pulses =  __HAL_TIM_GET_COUNTER(&htim2)  - current_value;  //Time between rising edges
 80018dc:	4b22      	ldr	r3, [pc, #136]	; (8001968 <HAL_TIM_IC_CaptureCallback+0xa4>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018e2:	4b22      	ldr	r3, [pc, #136]	; (800196c <HAL_TIM_IC_CaptureCallback+0xa8>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	4a21      	ldr	r2, [pc, #132]	; (8001970 <HAL_TIM_IC_CaptureCallback+0xac>)
 80018ea:	6013      	str	r3, [r2, #0]

	  if( g_time_between_pulses<13){
 80018ec:	4b20      	ldr	r3, [pc, #128]	; (8001970 <HAL_TIM_IC_CaptureCallback+0xac>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b0c      	cmp	r3, #12
 80018f2:	d80a      	bhi.n	800190a <HAL_TIM_IC_CaptureCallback+0x46>
		  current_value = __HAL_TIM_GET_COUNTER(&htim2) ;
 80018f4:	4b1c      	ldr	r3, [pc, #112]	; (8001968 <HAL_TIM_IC_CaptureCallback+0xa4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fa:	4a1c      	ldr	r2, [pc, #112]	; (800196c <HAL_TIM_IC_CaptureCallback+0xa8>)
 80018fc:	6013      	str	r3, [r2, #0]
		  pulse_count++ ;
 80018fe:	4b1d      	ldr	r3, [pc, #116]	; (8001974 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3301      	adds	r3, #1
 8001904:	4a1b      	ldr	r2, [pc, #108]	; (8001974 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001906:	6013      	str	r3, [r2, #0]
		  g_TO1_temp = (pulse_count/4096.0)*256 - 50 ; //calculate new temp - BUG Fixed: 4094 changed to 4096
		 current_value = __HAL_TIM_GET_COUNTER(&htim2) ;
		 pulse_count = 0;
	  }
  }
}
 8001908:	e028      	b.n	800195c <HAL_TIM_IC_CaptureCallback+0x98>
		  g_TO1_temp = (pulse_count/4096.0)*256 - 50 ; //calculate new temp - BUG Fixed: 4094 changed to 4096
 800190a:	4b1a      	ldr	r3, [pc, #104]	; (8001974 <HAL_TIM_IC_CaptureCallback+0xb0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fe00 	bl	8000514 <__aeabi_ui2d>
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	4b17      	ldr	r3, [pc, #92]	; (8001978 <HAL_TIM_IC_CaptureCallback+0xb4>)
 800191a:	f7fe ff9f 	bl	800085c <__aeabi_ddiv>
 800191e:	4602      	mov	r2, r0
 8001920:	460b      	mov	r3, r1
 8001922:	4610      	mov	r0, r2
 8001924:	4619      	mov	r1, r3
 8001926:	f04f 0200 	mov.w	r2, #0
 800192a:	4b14      	ldr	r3, [pc, #80]	; (800197c <HAL_TIM_IC_CaptureCallback+0xb8>)
 800192c:	f7fe fe6c 	bl	8000608 <__aeabi_dmul>
 8001930:	4602      	mov	r2, r0
 8001932:	460b      	mov	r3, r1
 8001934:	4610      	mov	r0, r2
 8001936:	4619      	mov	r1, r3
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	4b10      	ldr	r3, [pc, #64]	; (8001980 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800193e:	f7fe fcab 	bl	8000298 <__aeabi_dsub>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	490f      	ldr	r1, [pc, #60]	; (8001984 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001948:	e9c1 2300 	strd	r2, r3, [r1]
		 current_value = __HAL_TIM_GET_COUNTER(&htim2) ;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_TIM_IC_CaptureCallback+0xa4>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001952:	4a06      	ldr	r2, [pc, #24]	; (800196c <HAL_TIM_IC_CaptureCallback+0xa8>)
 8001954:	6013      	str	r3, [r2, #0]
		 pulse_count = 0;
 8001956:	4b07      	ldr	r3, [pc, #28]	; (8001974 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000524 	.word	0x20000524
 8001968:	20000294 	.word	0x20000294
 800196c:	2000051c 	.word	0x2000051c
 8001970:	20000520 	.word	0x20000520
 8001974:	20000554 	.word	0x20000554
 8001978:	40b00000 	.word	0x40b00000
 800197c:	40700000 	.word	0x40700000
 8001980:	40490000 	.word	0x40490000
 8001984:	200003d0 	.word	0x200003d0

08001988 <flash_led_d3>:

/**
 * Function flashed LED D3 at specified interval of 50 ms
 */
void flash_led_d3(){
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - g_time_passed >= 50 && g_LED_D3_ON == 0){
 800198c:	f002 fc56 	bl	800423c <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	4b16      	ldr	r3, [pc, #88]	; (80019ec <flash_led_d3+0x64>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b31      	cmp	r3, #49	; 0x31
 800199a:	d90c      	bls.n	80019b6 <flash_led_d3+0x2e>
 800199c:	4b14      	ldr	r3, [pc, #80]	; (80019f0 <flash_led_d3+0x68>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d108      	bne.n	80019b6 <flash_led_d3+0x2e>
		g_LED_D3_ON = 1; // set D2 on
 80019a4:	4b12      	ldr	r3, [pc, #72]	; (80019f0 <flash_led_d3+0x68>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET) ;
 80019aa:	2200      	movs	r2, #0
 80019ac:	2120      	movs	r1, #32
 80019ae:	4811      	ldr	r0, [pc, #68]	; (80019f4 <flash_led_d3+0x6c>)
 80019b0:	f003 fba6 	bl	8005100 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
		g_LED_D3_ON = 0;  //set D2 off

	}

}
 80019b4:	e018      	b.n	80019e8 <flash_led_d3+0x60>
	else if(HAL_GetTick() - g_time_passed >= 100 && g_LED_D3_ON == 1){
 80019b6:	f002 fc41 	bl	800423c <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <flash_led_d3+0x64>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b63      	cmp	r3, #99	; 0x63
 80019c4:	d910      	bls.n	80019e8 <flash_led_d3+0x60>
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <flash_led_d3+0x68>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d10c      	bne.n	80019e8 <flash_led_d3+0x60>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET) ;
 80019ce:	2201      	movs	r2, #1
 80019d0:	2120      	movs	r1, #32
 80019d2:	4808      	ldr	r0, [pc, #32]	; (80019f4 <flash_led_d3+0x6c>)
 80019d4:	f003 fb94 	bl	8005100 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
 80019d8:	f002 fc30 	bl	800423c <HAL_GetTick>
 80019dc:	4603      	mov	r3, r0
 80019de:	4a03      	ldr	r2, [pc, #12]	; (80019ec <flash_led_d3+0x64>)
 80019e0:	6013      	str	r3, [r2, #0]
		g_LED_D3_ON = 0;  //set D2 off
 80019e2:	4b03      	ldr	r3, [pc, #12]	; (80019f0 <flash_led_d3+0x68>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000488 	.word	0x20000488
 80019f0:	2000048c 	.word	0x2000048c
 80019f4:	40020400 	.word	0x40020400

080019f8 <flash_led_d2>:

/**
 * Function flashed LED D2 at specified interval of 100 ms
 */
void flash_led_d2(){
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
	if(HAL_GetTick() - g_time_passed >= 100 && g_LED_D2_ON == 0){
 80019fc:	f002 fc1e 	bl	800423c <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	4b16      	ldr	r3, [pc, #88]	; (8001a5c <flash_led_d2+0x64>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	1ad3      	subs	r3, r2, r3
 8001a08:	2b63      	cmp	r3, #99	; 0x63
 8001a0a:	d90c      	bls.n	8001a26 <flash_led_d2+0x2e>
 8001a0c:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <flash_led_d2+0x68>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d108      	bne.n	8001a26 <flash_led_d2+0x2e>
		g_LED_D2_ON = 1; // set D2 on
 8001a14:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <flash_led_d2+0x68>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET) ;
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2110      	movs	r1, #16
 8001a1e:	4811      	ldr	r0, [pc, #68]	; (8001a64 <flash_led_d2+0x6c>)
 8001a20:	f003 fb6e 	bl	8005100 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
		g_LED_D2_ON = 0;  //set D2 off

	}

}
 8001a24:	e018      	b.n	8001a58 <flash_led_d2+0x60>
	else if(HAL_GetTick() - g_time_passed >= 200 && g_LED_D2_ON == 1){
 8001a26:	f002 fc09 	bl	800423c <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	4b0b      	ldr	r3, [pc, #44]	; (8001a5c <flash_led_d2+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2bc7      	cmp	r3, #199	; 0xc7
 8001a34:	d910      	bls.n	8001a58 <flash_led_d2+0x60>
 8001a36:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <flash_led_d2+0x68>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d10c      	bne.n	8001a58 <flash_led_d2+0x60>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET) ;
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2110      	movs	r1, #16
 8001a42:	4808      	ldr	r0, [pc, #32]	; (8001a64 <flash_led_d2+0x6c>)
 8001a44:	f003 fb5c 	bl	8005100 <HAL_GPIO_WritePin>
		g_time_passed =  HAL_GetTick() ;
 8001a48:	f002 fbf8 	bl	800423c <HAL_GetTick>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4a03      	ldr	r2, [pc, #12]	; (8001a5c <flash_led_d2+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]
		g_LED_D2_ON = 0;  //set D2 off
 8001a52:	4b03      	ldr	r3, [pc, #12]	; (8001a60 <flash_led_d2+0x68>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	701a      	strb	r2, [r3, #0]
}
 8001a58:	bf00      	nop
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000488 	.word	0x20000488
 8001a60:	20000490 	.word	0x20000490
 8001a64:	40020400 	.word	0x40020400

08001a68 <flash_led_d4>:
/**
 * Function flashed LED D4 at specified interval of 200 ms
 */
uint32_t d4_toggle_time = 0;
//uint8_t d5_led_entered
void flash_led_d4(){
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
//		g_time_passed =  HAL_GetTick() ;
//		g_LED_D4_ON = 0;  //set D2 off
//
//	}

	if(HAL_GetTick() - d4_toggle_time > 200){
 8001a6c:	f002 fbe6 	bl	800423c <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	4b08      	ldr	r3, [pc, #32]	; (8001a94 <flash_led_d4+0x2c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2bc8      	cmp	r3, #200	; 0xc8
 8001a7a:	d909      	bls.n	8001a90 <flash_led_d4+0x28>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 8001a7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a80:	4805      	ldr	r0, [pc, #20]	; (8001a98 <flash_led_d4+0x30>)
 8001a82:	f003 fb56 	bl	8005132 <HAL_GPIO_TogglePin>
		d4_toggle_time =  HAL_GetTick();
 8001a86:	f002 fbd9 	bl	800423c <HAL_GetTick>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4a01      	ldr	r2, [pc, #4]	; (8001a94 <flash_led_d4+0x2c>)
 8001a8e:	6013      	str	r3, [r2, #0]
	}

}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	2000052c 	.word	0x2000052c
 8001a98:	40020400 	.word	0x40020400

08001a9c <ADC_Select_CH0>:
		  }
	  }
}

//digital sensore
void ADC_Select_CH0(void){
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001aa2:	463b      	mov	r3, r7
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_0;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001aba:	463b      	mov	r3, r7
 8001abc:	4619      	mov	r1, r3
 8001abe:	4806      	ldr	r0, [pc, #24]	; (8001ad8 <ADC_Select_CH0+0x3c>)
 8001ac0:	f002 fdb0 	bl	8004624 <HAL_ADC_ConfigChannel>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <ADC_Select_CH0+0x32>
	{
		Error_Handler();
 8001aca:	f001 feb9 	bl	8003840 <Error_Handler>
	}


}
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	2000022c 	.word	0x2000022c

08001adc <ADC_Select_CH14>:
// photodiode
void ADC_Select_CH14(void){
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_14;
 8001aee:	230e      	movs	r3, #14
 8001af0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001af2:	2301      	movs	r3, #1
 8001af4:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001af6:	463b      	mov	r3, r7
 8001af8:	4619      	mov	r1, r3
 8001afa:	4806      	ldr	r0, [pc, #24]	; (8001b14 <ADC_Select_CH14+0x38>)
 8001afc:	f002 fd92 	bl	8004624 <HAL_ADC_ConfigChannel>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <ADC_Select_CH14+0x2e>
	{
		Error_Handler();
 8001b06:	f001 fe9b 	bl	8003840 <Error_Handler>
	}


}
 8001b0a:	bf00      	nop
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	2000022c 	.word	0x2000022c

08001b18 <ADC_Select_CH9>:

//PV- Panel- ADC 1
void ADC_Select_CH9(void){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001b1e:	463b      	mov	r3, r7
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_9;
 8001b2a:	2309      	movs	r3, #9
 8001b2c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b32:	463b      	mov	r3, r7
 8001b34:	4619      	mov	r1, r3
 8001b36:	4806      	ldr	r0, [pc, #24]	; (8001b50 <ADC_Select_CH9+0x38>)
 8001b38:	f002 fd74 	bl	8004624 <HAL_ADC_ConfigChannel>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <ADC_Select_CH9+0x2e>
	{
		Error_Handler();
 8001b42:	f001 fe7d 	bl	8003840 <Error_Handler>
	}
}
 8001b46:	bf00      	nop
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	2000022c 	.word	0x2000022c

08001b54 <ADC_Select_CH15>:

//PV - Panel - ADC2
void ADC_Select_CH15(void){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	*/
	sConfig.Channel = ADC_CHANNEL_15;
 8001b66:	230f      	movs	r3, #15
 8001b68:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b6e:	463b      	mov	r3, r7
 8001b70:	4619      	mov	r1, r3
 8001b72:	4806      	ldr	r0, [pc, #24]	; (8001b8c <ADC_Select_CH15+0x38>)
 8001b74:	f002 fd56 	bl	8004624 <HAL_ADC_ConfigChannel>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <ADC_Select_CH15+0x2e>
	{
		Error_Handler();
 8001b7e:	f001 fe5f 	bl	8003840 <Error_Handler>
	}
}
 8001b82:	bf00      	nop
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	2000022c 	.word	0x2000022c

08001b90 <get_adc_value_conver_to_lux>:
 * Function starts ADC CH14, connected to ouput of light diode
 * get the ADC value of diode
 */
double ip_diode = 0;
uint16_t lux_value = 0;
uint16_t get_adc_value_conver_to_lux(){
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
	ADC_Select_CH14() ;
 8001b94:	f7ff ffa2 	bl	8001adc <ADC_Select_CH14>
	HAL_ADC_Start(&hadc1);
 8001b98:	482f      	ldr	r0, [pc, #188]	; (8001c58 <get_adc_value_conver_to_lux+0xc8>)
 8001b9a:	f002 fbc3 	bl	8004324 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) ;
 8001b9e:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba2:	482d      	ldr	r0, [pc, #180]	; (8001c58 <get_adc_value_conver_to_lux+0xc8>)
 8001ba4:	f002 fca5 	bl	80044f2 <HAL_ADC_PollForConversion>
	g_raw_lux_value = HAL_ADC_GetValue(&hadc1) ;
 8001ba8:	482b      	ldr	r0, [pc, #172]	; (8001c58 <get_adc_value_conver_to_lux+0xc8>)
 8001baa:	f002 fd2d 	bl	8004608 <HAL_ADC_GetValue>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7fe fcaf 	bl	8000514 <__aeabi_ui2d>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4928      	ldr	r1, [pc, #160]	; (8001c5c <get_adc_value_conver_to_lux+0xcc>)
 8001bbc:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_ADC_Stop(&hadc1);
 8001bc0:	4825      	ldr	r0, [pc, #148]	; (8001c58 <get_adc_value_conver_to_lux+0xc8>)
 8001bc2:	f002 fc63 	bl	800448c <HAL_ADC_Stop>

	//scale adc value [0,99999] - For 30000 lux
//	g_raw_lux_value = g_raw_lux_value*(29999.0/4095.0) ;

	//make these into your own values
	g_raw_lux_value = g_raw_lux_value*(3.3/4095.0) ;
 8001bc6:	4b25      	ldr	r3, [pc, #148]	; (8001c5c <get_adc_value_conver_to_lux+0xcc>)
 8001bc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bcc:	a31c      	add	r3, pc, #112	; (adr r3, 8001c40 <get_adc_value_conver_to_lux+0xb0>)
 8001bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd2:	f7fe fd19 	bl	8000608 <__aeabi_dmul>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	460b      	mov	r3, r1
 8001bda:	4920      	ldr	r1, [pc, #128]	; (8001c5c <get_adc_value_conver_to_lux+0xcc>)
 8001bdc:	e9c1 2300 	strd	r2, r3, [r1]
	ip_diode = g_raw_lux_value/1200.0 ;
 8001be0:	4b1e      	ldr	r3, [pc, #120]	; (8001c5c <get_adc_value_conver_to_lux+0xcc>)
 8001be2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	4b1d      	ldr	r3, [pc, #116]	; (8001c60 <get_adc_value_conver_to_lux+0xd0>)
 8001bec:	f7fe fe36 	bl	800085c <__aeabi_ddiv>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	491b      	ldr	r1, [pc, #108]	; (8001c64 <get_adc_value_conver_to_lux+0xd4>)
 8001bf6:	e9c1 2300 	strd	r2, r3, [r1]
	lux_value = pow((ip_diode/(0.085*pow(10,-6))),1/1.01) ;
 8001bfa:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <get_adc_value_conver_to_lux+0xd4>)
 8001bfc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c00:	a311      	add	r3, pc, #68	; (adr r3, 8001c48 <get_adc_value_conver_to_lux+0xb8>)
 8001c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c06:	f7fe fe29 	bl	800085c <__aeabi_ddiv>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	ec43 2b17 	vmov	d7, r2, r3
 8001c12:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8001c50 <get_adc_value_conver_to_lux+0xc0>
 8001c16:	eeb0 0a47 	vmov.f32	s0, s14
 8001c1a:	eef0 0a67 	vmov.f32	s1, s15
 8001c1e:	f009 fcbf 	bl	800b5a0 <pow>
 8001c22:	ec53 2b10 	vmov	r2, r3, d0
 8001c26:	4610      	mov	r0, r2
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f7fe ffc5 	bl	8000bb8 <__aeabi_d2uiz>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	4b0d      	ldr	r3, [pc, #52]	; (8001c68 <get_adc_value_conver_to_lux+0xd8>)
 8001c34:	801a      	strh	r2, [r3, #0]

//	return g_raw_lux_value ;
	return lux_value ;
 8001c36:	4b0c      	ldr	r3, [pc, #48]	; (8001c68 <get_adc_value_conver_to_lux+0xd8>)
 8001c38:	881b      	ldrh	r3, [r3, #0]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	e734d9b4 	.word	0xe734d9b4
 8001c44:	3f4a680c 	.word	0x3f4a680c
 8001c48:	d05394fe 	.word	0xd05394fe
 8001c4c:	3e76d127 	.word	0x3e76d127
 8001c50:	1e6a7498 	.word	0x1e6a7498
 8001c54:	3fefaee4 	.word	0x3fefaee4
 8001c58:	2000022c 	.word	0x2000022c
 8001c5c:	200003d8 	.word	0x200003d8
 8001c60:	4092c000 	.word	0x4092c000
 8001c64:	20000530 	.word	0x20000530
 8001c68:	20000538 	.word	0x20000538

08001c6c <en_measurements_and_responses>:
 * This funtion performs the measurement for UR3: Environement measure.
 * It measures the ambient temperature, solar panel temperature and light intensity,
 * the board is exposed to.
 * Measurements and responses, transmitted to UART and LCD
 */
void en_measurements_and_responses(){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af02      	add	r7, sp, #8


	if(g_EN_measure == 1){
 8001c72:	4b41      	ldr	r3, [pc, #260]	; (8001d78 <en_measurements_and_responses+0x10c>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d14a      	bne.n	8001d10 <en_measurements_and_responses+0xa4>

	  // ignore bottom and left button press and SP command while measuring
	  if(g_bottom_button_pressed ==1 || g_SP_config_command_rcvd ==1 ||  g_left_button_pressed ==1){
 8001c7a:	4b40      	ldr	r3, [pc, #256]	; (8001d7c <en_measurements_and_responses+0x110>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d007      	beq.n	8001c92 <en_measurements_and_responses+0x26>
 8001c82:	4b3f      	ldr	r3, [pc, #252]	; (8001d80 <en_measurements_and_responses+0x114>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d003      	beq.n	8001c92 <en_measurements_and_responses+0x26>
 8001c8a:	4b3e      	ldr	r3, [pc, #248]	; (8001d84 <en_measurements_and_responses+0x118>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b01      	cmp	r3, #1
 8001c90:	d108      	bne.n	8001ca4 <en_measurements_and_responses+0x38>
		  g_bottom_button_pressed = 0 ;
 8001c92:	4b3a      	ldr	r3, [pc, #232]	; (8001d7c <en_measurements_and_responses+0x110>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]
		  g_SP_config_command_rcvd = 0 ;
 8001c98:	4b39      	ldr	r3, [pc, #228]	; (8001d80 <en_measurements_and_responses+0x114>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
		  g_left_button_pressed = 0;
 8001c9e:	4b39      	ldr	r3, [pc, #228]	; (8001d84 <en_measurements_and_responses+0x118>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
	  }
	  //ANALOGUE SENSOR CALIBRATION
	  g_temp_in_deg = get_adc_value_and_celsius_temperature() ;
 8001ca4:	f7ff faec 	bl	8001280 <get_adc_value_and_celsius_temperature>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	461a      	mov	r2, r3
 8001cac:	4b36      	ldr	r3, [pc, #216]	; (8001d88 <en_measurements_and_responses+0x11c>)
 8001cae:	801a      	strh	r2, [r3, #0]
	  store_temp_in_string(g_temp_in_deg, g_temperature, LEN);
 8001cb0:	4b35      	ldr	r3, [pc, #212]	; (8001d88 <en_measurements_and_responses+0x11c>)
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	4935      	ldr	r1, [pc, #212]	; (8001d8c <en_measurements_and_responses+0x120>)
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fb3b 	bl	8001334 <store_temp_in_string>

	  //PHOTODIOCE ouput
	  g_get_lxd_value = get_adc_value_conver_to_lux();
 8001cbe:	f7ff ff67 	bl	8001b90 <get_adc_value_conver_to_lux>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	4b32      	ldr	r3, [pc, #200]	; (8001d90 <en_measurements_and_responses+0x124>)
 8001cc8:	801a      	strh	r2, [r3, #0]
	  snprintf(g_lxd_value, sizeof(g_lxd_value), "%05d",g_get_lxd_value);
 8001cca:	4b31      	ldr	r3, [pc, #196]	; (8001d90 <en_measurements_and_responses+0x124>)
 8001ccc:	881b      	ldrh	r3, [r3, #0]
 8001cce:	4a31      	ldr	r2, [pc, #196]	; (8001d94 <en_measurements_and_responses+0x128>)
 8001cd0:	2106      	movs	r1, #6
 8001cd2:	4831      	ldr	r0, [pc, #196]	; (8001d98 <en_measurements_and_responses+0x12c>)
 8001cd4:	f007 f9d8 	bl	8009088 <sniprintf>

	  // DIGITAL SENSOR CALIBRATION
	  g_lmt01_sens_temp =  (uint16_t)g_TO1_temp ;
 8001cd8:	4b30      	ldr	r3, [pc, #192]	; (8001d9c <en_measurements_and_responses+0x130>)
 8001cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f7fe ff69 	bl	8000bb8 <__aeabi_d2uiz>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	b29a      	uxth	r2, r3
 8001cea:	4b2d      	ldr	r3, [pc, #180]	; (8001da0 <en_measurements_and_responses+0x134>)
 8001cec:	801a      	strh	r2, [r3, #0]
	  store_temp_in_string(g_lmt01_sens_temp, dig_sens_temp, LEN) ;
 8001cee:	4b2c      	ldr	r3, [pc, #176]	; (8001da0 <en_measurements_and_responses+0x134>)
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	492b      	ldr	r1, [pc, #172]	; (8001da4 <en_measurements_and_responses+0x138>)
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff fb1c 	bl	8001334 <store_temp_in_string>

	  //re-prime system state update
	  if(g_transmit_system_state ==0){
 8001cfc:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <en_measurements_and_responses+0x13c>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d102      	bne.n	8001d0a <en_measurements_and_responses+0x9e>
		  g_transmit_system_state =1; //send the system state again
 8001d04:	4b28      	ldr	r3, [pc, #160]	; (8001da8 <en_measurements_and_responses+0x13c>)
 8001d06:	2201      	movs	r2, #1
 8001d08:	701a      	strb	r2, [r3, #0]

	  }

	  //Flash D3 LED -> put in function
	  flash_led_d3();
 8001d0a:	f7ff fe3d 	bl	8001988 <flash_led_d3>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)system_state_transmit, 18);

	  }

	}
}
 8001d0e:	e030      	b.n	8001d72 <en_measurements_and_responses+0x106>
	else if(g_EN_measure == 2){
 8001d10:	4b19      	ldr	r3, [pc, #100]	; (8001d78 <en_measurements_and_responses+0x10c>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d12c      	bne.n	8001d72 <en_measurements_and_responses+0x106>
		g_EN_measure = 0;
 8001d18:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <en_measurements_and_responses+0x10c>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	701a      	strb	r2, [r3, #0]
		 Lcd_clear(&lcd);
 8001d1e:	4823      	ldr	r0, [pc, #140]	; (8001dac <en_measurements_and_responses+0x140>)
 8001d20:	f7ff f9ca 	bl	80010b8 <Lcd_clear>
		g_EN_measure_LCD_display =  1 ;
 8001d24:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <en_measurements_and_responses+0x144>)
 8001d26:	2201      	movs	r2, #1
 8001d28:	701a      	strb	r2, [r3, #0]
		g_SP_measure_LCD_diplay = 0 ; //dont display SP measurements
 8001d2a:	4b22      	ldr	r3, [pc, #136]	; (8001db4 <en_measurements_and_responses+0x148>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET) ;
 8001d30:	2201      	movs	r2, #1
 8001d32:	2120      	movs	r1, #32
 8001d34:	4820      	ldr	r0, [pc, #128]	; (8001db8 <en_measurements_and_responses+0x14c>)
 8001d36:	f003 f9e3 	bl	8005100 <HAL_GPIO_WritePin>
	  snprintf(system_state_transmit,sizeof(system_state_transmit),"&_%03d_%03d_%05d_*\n",g_temp_in_deg,g_lmt01_sens_temp, g_get_lxd_value );
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <en_measurements_and_responses+0x11c>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <en_measurements_and_responses+0x134>)
 8001d42:	881b      	ldrh	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <en_measurements_and_responses+0x124>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	9301      	str	r3, [sp, #4]
 8001d4c:	9200      	str	r2, [sp, #0]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4a1a      	ldr	r2, [pc, #104]	; (8001dbc <en_measurements_and_responses+0x150>)
 8001d52:	2113      	movs	r1, #19
 8001d54:	481a      	ldr	r0, [pc, #104]	; (8001dc0 <en_measurements_and_responses+0x154>)
 8001d56:	f007 f997 	bl	8009088 <sniprintf>
	  if(g_transmit_system_state  == 1){
 8001d5a:	4b13      	ldr	r3, [pc, #76]	; (8001da8 <en_measurements_and_responses+0x13c>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d107      	bne.n	8001d72 <en_measurements_and_responses+0x106>
		  g_transmit_system_state = 0;
 8001d62:	4b11      	ldr	r3, [pc, #68]	; (8001da8 <en_measurements_and_responses+0x13c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)system_state_transmit, 18);
 8001d68:	2212      	movs	r2, #18
 8001d6a:	4915      	ldr	r1, [pc, #84]	; (8001dc0 <en_measurements_and_responses+0x154>)
 8001d6c:	4815      	ldr	r0, [pc, #84]	; (8001dc4 <en_measurements_and_responses+0x158>)
 8001d6e:	f005 fd80 	bl	8007872 <HAL_UART_Transmit_IT>
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000483 	.word	0x20000483
 8001d7c:	2000054b 	.word	0x2000054b
 8001d80:	20000491 	.word	0x20000491
 8001d84:	20000548 	.word	0x20000548
 8001d88:	200003c8 	.word	0x200003c8
 8001d8c:	200003cc 	.word	0x200003cc
 8001d90:	200003e0 	.word	0x200003e0
 8001d94:	0800c41c 	.word	0x0800c41c
 8001d98:	200003e4 	.word	0x200003e4
 8001d9c:	200003d0 	.word	0x200003d0
 8001da0:	20000526 	.word	0x20000526
 8001da4:	20000528 	.word	0x20000528
 8001da8:	20000012 	.word	0x20000012
 8001dac:	200004d0 	.word	0x200004d0
 8001db0:	20000484 	.word	0x20000484
 8001db4:	2000048f 	.word	0x2000048f
 8001db8:	40020400 	.word	0x40020400
 8001dbc:	0800c424 	.word	0x0800c424
 8001dc0:	200004a4 	.word	0x200004a4
 8001dc4:	2000036c 	.word	0x2000036c

08001dc8 <sp_measurements_and_responses>:

uint32_t previous_dutycyle_reference_point = 0;
uint8_t start_sweeping_IV_curve =1;
uint8_t CCR_value = 0;
uint8_t continue_increasing_dutycyle =1;
void sp_measurements_and_responses(){
 8001dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dcc:	b086      	sub	sp, #24
 8001dce:	af06      	add	r7, sp, #24
	  if(g_SP_measure == 1){
 8001dd0:	4b91      	ldr	r3, [pc, #580]	; (8002018 <sp_measurements_and_responses+0x250>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	f040 815f 	bne.w	8002098 <sp_measurements_and_responses+0x2d0>

		  // ignore top button and left button press and EN command while measuring
		  if(g_top_button_pressed ==1 || g_EN_config_command_rcvd ==1 || g_left_button_pressed ==1){
 8001dda:	4b90      	ldr	r3, [pc, #576]	; (800201c <sp_measurements_and_responses+0x254>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d007      	beq.n	8001df2 <sp_measurements_and_responses+0x2a>
 8001de2:	4b8f      	ldr	r3, [pc, #572]	; (8002020 <sp_measurements_and_responses+0x258>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d003      	beq.n	8001df2 <sp_measurements_and_responses+0x2a>
 8001dea:	4b8e      	ldr	r3, [pc, #568]	; (8002024 <sp_measurements_and_responses+0x25c>)
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2b01      	cmp	r3, #1
 8001df0:	d108      	bne.n	8001e04 <sp_measurements_and_responses+0x3c>
			  g_top_button_pressed = 0 ;
 8001df2:	4b8a      	ldr	r3, [pc, #552]	; (800201c <sp_measurements_and_responses+0x254>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
			  g_EN_config_command_rcvd = 0;
 8001df8:	4b89      	ldr	r3, [pc, #548]	; (8002020 <sp_measurements_and_responses+0x258>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	701a      	strb	r2, [r3, #0]
			  g_left_button_pressed = 0;
 8001dfe:	4b89      	ldr	r3, [pc, #548]	; (8002024 <sp_measurements_and_responses+0x25c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	701a      	strb	r2, [r3, #0]
		  }

		  if(start_sweeping_IV_curve ==1){
 8001e04:	4b88      	ldr	r3, [pc, #544]	; (8002028 <sp_measurements_and_responses+0x260>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d107      	bne.n	8001e1c <sp_measurements_and_responses+0x54>
			  previous_dutycyle_reference_point = HAL_GetTick();
 8001e0c:	f002 fa16 	bl	800423c <HAL_GetTick>
 8001e10:	4603      	mov	r3, r0
 8001e12:	4a86      	ldr	r2, [pc, #536]	; (800202c <sp_measurements_and_responses+0x264>)
 8001e14:	6013      	str	r3, [r2, #0]
			  start_sweeping_IV_curve = 0;
 8001e16:	4b84      	ldr	r3, [pc, #528]	; (8002028 <sp_measurements_and_responses+0x260>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
		  }

		  //sweep through IV curve every 100ms
		  if(HAL_GetTick() -previous_dutycyle_reference_point >=1000 && continue_increasing_dutycyle == 1){
 8001e1c:	f002 fa0e 	bl	800423c <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	4b82      	ldr	r3, [pc, #520]	; (800202c <sp_measurements_and_responses+0x264>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e2c:	d31b      	bcc.n	8001e66 <sp_measurements_and_responses+0x9e>
 8001e2e:	4b80      	ldr	r3, [pc, #512]	; (8002030 <sp_measurements_and_responses+0x268>)
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d117      	bne.n	8001e66 <sp_measurements_and_responses+0x9e>
			  CCR_value = TIM5->CCR2 ;
 8001e36:	4b7f      	ldr	r3, [pc, #508]	; (8002034 <sp_measurements_and_responses+0x26c>)
 8001e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	4b7e      	ldr	r3, [pc, #504]	; (8002038 <sp_measurements_and_responses+0x270>)
 8001e3e:	701a      	strb	r2, [r3, #0]
			  TIM5->CCR2++;
 8001e40:	4b7c      	ldr	r3, [pc, #496]	; (8002034 <sp_measurements_and_responses+0x26c>)
 8001e42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e44:	3201      	adds	r2, #1
 8001e46:	639a      	str	r2, [r3, #56]	; 0x38
			  //check for overflow
			  if(TIM5->CCR2 > 100 ){
 8001e48:	4b7a      	ldr	r3, [pc, #488]	; (8002034 <sp_measurements_and_responses+0x26c>)
 8001e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e4c:	2b64      	cmp	r3, #100	; 0x64
 8001e4e:	d905      	bls.n	8001e5c <sp_measurements_and_responses+0x94>
				  continue_increasing_dutycyle = 0;
 8001e50:	4b77      	ldr	r3, [pc, #476]	; (8002030 <sp_measurements_and_responses+0x268>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]
				  TIM5->CCR2 = 0;
 8001e56:	4b77      	ldr	r3, [pc, #476]	; (8002034 <sp_measurements_and_responses+0x26c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	639a      	str	r2, [r3, #56]	; 0x38
			  }
			  previous_dutycyle_reference_point  = HAL_GetTick();
 8001e5c:	f002 f9ee 	bl	800423c <HAL_GetTick>
 8001e60:	4603      	mov	r3, r0
 8001e62:	4a72      	ldr	r2, [pc, #456]	; (800202c <sp_measurements_and_responses+0x264>)
 8001e64:	6013      	str	r3, [r2, #0]
		  }



		//reprime state transmission
		if(g_transmit_SP_system_state == 0){
 8001e66:	4b75      	ldr	r3, [pc, #468]	; (800203c <sp_measurements_and_responses+0x274>)
 8001e68:	781b      	ldrb	r3, [r3, #0]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d102      	bne.n	8001e74 <sp_measurements_and_responses+0xac>
			g_transmit_SP_system_state = 1;
 8001e6e:	4b73      	ldr	r3, [pc, #460]	; (800203c <sp_measurements_and_responses+0x274>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	701a      	strb	r2, [r3, #0]
		}
		//PV panel data points measure
		g_PV_vol1 = get_pv_panel_adc2_input() ; //Voc = Vsp
 8001e74:	f000 facc 	bl	8002410 <get_pv_panel_adc2_input>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4b70      	ldr	r3, [pc, #448]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001e7e:	801a      	strh	r2, [r3, #0]
		//*ADC input(2) Vb = V_var
		g_PV_vol2= get_pv_panel_adc1_input() ;
 8001e80:	f000 fa66 	bl	8002350 <get_pv_panel_adc1_input>
 8001e84:	4603      	mov	r3, r0
 8001e86:	461a      	mov	r2, r3
 8001e88:	4b6e      	ldr	r3, [pc, #440]	; (8002044 <sp_measurements_and_responses+0x27c>)
 8001e8a:	801a      	strh	r2, [r3, #0]

		//GET VALUES
		//Voc measure - Voc, vpv
		if(g_PV_vol1 > g_prev_v_pv){
 8001e8c:	4b6c      	ldr	r3, [pc, #432]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001e8e:	881a      	ldrh	r2, [r3, #0]
 8001e90:	4b6d      	ldr	r3, [pc, #436]	; (8002048 <sp_measurements_and_responses+0x280>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d907      	bls.n	8001ea8 <sp_measurements_and_responses+0xe0>
		  g_prev_v_pv = g_PV_vol1 ;
 8001e98:	4b69      	ldr	r3, [pc, #420]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001e9a:	881a      	ldrh	r2, [r3, #0]
 8001e9c:	4b6a      	ldr	r3, [pc, #424]	; (8002048 <sp_measurements_and_responses+0x280>)
 8001e9e:	801a      	strh	r2, [r3, #0]
		  //capture maximum open circuit voltage
		  g_v_oc_pv = g_PV_vol1 ;
 8001ea0:	4b67      	ldr	r3, [pc, #412]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001ea2:	881a      	ldrh	r2, [r3, #0]
 8001ea4:	4b69      	ldr	r3, [pc, #420]	; (800204c <sp_measurements_and_responses+0x284>)
 8001ea6:	801a      	strh	r2, [r3, #0]
		}


		if(g_PV_vol1 - g_PV_vol2 >0){
 8001ea8:	4b65      	ldr	r3, [pc, #404]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b65      	ldr	r3, [pc, #404]	; (8002044 <sp_measurements_and_responses+0x27c>)
 8001eb0:	881b      	ldrh	r3, [r3, #0]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	dd17      	ble.n	8001ee8 <sp_measurements_and_responses+0x120>
			if((g_PV_vol1 - g_PV_vol2) - prev_panel_current <30 ){
 8001eb8:	4b61      	ldr	r3, [pc, #388]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4b61      	ldr	r3, [pc, #388]	; (8002044 <sp_measurements_and_responses+0x27c>)
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	4a62      	ldr	r2, [pc, #392]	; (8002050 <sp_measurements_and_responses+0x288>)
 8001ec6:	8812      	ldrh	r2, [r2, #0]
 8001ec8:	1a9b      	subs	r3, r3, r2
 8001eca:	2b1d      	cmp	r3, #29
 8001ecc:	dc10      	bgt.n	8001ef0 <sp_measurements_and_responses+0x128>
				g_i_pv = g_PV_vol1 - g_PV_vol2 ;
 8001ece:	4b5c      	ldr	r3, [pc, #368]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001ed0:	881a      	ldrh	r2, [r3, #0]
 8001ed2:	4b5c      	ldr	r3, [pc, #368]	; (8002044 <sp_measurements_and_responses+0x27c>)
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	4b5e      	ldr	r3, [pc, #376]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001edc:	801a      	strh	r2, [r3, #0]

				prev_panel_current = g_i_pv ;
 8001ede:	4b5d      	ldr	r3, [pc, #372]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001ee0:	881a      	ldrh	r2, [r3, #0]
 8001ee2:	4b5b      	ldr	r3, [pc, #364]	; (8002050 <sp_measurements_and_responses+0x288>)
 8001ee4:	801a      	strh	r2, [r3, #0]
 8001ee6:	e003      	b.n	8001ef0 <sp_measurements_and_responses+0x128>
			}
		}
		else{
			g_i_pv = g_i_pv ; //dont update current
 8001ee8:	4b5a      	ldr	r3, [pc, #360]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001eea:	881a      	ldrh	r2, [r3, #0]
 8001eec:	4b59      	ldr	r3, [pc, #356]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001eee:	801a      	strh	r2, [r3, #0]
		}
		//power measure - multiply by 1000, to get result in mW
		g_p_pv = ( (g_PV_vol1 * g_i_pv)/1000000.0) *1000;
 8001ef0:	4b53      	ldr	r3, [pc, #332]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4b57      	ldr	r3, [pc, #348]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	fb02 f303 	mul.w	r3, r2, r3
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fb18 	bl	8000534 <__aeabi_i2d>
 8001f04:	a342      	add	r3, pc, #264	; (adr r3, 8002010 <sp_measurements_and_responses+0x248>)
 8001f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0a:	f7fe fca7 	bl	800085c <__aeabi_ddiv>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	4610      	mov	r0, r2
 8001f14:	4619      	mov	r1, r3
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	4b4f      	ldr	r3, [pc, #316]	; (8002058 <sp_measurements_and_responses+0x290>)
 8001f1c:	f7fe fb74 	bl	8000608 <__aeabi_dmul>
 8001f20:	4602      	mov	r2, r0
 8001f22:	460b      	mov	r3, r1
 8001f24:	4610      	mov	r0, r2
 8001f26:	4619      	mov	r1, r3
 8001f28:	f7fe fe66 	bl	8000bf8 <__aeabi_d2f>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	4a4b      	ldr	r2, [pc, #300]	; (800205c <sp_measurements_and_responses+0x294>)
 8001f30:	6013      	str	r3, [r2, #0]


		/*mpp values measure using power -Pmpp, Vmpp, Impp*/
		//check is power increasing
		if(g_p_pv > g_prev_p_pv ){
 8001f32:	4b4a      	ldr	r3, [pc, #296]	; (800205c <sp_measurements_and_responses+0x294>)
 8001f34:	ed93 7a00 	vldr	s14, [r3]
 8001f38:	4b49      	ldr	r3, [pc, #292]	; (8002060 <sp_measurements_and_responses+0x298>)
 8001f3a:	edd3 7a00 	vldr	s15, [r3]
 8001f3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	dd1e      	ble.n	8001f86 <sp_measurements_and_responses+0x1be>
			//calibrate measured power
			g_p_mpp = g_p_pv ;
 8001f48:	4b44      	ldr	r3, [pc, #272]	; (800205c <sp_measurements_and_responses+0x294>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a45      	ldr	r2, [pc, #276]	; (8002064 <sp_measurements_and_responses+0x29c>)
 8001f4e:	6013      	str	r3, [r2, #0]
//			g_p_mpp =  get_calibrated_power(g_get_lxd_value, g_lmt01_sens_temp, g_p_pv) ; //calibrated power

//			g_p_mpp_calibrated =( g_p_mpp/(1+(-.004)*(g_lmt01_sens_temp-25)))*lux_at_calibration/g_get_lxd_value ;
			g_v_mpp = g_PV_vol1 ;
 8001f50:	4b3b      	ldr	r3, [pc, #236]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001f52:	881a      	ldrh	r2, [r3, #0]
 8001f54:	4b44      	ldr	r3, [pc, #272]	; (8002068 <sp_measurements_and_responses+0x2a0>)
 8001f56:	801a      	strh	r2, [r3, #0]
			g_i_mpp = g_i_pv ;
 8001f58:	4b3e      	ldr	r3, [pc, #248]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001f5a:	881a      	ldrh	r2, [r3, #0]
 8001f5c:	4b43      	ldr	r3, [pc, #268]	; (800206c <sp_measurements_and_responses+0x2a4>)
 8001f5e:	801a      	strh	r2, [r3, #0]
			g_pv_eff = (calibrated_power/g_p_mpp_calibrated)*100 ;
 8001f60:	4b43      	ldr	r3, [pc, #268]	; (8002070 <sp_measurements_and_responses+0x2a8>)
 8001f62:	edd3 6a00 	vldr	s13, [r3]
 8001f66:	4b43      	ldr	r3, [pc, #268]	; (8002074 <sp_measurements_and_responses+0x2ac>)
 8001f68:	ed93 7a00 	vldr	s14, [r3]
 8001f6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f70:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002078 <sp_measurements_and_responses+0x2b0>
 8001f74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f78:	4b40      	ldr	r3, [pc, #256]	; (800207c <sp_measurements_and_responses+0x2b4>)
 8001f7a:	edc3 7a00 	vstr	s15, [r3]
			g_prev_p_pv = g_p_pv ;
 8001f7e:	4b37      	ldr	r3, [pc, #220]	; (800205c <sp_measurements_and_responses+0x294>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a37      	ldr	r2, [pc, #220]	; (8002060 <sp_measurements_and_responses+0x298>)
 8001f84:	6013      	str	r3, [r2, #0]
		}

		if(clear_lcd_display == 1){
 8001f86:	4b3e      	ldr	r3, [pc, #248]	; (8002080 <sp_measurements_and_responses+0x2b8>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d105      	bne.n	8001f9a <sp_measurements_and_responses+0x1d2>
			clear_lcd_display = 0;
 8001f8e:	4b3c      	ldr	r3, [pc, #240]	; (8002080 <sp_measurements_and_responses+0x2b8>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	701a      	strb	r2, [r3, #0]
			Lcd_clear(&lcd);
 8001f94:	483b      	ldr	r0, [pc, #236]	; (8002084 <sp_measurements_and_responses+0x2bc>)
 8001f96:	f7ff f88f 	bl	80010b8 <Lcd_clear>
		}
		//LCD write - real-time measured Vpv (mV), Ipv (mA), Ppv (mW), Peff = 0 while measuring
		//write to lcd - //row 1
		Lcd_cursor(&lcd, 0, 0) ;
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4839      	ldr	r0, [pc, #228]	; (8002084 <sp_measurements_and_responses+0x2bc>)
 8001fa0:	f7ff f870 	bl	8001084 <Lcd_cursor>
		snprintf(g_panel_voltage_and_current, sizeof(g_panel_voltage_and_current),"V:%04dmV I:%03dmA",g_PV_vol1,g_i_pv);
 8001fa4:	4b26      	ldr	r3, [pc, #152]	; (8002040 <sp_measurements_and_responses+0x278>)
 8001fa6:	881b      	ldrh	r3, [r3, #0]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <sp_measurements_and_responses+0x28c>)
 8001fac:	881b      	ldrh	r3, [r3, #0]
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	4a35      	ldr	r2, [pc, #212]	; (8002088 <sp_measurements_and_responses+0x2c0>)
 8001fb4:	2111      	movs	r1, #17
 8001fb6:	4835      	ldr	r0, [pc, #212]	; (800208c <sp_measurements_and_responses+0x2c4>)
 8001fb8:	f007 f866 	bl	8009088 <sniprintf>
		Lcd_string(&lcd, g_panel_voltage_and_current);
 8001fbc:	4933      	ldr	r1, [pc, #204]	; (800208c <sp_measurements_and_responses+0x2c4>)
 8001fbe:	4831      	ldr	r0, [pc, #196]	; (8002084 <sp_measurements_and_responses+0x2bc>)
 8001fc0:	f7ff f840 	bl	8001044 <Lcd_string>

		//2nd row
		Lcd_cursor(&lcd, 1, 0) ;
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	482e      	ldr	r0, [pc, #184]	; (8002084 <sp_measurements_and_responses+0x2bc>)
 8001fca:	f7ff f85b 	bl	8001084 <Lcd_cursor>
		snprintf(g_panel_power_and_efficiency, sizeof(g_panel_power_and_efficiency),"P: %03.0fmW E:%03.0f%%",g_p_mpp, g_pv_eff);
 8001fce:	4b25      	ldr	r3, [pc, #148]	; (8002064 <sp_measurements_and_responses+0x29c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe fac0 	bl	8000558 <__aeabi_f2d>
 8001fd8:	4604      	mov	r4, r0
 8001fda:	460d      	mov	r5, r1
 8001fdc:	4b27      	ldr	r3, [pc, #156]	; (800207c <sp_measurements_and_responses+0x2b4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7fe fab9 	bl	8000558 <__aeabi_f2d>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001fee:	e9cd 4500 	strd	r4, r5, [sp]
 8001ff2:	4a27      	ldr	r2, [pc, #156]	; (8002090 <sp_measurements_and_responses+0x2c8>)
 8001ff4:	2111      	movs	r1, #17
 8001ff6:	4827      	ldr	r0, [pc, #156]	; (8002094 <sp_measurements_and_responses+0x2cc>)
 8001ff8:	f007 f846 	bl	8009088 <sniprintf>
		Lcd_string(&lcd, g_panel_power_and_efficiency);
 8001ffc:	4925      	ldr	r1, [pc, #148]	; (8002094 <sp_measurements_and_responses+0x2cc>)
 8001ffe:	4821      	ldr	r0, [pc, #132]	; (8002084 <sp_measurements_and_responses+0x2bc>)
 8002000:	f7ff f820 	bl	8001044 <Lcd_string>

		//Flash D2 LED
		flash_led_d2() ;
 8002004:	f7ff fcf8 	bl	80019f8 <flash_led_d2>
			  //transmit over UART
			  HAL_UART_Transmit_IT(&huart2,(uint8_t*)system_state_SP_transmit, 21) ;

		  }
	  }
}
 8002008:	e08c      	b.n	8002124 <sp_measurements_and_responses+0x35c>
 800200a:	bf00      	nop
 800200c:	f3af 8000 	nop.w
 8002010:	00000000 	.word	0x00000000
 8002014:	412e8480 	.word	0x412e8480
 8002018:	2000048e 	.word	0x2000048e
 800201c:	2000054a 	.word	0x2000054a
 8002020:	2000048d 	.word	0x2000048d
 8002024:	20000548 	.word	0x20000548
 8002028:	20000030 	.word	0x20000030
 800202c:	2000053c 	.word	0x2000053c
 8002030:	20000031 	.word	0x20000031
 8002034:	40000c00 	.word	0x40000c00
 8002038:	20000540 	.word	0x20000540
 800203c:	20000013 	.word	0x20000013
 8002040:	2000041c 	.word	0x2000041c
 8002044:	20000424 	.word	0x20000424
 8002048:	20000420 	.word	0x20000420
 800204c:	2000041e 	.word	0x2000041e
 8002050:	20000422 	.word	0x20000422
 8002054:	20000400 	.word	0x20000400
 8002058:	408f4000 	.word	0x408f4000
 800205c:	20000404 	.word	0x20000404
 8002060:	20000408 	.word	0x20000408
 8002064:	20000410 	.word	0x20000410
 8002068:	2000040c 	.word	0x2000040c
 800206c:	2000040e 	.word	0x2000040e
 8002070:	2000049c 	.word	0x2000049c
 8002074:	20000414 	.word	0x20000414
 8002078:	42c80000 	.word	0x42c80000
 800207c:	20000418 	.word	0x20000418
 8002080:	20000015 	.word	0x20000015
 8002084:	200004d0 	.word	0x200004d0
 8002088:	0800c438 	.word	0x0800c438
 800208c:	20000434 	.word	0x20000434
 8002090:	0800c44c 	.word	0x0800c44c
 8002094:	2000045c 	.word	0x2000045c
	  else if(g_SP_measure == 2){
 8002098:	4b24      	ldr	r3, [pc, #144]	; (800212c <sp_measurements_and_responses+0x364>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b02      	cmp	r3, #2
 800209e:	d141      	bne.n	8002124 <sp_measurements_and_responses+0x35c>
		  g_SP_measure = 0;
 80020a0:	4b22      	ldr	r3, [pc, #136]	; (800212c <sp_measurements_and_responses+0x364>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
		  g_SP_measure_LCD_diplay =  1;
 80020a6:	4b22      	ldr	r3, [pc, #136]	; (8002130 <sp_measurements_and_responses+0x368>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	701a      	strb	r2, [r3, #0]
		  g_EN_measure_LCD_display = 0; //dont diplay EN measurements
 80020ac:	4b21      	ldr	r3, [pc, #132]	; (8002134 <sp_measurements_and_responses+0x36c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
		  start_sweeping_IV_curve =1;
 80020b2:	4b21      	ldr	r3, [pc, #132]	; (8002138 <sp_measurements_and_responses+0x370>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	701a      	strb	r2, [r3, #0]
		  TIM5->CCR2 = 0; //Re-start with duty cycle of 0
 80020b8:	4b20      	ldr	r3, [pc, #128]	; (800213c <sp_measurements_and_responses+0x374>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	639a      	str	r2, [r3, #56]	; 0x38
		  continue_increasing_dutycyle = 1;
 80020be:	4b20      	ldr	r3, [pc, #128]	; (8002140 <sp_measurements_and_responses+0x378>)
 80020c0:	2201      	movs	r2, #1
 80020c2:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET) ;
 80020c4:	2201      	movs	r2, #1
 80020c6:	2110      	movs	r1, #16
 80020c8:	481e      	ldr	r0, [pc, #120]	; (8002144 <sp_measurements_and_responses+0x37c>)
 80020ca:	f003 f819 	bl	8005100 <HAL_GPIO_WritePin>
		  snprintf(system_state_SP_transmit,sizeof(system_state_SP_transmit), "&_%04d_%03d_%03.0f_%03.0f_*\n",g_v_mpp,g_i_mpp,g_p_mpp,g_pv_eff);
 80020ce:	4b1e      	ldr	r3, [pc, #120]	; (8002148 <sp_measurements_and_responses+0x380>)
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	4698      	mov	r8, r3
 80020d4:	4b1d      	ldr	r3, [pc, #116]	; (800214c <sp_measurements_and_responses+0x384>)
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	461e      	mov	r6, r3
 80020da:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <sp_measurements_and_responses+0x388>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe fa3a 	bl	8000558 <__aeabi_f2d>
 80020e4:	4604      	mov	r4, r0
 80020e6:	460d      	mov	r5, r1
 80020e8:	4b1a      	ldr	r3, [pc, #104]	; (8002154 <sp_measurements_and_responses+0x38c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fa33 	bl	8000558 <__aeabi_f2d>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80020fa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80020fe:	9600      	str	r6, [sp, #0]
 8002100:	4643      	mov	r3, r8
 8002102:	4a15      	ldr	r2, [pc, #84]	; (8002158 <sp_measurements_and_responses+0x390>)
 8002104:	2116      	movs	r1, #22
 8002106:	4815      	ldr	r0, [pc, #84]	; (800215c <sp_measurements_and_responses+0x394>)
 8002108:	f006 ffbe 	bl	8009088 <sniprintf>
		  if(g_transmit_SP_system_state == 1){
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <sp_measurements_and_responses+0x398>)
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d107      	bne.n	8002124 <sp_measurements_and_responses+0x35c>
			  g_transmit_SP_system_state = 0 ;
 8002114:	4b12      	ldr	r3, [pc, #72]	; (8002160 <sp_measurements_and_responses+0x398>)
 8002116:	2200      	movs	r2, #0
 8002118:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit_IT(&huart2,(uint8_t*)system_state_SP_transmit, 21) ;
 800211a:	2215      	movs	r2, #21
 800211c:	490f      	ldr	r1, [pc, #60]	; (800215c <sp_measurements_and_responses+0x394>)
 800211e:	4811      	ldr	r0, [pc, #68]	; (8002164 <sp_measurements_and_responses+0x39c>)
 8002120:	f005 fba7 	bl	8007872 <HAL_UART_Transmit_IT>
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800212c:	2000048e 	.word	0x2000048e
 8002130:	2000048f 	.word	0x2000048f
 8002134:	20000484 	.word	0x20000484
 8002138:	20000030 	.word	0x20000030
 800213c:	40000c00 	.word	0x40000c00
 8002140:	20000031 	.word	0x20000031
 8002144:	40020400 	.word	0x40020400
 8002148:	2000040c 	.word	0x2000040c
 800214c:	2000040e 	.word	0x2000040e
 8002150:	20000410 	.word	0x20000410
 8002154:	20000418 	.word	0x20000418
 8002158:	0800c464 	.word	0x0800c464
 800215c:	200004b8 	.word	0x200004b8
 8002160:	20000013 	.word	0x20000013
 8002164:	2000036c 	.word	0x2000036c

08002168 <ca_measurements_and_responses>:

/**
 * Function gets the EN and SP measurements
 */

void ca_measurements_and_responses(){
 8002168:	b5b0      	push	{r4, r5, r7, lr}
 800216a:	af00      	add	r7, sp, #0

	if(g_CA_measure == 1){ // find calibrated measurements
 800216c:	4b6a      	ldr	r3, [pc, #424]	; (8002318 <ca_measurements_and_responses+0x1b0>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b01      	cmp	r3, #1
 8002172:	f040 80bd 	bne.w	80022f0 <ca_measurements_and_responses+0x188>
		if(cal_entered == 1){
 8002176:	4b69      	ldr	r3, [pc, #420]	; (800231c <ca_measurements_and_responses+0x1b4>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b01      	cmp	r3, #1
 800217c:	d10c      	bne.n	8002198 <ca_measurements_and_responses+0x30>
			cal_entered = 0 ;
 800217e:	4b67      	ldr	r3, [pc, #412]	; (800231c <ca_measurements_and_responses+0x1b4>)
 8002180:	2200      	movs	r2, #0
 8002182:	701a      	strb	r2, [r3, #0]
			calibration_time_passed =  HAL_GetTick() ;
 8002184:	f002 f85a 	bl	800423c <HAL_GetTick>
 8002188:	4603      	mov	r3, r0
 800218a:	4a65      	ldr	r2, [pc, #404]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 800218c:	6013      	str	r3, [r2, #0]
			g_time_passed = HAL_GetTick() ;
 800218e:	f002 f855 	bl	800423c <HAL_GetTick>
 8002192:	4603      	mov	r3, r0
 8002194:	4a63      	ldr	r2, [pc, #396]	; (8002324 <ca_measurements_and_responses+0x1bc>)
 8002196:	6013      	str	r3, [r2, #0]
		}

		flash_led_d4() ;
 8002198:	f7ff fc66 	bl	8001a68 <flash_led_d4>


		if(HAL_GetTick() - calibration_time_passed <3000){
 800219c:	f002 f84e 	bl	800423c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	4b5f      	ldr	r3, [pc, #380]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d803      	bhi.n	80021b8 <ca_measurements_and_responses+0x50>
			g_EN_measure =1;
 80021b0:	4b5d      	ldr	r3, [pc, #372]	; (8002328 <ca_measurements_and_responses+0x1c0>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	701a      	strb	r2, [r3, #0]
	//calibration ended - after 8s
	else if(g_CA_measure == 2){
//		g_CA_measure = 0; //perform next calibration if needed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET) ;
	}
}
 80021b6:	e0a6      	b.n	8002306 <ca_measurements_and_responses+0x19e>
		else if((HAL_GetTick() - calibration_time_passed > 3000) && (HAL_GetTick() - calibration_time_passed< 4000) && g_EN_measure == 1){
 80021b8:	f002 f840 	bl	800423c <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b58      	ldr	r3, [pc, #352]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d910      	bls.n	80021ee <ca_measurements_and_responses+0x86>
 80021cc:	f002 f836 	bl	800423c <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	4b53      	ldr	r3, [pc, #332]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80021dc:	d207      	bcs.n	80021ee <ca_measurements_and_responses+0x86>
 80021de:	4b52      	ldr	r3, [pc, #328]	; (8002328 <ca_measurements_and_responses+0x1c0>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d103      	bne.n	80021ee <ca_measurements_and_responses+0x86>
			g_EN_measure =2;
 80021e6:	4b50      	ldr	r3, [pc, #320]	; (8002328 <ca_measurements_and_responses+0x1c0>)
 80021e8:	2202      	movs	r2, #2
 80021ea:	701a      	strb	r2, [r3, #0]
 80021ec:	e08b      	b.n	8002306 <ca_measurements_and_responses+0x19e>
		else if((HAL_GetTick() - calibration_time_passed > 4000) && (HAL_GetTick() - calibration_time_passed< 7000)){
 80021ee:	f002 f825 	bl	800423c <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	4b4a      	ldr	r3, [pc, #296]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80021fe:	d90d      	bls.n	800221c <ca_measurements_and_responses+0xb4>
 8002200:	f002 f81c 	bl	800423c <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	4b46      	ldr	r3, [pc, #280]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	f641 3257 	movw	r2, #6999	; 0x1b57
 8002210:	4293      	cmp	r3, r2
 8002212:	d803      	bhi.n	800221c <ca_measurements_and_responses+0xb4>
			g_SP_measure =1;
 8002214:	4b45      	ldr	r3, [pc, #276]	; (800232c <ca_measurements_and_responses+0x1c4>)
 8002216:	2201      	movs	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
 800221a:	e074      	b.n	8002306 <ca_measurements_and_responses+0x19e>
		else if((HAL_GetTick() - calibration_time_passed > 7000) && (HAL_GetTick() - calibration_time_passed< 8000) && g_SP_measure == 1){
 800221c:	f002 f80e 	bl	800423c <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	4b3f      	ldr	r3, [pc, #252]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	f641 3258 	movw	r2, #7000	; 0x1b58
 800222c:	4293      	cmp	r3, r2
 800222e:	d910      	bls.n	8002252 <ca_measurements_and_responses+0xea>
 8002230:	f002 f804 	bl	800423c <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	4b3a      	ldr	r3, [pc, #232]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8002240:	d207      	bcs.n	8002252 <ca_measurements_and_responses+0xea>
 8002242:	4b3a      	ldr	r3, [pc, #232]	; (800232c <ca_measurements_and_responses+0x1c4>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d103      	bne.n	8002252 <ca_measurements_and_responses+0xea>
				g_SP_measure =2;
 800224a:	4b38      	ldr	r3, [pc, #224]	; (800232c <ca_measurements_and_responses+0x1c4>)
 800224c:	2202      	movs	r2, #2
 800224e:	701a      	strb	r2, [r3, #0]
 8002250:	e059      	b.n	8002306 <ca_measurements_and_responses+0x19e>
		else if(HAL_GetTick() - calibration_time_passed > 8000){
 8002252:	f001 fff3 	bl	800423c <HAL_GetTick>
 8002256:	4602      	mov	r2, r0
 8002258:	4b31      	ldr	r3, [pc, #196]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8002262:	d950      	bls.n	8002306 <ca_measurements_and_responses+0x19e>
			cal_entered  =1;
 8002264:	4b2d      	ldr	r3, [pc, #180]	; (800231c <ca_measurements_and_responses+0x1b4>)
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
			panel_temp_at_calibration = g_lmt01_sens_temp ; //panel temperature
 800226a:	4b31      	ldr	r3, [pc, #196]	; (8002330 <ca_measurements_and_responses+0x1c8>)
 800226c:	881a      	ldrh	r2, [r3, #0]
 800226e:	4b31      	ldr	r3, [pc, #196]	; (8002334 <ca_measurements_and_responses+0x1cc>)
 8002270:	801a      	strh	r2, [r3, #0]
			lux_at_calibration = g_get_lxd_value ;
 8002272:	4b31      	ldr	r3, [pc, #196]	; (8002338 <ca_measurements_and_responses+0x1d0>)
 8002274:	881a      	ldrh	r2, [r3, #0]
 8002276:	4b31      	ldr	r3, [pc, #196]	; (800233c <ca_measurements_and_responses+0x1d4>)
 8002278:	801a      	strh	r2, [r3, #0]
			calibrated_power = g_p_mpp ;
 800227a:	4b31      	ldr	r3, [pc, #196]	; (8002340 <ca_measurements_and_responses+0x1d8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a31      	ldr	r2, [pc, #196]	; (8002344 <ca_measurements_and_responses+0x1dc>)
 8002280:	6013      	str	r3, [r2, #0]
			calibrated_power = calibrated_power/(1+(-0.004)*(panel_temp_at_calibration -25)) ; //Calibrated Power
 8002282:	4b30      	ldr	r3, [pc, #192]	; (8002344 <ca_measurements_and_responses+0x1dc>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe f966 	bl	8000558 <__aeabi_f2d>
 800228c:	4604      	mov	r4, r0
 800228e:	460d      	mov	r5, r1
 8002290:	4b28      	ldr	r3, [pc, #160]	; (8002334 <ca_measurements_and_responses+0x1cc>)
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	3b19      	subs	r3, #25
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe f94c 	bl	8000534 <__aeabi_i2d>
 800229c:	a31c      	add	r3, pc, #112	; (adr r3, 8002310 <ca_measurements_and_responses+0x1a8>)
 800229e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a2:	f7fe f9b1 	bl	8000608 <__aeabi_dmul>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	4b25      	ldr	r3, [pc, #148]	; (8002348 <ca_measurements_and_responses+0x1e0>)
 80022b4:	f7fd fff2 	bl	800029c <__adddf3>
 80022b8:	4602      	mov	r2, r0
 80022ba:	460b      	mov	r3, r1
 80022bc:	4620      	mov	r0, r4
 80022be:	4629      	mov	r1, r5
 80022c0:	f7fe facc 	bl	800085c <__aeabi_ddiv>
 80022c4:	4602      	mov	r2, r0
 80022c6:	460b      	mov	r3, r1
 80022c8:	4610      	mov	r0, r2
 80022ca:	4619      	mov	r1, r3
 80022cc:	f7fe fc94 	bl	8000bf8 <__aeabi_d2f>
 80022d0:	4603      	mov	r3, r0
 80022d2:	4a1c      	ldr	r2, [pc, #112]	; (8002344 <ca_measurements_and_responses+0x1dc>)
 80022d4:	6013      	str	r3, [r2, #0]
			calibration_time_passed =  HAL_GetTick() ;
 80022d6:	f001 ffb1 	bl	800423c <HAL_GetTick>
 80022da:	4603      	mov	r3, r0
 80022dc:	4a10      	ldr	r2, [pc, #64]	; (8002320 <ca_measurements_and_responses+0x1b8>)
 80022de:	6013      	str	r3, [r2, #0]
			if(g_CA_measure == 1){
 80022e0:	4b0d      	ldr	r3, [pc, #52]	; (8002318 <ca_measurements_and_responses+0x1b0>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d10e      	bne.n	8002306 <ca_measurements_and_responses+0x19e>
				g_CA_measure = 2;
 80022e8:	4b0b      	ldr	r3, [pc, #44]	; (8002318 <ca_measurements_and_responses+0x1b0>)
 80022ea:	2202      	movs	r2, #2
 80022ec:	701a      	strb	r2, [r3, #0]
}
 80022ee:	e00a      	b.n	8002306 <ca_measurements_and_responses+0x19e>
	else if(g_CA_measure == 2){
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <ca_measurements_and_responses+0x1b0>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d106      	bne.n	8002306 <ca_measurements_and_responses+0x19e>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET) ;
 80022f8:	2201      	movs	r2, #1
 80022fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022fe:	4813      	ldr	r0, [pc, #76]	; (800234c <ca_measurements_and_responses+0x1e4>)
 8002300:	f002 fefe 	bl	8005100 <HAL_GPIO_WritePin>
}
 8002304:	e7ff      	b.n	8002306 <ca_measurements_and_responses+0x19e>
 8002306:	bf00      	nop
 8002308:	bdb0      	pop	{r4, r5, r7, pc}
 800230a:	bf00      	nop
 800230c:	f3af 8000 	nop.w
 8002310:	d2f1a9fc 	.word	0xd2f1a9fc
 8002314:	bf70624d 	.word	0xbf70624d
 8002318:	20000493 	.word	0x20000493
 800231c:	20000011 	.word	0x20000011
 8002320:	20000494 	.word	0x20000494
 8002324:	20000488 	.word	0x20000488
 8002328:	20000483 	.word	0x20000483
 800232c:	2000048e 	.word	0x2000048e
 8002330:	20000526 	.word	0x20000526
 8002334:	200004a0 	.word	0x200004a0
 8002338:	200003e0 	.word	0x200003e0
 800233c:	20000498 	.word	0x20000498
 8002340:	20000410 	.word	0x20000410
 8002344:	2000049c 	.word	0x2000049c
 8002348:	3ff00000 	.word	0x3ff00000
 800234c:	40020400 	.word	0x40020400

08002350 <get_pv_panel_adc1_input>:
 * This function retrieves the ADC panel voltage,
 * across adc input 1
 * Gets the input voltage to the adc
 * Scales the voltage to the appropriate PV voltage
 */
uint16_t get_pv_panel_adc1_input(){
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	//READ ADC VALUE
	ADC_Select_CH15() ;
 8002354:	f7ff fbfe 	bl	8001b54 <ADC_Select_CH15>
	HAL_ADC_Start(&hadc1);
 8002358:	4829      	ldr	r0, [pc, #164]	; (8002400 <get_pv_panel_adc1_input+0xb0>)
 800235a:	f001 ffe3 	bl	8004324 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) ;
 800235e:	f04f 31ff 	mov.w	r1, #4294967295
 8002362:	4827      	ldr	r0, [pc, #156]	; (8002400 <get_pv_panel_adc1_input+0xb0>)
 8002364:	f002 f8c5 	bl	80044f2 <HAL_ADC_PollForConversion>
	g_v1_pv = HAL_ADC_GetValue(&hadc1) ;
 8002368:	4825      	ldr	r0, [pc, #148]	; (8002400 <get_pv_panel_adc1_input+0xb0>)
 800236a:	f002 f94d 	bl	8004608 <HAL_ADC_GetValue>
 800236e:	4603      	mov	r3, r0
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe f8cf 	bl	8000514 <__aeabi_ui2d>
 8002376:	4602      	mov	r2, r0
 8002378:	460b      	mov	r3, r1
 800237a:	4922      	ldr	r1, [pc, #136]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 800237c:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_ADC_Stop(&hadc1);
 8002380:	481f      	ldr	r0, [pc, #124]	; (8002400 <get_pv_panel_adc1_input+0xb0>)
 8002382:	f002 f883 	bl	800448c <HAL_ADC_Stop>

	//get voltage (mv) - from ADC formula
	g_v1_pv = g_v1_pv*(3.3/4095.0) ;
 8002386:	4b1f      	ldr	r3, [pc, #124]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 8002388:	e9d3 0100 	ldrd	r0, r1, [r3]
 800238c:	a318      	add	r3, pc, #96	; (adr r3, 80023f0 <get_pv_panel_adc1_input+0xa0>)
 800238e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002392:	f7fe f939 	bl	8000608 <__aeabi_dmul>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	491a      	ldr	r1, [pc, #104]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 800239c:	e9c1 2300 	strd	r2, r3, [r1]

	//scale voltage up to PV panel voltage (V)
	g_v1_pv = g_v1_pv*(99000.0/39000.0);
 80023a0:	4b18      	ldr	r3, [pc, #96]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 80023a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023a6:	a314      	add	r3, pc, #80	; (adr r3, 80023f8 <get_pv_panel_adc1_input+0xa8>)
 80023a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ac:	f7fe f92c 	bl	8000608 <__aeabi_dmul>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4913      	ldr	r1, [pc, #76]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 80023b6:	e9c1 2300 	strd	r2, r3, [r1]

	//multiply by 1000 to get voltage to mv
	g_v1_pv = g_v1_pv*1000;
 80023ba:	4b12      	ldr	r3, [pc, #72]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 80023bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	4b10      	ldr	r3, [pc, #64]	; (8002408 <get_pv_panel_adc1_input+0xb8>)
 80023c6:	f7fe f91f 	bl	8000608 <__aeabi_dmul>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	490d      	ldr	r1, [pc, #52]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 80023d0:	e9c1 2300 	strd	r2, r3, [r1]

	return g_v1_pv ;
 80023d4:	4b0b      	ldr	r3, [pc, #44]	; (8002404 <get_pv_panel_adc1_input+0xb4>)
 80023d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023da:	4610      	mov	r0, r2
 80023dc:	4619      	mov	r1, r3
 80023de:	f7fe fbeb 	bl	8000bb8 <__aeabi_d2uiz>
 80023e2:	4603      	mov	r3, r0
 80023e4:	b29b      	uxth	r3, r3
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	f3af 8000 	nop.w
 80023f0:	e734d9b4 	.word	0xe734d9b4
 80023f4:	3f4a680c 	.word	0x3f4a680c
 80023f8:	ec4ec4ec 	.word	0xec4ec4ec
 80023fc:	40044ec4 	.word	0x40044ec4
 8002400:	2000022c 	.word	0x2000022c
 8002404:	200003f0 	.word	0x200003f0
 8002408:	408f4000 	.word	0x408f4000
 800240c:	00000000 	.word	0x00000000

08002410 <get_pv_panel_adc2_input>:
 * This function returns the adc panel voltage, across adc input
 * 2
 * Gets the input voltage to the adc
 * Scales the voltage to the appropriate PV voltage
 */
uint16_t get_pv_panel_adc2_input(){
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
	//read adc value
	ADC_Select_CH9() ;
 8002414:	f7ff fb80 	bl	8001b18 <ADC_Select_CH9>
	HAL_ADC_Start(&hadc1);
 8002418:	4829      	ldr	r0, [pc, #164]	; (80024c0 <get_pv_panel_adc2_input+0xb0>)
 800241a:	f001 ff83 	bl	8004324 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) ;
 800241e:	f04f 31ff 	mov.w	r1, #4294967295
 8002422:	4827      	ldr	r0, [pc, #156]	; (80024c0 <get_pv_panel_adc2_input+0xb0>)
 8002424:	f002 f865 	bl	80044f2 <HAL_ADC_PollForConversion>
	g_v2_pv = HAL_ADC_GetValue(&hadc1) ;
 8002428:	4825      	ldr	r0, [pc, #148]	; (80024c0 <get_pv_panel_adc2_input+0xb0>)
 800242a:	f002 f8ed 	bl	8004608 <HAL_ADC_GetValue>
 800242e:	4603      	mov	r3, r0
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe f86f 	bl	8000514 <__aeabi_ui2d>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	4922      	ldr	r1, [pc, #136]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 800243c:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_ADC_Stop(&hadc1);
 8002440:	481f      	ldr	r0, [pc, #124]	; (80024c0 <get_pv_panel_adc2_input+0xb0>)
 8002442:	f002 f823 	bl	800448c <HAL_ADC_Stop>

	//get voltage (mv) -from adc formula
	g_v2_pv = g_v2_pv*(3.3/4095.0) ;
 8002446:	4b1f      	ldr	r3, [pc, #124]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 8002448:	e9d3 0100 	ldrd	r0, r1, [r3]
 800244c:	a318      	add	r3, pc, #96	; (adr r3, 80024b0 <get_pv_panel_adc2_input+0xa0>)
 800244e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002452:	f7fe f8d9 	bl	8000608 <__aeabi_dmul>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	491a      	ldr	r1, [pc, #104]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 800245c:	e9c1 2300 	strd	r2, r3, [r1]

	//scale voltage up to PV panel voltage
	g_v2_pv = g_v2_pv*(99000.0/39000.0);
 8002460:	4b18      	ldr	r3, [pc, #96]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 8002462:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002466:	a314      	add	r3, pc, #80	; (adr r3, 80024b8 <get_pv_panel_adc2_input+0xa8>)
 8002468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246c:	f7fe f8cc 	bl	8000608 <__aeabi_dmul>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4913      	ldr	r1, [pc, #76]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 8002476:	e9c1 2300 	strd	r2, r3, [r1]

	//multiply by 1000 to get voltage to mv
	g_v2_pv = g_v2_pv*1000;
 800247a:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 800247c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <get_pv_panel_adc2_input+0xb8>)
 8002486:	f7fe f8bf 	bl	8000608 <__aeabi_dmul>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	490d      	ldr	r1, [pc, #52]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 8002490:	e9c1 2300 	strd	r2, r3, [r1]

	return g_v2_pv ;
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <get_pv_panel_adc2_input+0xb4>)
 8002496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249a:	4610      	mov	r0, r2
 800249c:	4619      	mov	r1, r3
 800249e:	f7fe fb8b 	bl	8000bb8 <__aeabi_d2uiz>
 80024a2:	4603      	mov	r3, r0
 80024a4:	b29b      	uxth	r3, r3

}
 80024a6:	4618      	mov	r0, r3
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	f3af 8000 	nop.w
 80024b0:	e734d9b4 	.word	0xe734d9b4
 80024b4:	3f4a680c 	.word	0x3f4a680c
 80024b8:	ec4ec4ec 	.word	0xec4ec4ec
 80024bc:	40044ec4 	.word	0x40044ec4
 80024c0:	2000022c 	.word	0x2000022c
 80024c4:	200003f8 	.word	0x200003f8
 80024c8:	408f4000 	.word	0x408f4000

080024cc <lcd_Mode_1>:

/**
 * SP Measurement
 */
void lcd_Mode_1(){
 80024cc:	b5b0      	push	{r4, r5, r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af04      	add	r7, sp, #16
	Lcd_clear(&lcd);
 80024d2:	481d      	ldr	r0, [pc, #116]	; (8002548 <lcd_Mode_1+0x7c>)
 80024d4:	f7fe fdf0 	bl	80010b8 <Lcd_clear>

	//first row
	Lcd_cursor(&lcd, 0, 0) ;
 80024d8:	2200      	movs	r2, #0
 80024da:	2100      	movs	r1, #0
 80024dc:	481a      	ldr	r0, [pc, #104]	; (8002548 <lcd_Mode_1+0x7c>)
 80024de:	f7fe fdd1 	bl	8001084 <Lcd_cursor>
	snprintf(g_panel_voltage_and_current, sizeof(g_panel_voltage_and_current),"V:%04dmV I:%03dmA",g_v_mpp,g_i_mpp);
 80024e2:	4b1a      	ldr	r3, [pc, #104]	; (800254c <lcd_Mode_1+0x80>)
 80024e4:	881b      	ldrh	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	4b19      	ldr	r3, [pc, #100]	; (8002550 <lcd_Mode_1+0x84>)
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	4613      	mov	r3, r2
 80024f0:	4a18      	ldr	r2, [pc, #96]	; (8002554 <lcd_Mode_1+0x88>)
 80024f2:	2111      	movs	r1, #17
 80024f4:	4818      	ldr	r0, [pc, #96]	; (8002558 <lcd_Mode_1+0x8c>)
 80024f6:	f006 fdc7 	bl	8009088 <sniprintf>
	Lcd_string(&lcd, g_panel_voltage_and_current);
 80024fa:	4917      	ldr	r1, [pc, #92]	; (8002558 <lcd_Mode_1+0x8c>)
 80024fc:	4812      	ldr	r0, [pc, #72]	; (8002548 <lcd_Mode_1+0x7c>)
 80024fe:	f7fe fda1 	bl	8001044 <Lcd_string>

	//2nd row
	Lcd_cursor(&lcd, 1, 0) ;
 8002502:	2200      	movs	r2, #0
 8002504:	2101      	movs	r1, #1
 8002506:	4810      	ldr	r0, [pc, #64]	; (8002548 <lcd_Mode_1+0x7c>)
 8002508:	f7fe fdbc 	bl	8001084 <Lcd_cursor>
	snprintf(g_panel_power_and_efficiency, sizeof(g_panel_power_and_efficiency),"P: %03.0fmW E:%03.0f%%",g_p_mpp, g_pv_eff);
 800250c:	4b13      	ldr	r3, [pc, #76]	; (800255c <lcd_Mode_1+0x90>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7fe f821 	bl	8000558 <__aeabi_f2d>
 8002516:	4604      	mov	r4, r0
 8002518:	460d      	mov	r5, r1
 800251a:	4b11      	ldr	r3, [pc, #68]	; (8002560 <lcd_Mode_1+0x94>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe f81a 	bl	8000558 <__aeabi_f2d>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800252c:	e9cd 4500 	strd	r4, r5, [sp]
 8002530:	4a0c      	ldr	r2, [pc, #48]	; (8002564 <lcd_Mode_1+0x98>)
 8002532:	2111      	movs	r1, #17
 8002534:	480c      	ldr	r0, [pc, #48]	; (8002568 <lcd_Mode_1+0x9c>)
 8002536:	f006 fda7 	bl	8009088 <sniprintf>
	Lcd_string(&lcd, g_panel_power_and_efficiency);
 800253a:	490b      	ldr	r1, [pc, #44]	; (8002568 <lcd_Mode_1+0x9c>)
 800253c:	4802      	ldr	r0, [pc, #8]	; (8002548 <lcd_Mode_1+0x7c>)
 800253e:	f7fe fd81 	bl	8001044 <Lcd_string>

}
 8002542:	bf00      	nop
 8002544:	46bd      	mov	sp, r7
 8002546:	bdb0      	pop	{r4, r5, r7, pc}
 8002548:	200004d0 	.word	0x200004d0
 800254c:	2000040c 	.word	0x2000040c
 8002550:	2000040e 	.word	0x2000040e
 8002554:	0800c438 	.word	0x0800c438
 8002558:	20000434 	.word	0x20000434
 800255c:	20000410 	.word	0x20000410
 8002560:	20000418 	.word	0x20000418
 8002564:	0800c44c 	.word	0x0800c44c
 8002568:	2000045c 	.word	0x2000045c

0800256c <lcd_Mode_2>:

/**
 * EN measurements
 */
void lcd_Mode_2(){
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af02      	add	r7, sp, #8
	//clear current LCD contents
	Lcd_clear(&lcd);
 8002572:	4815      	ldr	r0, [pc, #84]	; (80025c8 <lcd_Mode_2+0x5c>)
 8002574:	f7fe fda0 	bl	80010b8 <Lcd_clear>
	//first row
	Lcd_cursor(&lcd, 0, 0) ;
 8002578:	2200      	movs	r2, #0
 800257a:	2100      	movs	r1, #0
 800257c:	4812      	ldr	r0, [pc, #72]	; (80025c8 <lcd_Mode_2+0x5c>)
 800257e:	f7fe fd81 	bl	8001084 <Lcd_cursor>
	snprintf(g_envir_measure_temperatures, sizeof(g_envir_measure_temperatures),"AMB:%03dC SP:%03dC",g_temp_in_deg,g_lmt01_sens_temp);
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <lcd_Mode_2+0x60>)
 8002584:	881b      	ldrh	r3, [r3, #0]
 8002586:	461a      	mov	r2, r3
 8002588:	4b11      	ldr	r3, [pc, #68]	; (80025d0 <lcd_Mode_2+0x64>)
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	9300      	str	r3, [sp, #0]
 800258e:	4613      	mov	r3, r2
 8002590:	4a10      	ldr	r2, [pc, #64]	; (80025d4 <lcd_Mode_2+0x68>)
 8002592:	2111      	movs	r1, #17
 8002594:	4810      	ldr	r0, [pc, #64]	; (80025d8 <lcd_Mode_2+0x6c>)
 8002596:	f006 fd77 	bl	8009088 <sniprintf>
	Lcd_string(&lcd, g_envir_measure_temperatures);
 800259a:	490f      	ldr	r1, [pc, #60]	; (80025d8 <lcd_Mode_2+0x6c>)
 800259c:	480a      	ldr	r0, [pc, #40]	; (80025c8 <lcd_Mode_2+0x5c>)
 800259e:	f7fe fd51 	bl	8001044 <Lcd_string>

	//scale lux value: [0: 30000]?
	Lcd_cursor(&lcd, 1,0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2101      	movs	r1, #1
 80025a6:	4808      	ldr	r0, [pc, #32]	; (80025c8 <lcd_Mode_2+0x5c>)
 80025a8:	f7fe fd6c 	bl	8001084 <Lcd_cursor>
	snprintf(g_lcd_lux_val, sizeof(g_lcd_lux_val),"LUX:%05d",g_get_lxd_value);
 80025ac:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <lcd_Mode_2+0x70>)
 80025ae:	881b      	ldrh	r3, [r3, #0]
 80025b0:	4a0b      	ldr	r2, [pc, #44]	; (80025e0 <lcd_Mode_2+0x74>)
 80025b2:	210a      	movs	r1, #10
 80025b4:	480b      	ldr	r0, [pc, #44]	; (80025e4 <lcd_Mode_2+0x78>)
 80025b6:	f006 fd67 	bl	8009088 <sniprintf>
	Lcd_string(&lcd,g_lcd_lux_val);
 80025ba:	490a      	ldr	r1, [pc, #40]	; (80025e4 <lcd_Mode_2+0x78>)
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <lcd_Mode_2+0x5c>)
 80025be:	f7fe fd41 	bl	8001044 <Lcd_string>
}
 80025c2:	bf00      	nop
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	200004d0 	.word	0x200004d0
 80025cc:	200003c8 	.word	0x200003c8
 80025d0:	20000526 	.word	0x20000526
 80025d4:	0800c484 	.word	0x0800c484
 80025d8:	20000448 	.word	0x20000448
 80025dc:	200003e0 	.word	0x200003e0
 80025e0:	0800c498 	.word	0x0800c498
 80025e4:	20000428 	.word	0x20000428

080025e8 <lcd_Mode_3>:

/**
 * RTC measurements
 */
void lcd_Mode_3(){
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af02      	add	r7, sp, #8
	Lcd_clear(&lcd);
 80025ee:	4821      	ldr	r0, [pc, #132]	; (8002674 <lcd_Mode_3+0x8c>)
 80025f0:	f7fe fd62 	bl	80010b8 <Lcd_clear>

	//display the updated time and date
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) ;
 80025f4:	2200      	movs	r2, #0
 80025f6:	4920      	ldr	r1, [pc, #128]	; (8002678 <lcd_Mode_3+0x90>)
 80025f8:	4820      	ldr	r0, [pc, #128]	; (800267c <lcd_Mode_3+0x94>)
 80025fa:	f003 fc71 	bl	8005ee0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) ;
 80025fe:	2200      	movs	r2, #0
 8002600:	491f      	ldr	r1, [pc, #124]	; (8002680 <lcd_Mode_3+0x98>)
 8002602:	481e      	ldr	r0, [pc, #120]	; (800267c <lcd_Mode_3+0x94>)
 8002604:	f003 fd4e 	bl	80060a4 <HAL_RTC_GetDate>

	snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002608:	4b1d      	ldr	r3, [pc, #116]	; (8002680 <lcd_Mode_3+0x98>)
 800260a:	789b      	ldrb	r3, [r3, #2]
 800260c:	4619      	mov	r1, r3
 800260e:	4b1c      	ldr	r3, [pc, #112]	; (8002680 <lcd_Mode_3+0x98>)
 8002610:	785b      	ldrb	r3, [r3, #1]
 8002612:	461a      	mov	r2, r3
 8002614:	4b1a      	ldr	r3, [pc, #104]	; (8002680 <lcd_Mode_3+0x98>)
 8002616:	78db      	ldrb	r3, [r3, #3]
 8002618:	9301      	str	r3, [sp, #4]
 800261a:	9200      	str	r2, [sp, #0]
 800261c:	460b      	mov	r3, r1
 800261e:	4a19      	ldr	r2, [pc, #100]	; (8002684 <lcd_Mode_3+0x9c>)
 8002620:	210b      	movs	r1, #11
 8002622:	4819      	ldr	r0, [pc, #100]	; (8002688 <lcd_Mode_3+0xa0>)
 8002624:	f006 fd30 	bl	8009088 <sniprintf>
	snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002628:	4b13      	ldr	r3, [pc, #76]	; (8002678 <lcd_Mode_3+0x90>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	4619      	mov	r1, r3
 800262e:	4b12      	ldr	r3, [pc, #72]	; (8002678 <lcd_Mode_3+0x90>)
 8002630:	785b      	ldrb	r3, [r3, #1]
 8002632:	461a      	mov	r2, r3
 8002634:	4b10      	ldr	r3, [pc, #64]	; (8002678 <lcd_Mode_3+0x90>)
 8002636:	789b      	ldrb	r3, [r3, #2]
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	9200      	str	r2, [sp, #0]
 800263c:	460b      	mov	r3, r1
 800263e:	4a13      	ldr	r2, [pc, #76]	; (800268c <lcd_Mode_3+0xa4>)
 8002640:	2109      	movs	r1, #9
 8002642:	4813      	ldr	r0, [pc, #76]	; (8002690 <lcd_Mode_3+0xa8>)
 8002644:	f006 fd20 	bl	8009088 <sniprintf>
	//display date
	Lcd_cursor(&lcd, 0, 0) ;
 8002648:	2200      	movs	r2, #0
 800264a:	2100      	movs	r1, #0
 800264c:	4809      	ldr	r0, [pc, #36]	; (8002674 <lcd_Mode_3+0x8c>)
 800264e:	f7fe fd19 	bl	8001084 <Lcd_cursor>
	Lcd_string(&lcd, g_date);
 8002652:	490d      	ldr	r1, [pc, #52]	; (8002688 <lcd_Mode_3+0xa0>)
 8002654:	4807      	ldr	r0, [pc, #28]	; (8002674 <lcd_Mode_3+0x8c>)
 8002656:	f7fe fcf5 	bl	8001044 <Lcd_string>

	//display time - second row
	Lcd_cursor(&lcd, 1, 0) ;
 800265a:	2200      	movs	r2, #0
 800265c:	2101      	movs	r1, #1
 800265e:	4805      	ldr	r0, [pc, #20]	; (8002674 <lcd_Mode_3+0x8c>)
 8002660:	f7fe fd10 	bl	8001084 <Lcd_cursor>
	Lcd_string(&lcd, g_time);
 8002664:	490a      	ldr	r1, [pc, #40]	; (8002690 <lcd_Mode_3+0xa8>)
 8002666:	4803      	ldr	r0, [pc, #12]	; (8002674 <lcd_Mode_3+0x8c>)
 8002668:	f7fe fcec 	bl	8001044 <Lcd_string>
}
 800266c:	bf00      	nop
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	200004d0 	.word	0x200004d0
 8002678:	200004e8 	.word	0x200004e8
 800267c:	20000274 	.word	0x20000274
 8002680:	200004fc 	.word	0x200004fc
 8002684:	0800c4a4 	.word	0x0800c4a4
 8002688:	20000504 	.word	0x20000504
 800268c:	0800c4b8 	.word	0x0800c4b8
 8002690:	20000510 	.word	0x20000510

08002694 <change_lcd_display_mode>:
 * Changing the view is independent of the system ,and does not change any
 * state of the system
 */

uint8_t default_switch_mode = 1;
void change_lcd_display_mode(){
 8002694:	b5b0      	push	{r4, r5, r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af04      	add	r7, sp, #16
	//display default display mode
	if(g_lcd_default_mode == 1){
 800269a:	4b56      	ldr	r3, [pc, #344]	; (80027f4 <change_lcd_display_mode+0x160>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d167      	bne.n	8002772 <change_lcd_display_mode+0xde>

		g_lcd_default_mode = 0;
 80026a2:	4b54      	ldr	r3, [pc, #336]	; (80027f4 <change_lcd_display_mode+0x160>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]

		//update the correspoding lcd mode
		g_lcd_mode =1 ;
 80026a8:	4b53      	ldr	r3, [pc, #332]	; (80027f8 <change_lcd_display_mode+0x164>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	701a      	strb	r2, [r3, #0]

		Lcd_clear(&lcd);
 80026ae:	4853      	ldr	r0, [pc, #332]	; (80027fc <change_lcd_display_mode+0x168>)
 80026b0:	f7fe fd02 	bl	80010b8 <Lcd_clear>

		//first row
		Lcd_cursor(&lcd, 0, 0) ;
 80026b4:	2200      	movs	r2, #0
 80026b6:	2100      	movs	r1, #0
 80026b8:	4850      	ldr	r0, [pc, #320]	; (80027fc <change_lcd_display_mode+0x168>)
 80026ba:	f7fe fce3 	bl	8001084 <Lcd_cursor>
		snprintf(g_panel_voltage_and_current, sizeof(g_panel_voltage_and_current),"V:%04dmV I:%03dmA",g_v_mpp,g_i_mpp);
 80026be:	4b50      	ldr	r3, [pc, #320]	; (8002800 <change_lcd_display_mode+0x16c>)
 80026c0:	881b      	ldrh	r3, [r3, #0]
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b4f      	ldr	r3, [pc, #316]	; (8002804 <change_lcd_display_mode+0x170>)
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	4613      	mov	r3, r2
 80026cc:	4a4e      	ldr	r2, [pc, #312]	; (8002808 <change_lcd_display_mode+0x174>)
 80026ce:	2111      	movs	r1, #17
 80026d0:	484e      	ldr	r0, [pc, #312]	; (800280c <change_lcd_display_mode+0x178>)
 80026d2:	f006 fcd9 	bl	8009088 <sniprintf>
		Lcd_string(&lcd, g_panel_voltage_and_current);
 80026d6:	494d      	ldr	r1, [pc, #308]	; (800280c <change_lcd_display_mode+0x178>)
 80026d8:	4848      	ldr	r0, [pc, #288]	; (80027fc <change_lcd_display_mode+0x168>)
 80026da:	f7fe fcb3 	bl	8001044 <Lcd_string>

		//2nd row
		Lcd_cursor(&lcd, 1, 0) ;
 80026de:	2200      	movs	r2, #0
 80026e0:	2101      	movs	r1, #1
 80026e2:	4846      	ldr	r0, [pc, #280]	; (80027fc <change_lcd_display_mode+0x168>)
 80026e4:	f7fe fcce 	bl	8001084 <Lcd_cursor>
		snprintf(g_panel_power_and_efficiency, sizeof(g_panel_power_and_efficiency),"P: %03.0fmW E:%03.0f%%",g_p_mpp, g_pv_eff);
 80026e8:	4b49      	ldr	r3, [pc, #292]	; (8002810 <change_lcd_display_mode+0x17c>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fd ff33 	bl	8000558 <__aeabi_f2d>
 80026f2:	4604      	mov	r4, r0
 80026f4:	460d      	mov	r5, r1
 80026f6:	4b47      	ldr	r3, [pc, #284]	; (8002814 <change_lcd_display_mode+0x180>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fd ff2c 	bl	8000558 <__aeabi_f2d>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002708:	e9cd 4500 	strd	r4, r5, [sp]
 800270c:	4a42      	ldr	r2, [pc, #264]	; (8002818 <change_lcd_display_mode+0x184>)
 800270e:	2111      	movs	r1, #17
 8002710:	4842      	ldr	r0, [pc, #264]	; (800281c <change_lcd_display_mode+0x188>)
 8002712:	f006 fcb9 	bl	8009088 <sniprintf>
		Lcd_string(&lcd, g_panel_power_and_efficiency);
 8002716:	4941      	ldr	r1, [pc, #260]	; (800281c <change_lcd_display_mode+0x188>)
 8002718:	4838      	ldr	r0, [pc, #224]	; (80027fc <change_lcd_display_mode+0x168>)
 800271a:	f7fe fc93 	bl	8001044 <Lcd_string>

		//get default date and time
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800271e:	2200      	movs	r2, #0
 8002720:	493f      	ldr	r1, [pc, #252]	; (8002820 <change_lcd_display_mode+0x18c>)
 8002722:	4840      	ldr	r0, [pc, #256]	; (8002824 <change_lcd_display_mode+0x190>)
 8002724:	f003 fbdc 	bl	8005ee0 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) ;
 8002728:	2200      	movs	r2, #0
 800272a:	493f      	ldr	r1, [pc, #252]	; (8002828 <change_lcd_display_mode+0x194>)
 800272c:	483d      	ldr	r0, [pc, #244]	; (8002824 <change_lcd_display_mode+0x190>)
 800272e:	f003 fcb9 	bl	80060a4 <HAL_RTC_GetDate>

		snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002732:	4b3d      	ldr	r3, [pc, #244]	; (8002828 <change_lcd_display_mode+0x194>)
 8002734:	789b      	ldrb	r3, [r3, #2]
 8002736:	4619      	mov	r1, r3
 8002738:	4b3b      	ldr	r3, [pc, #236]	; (8002828 <change_lcd_display_mode+0x194>)
 800273a:	785b      	ldrb	r3, [r3, #1]
 800273c:	461a      	mov	r2, r3
 800273e:	4b3a      	ldr	r3, [pc, #232]	; (8002828 <change_lcd_display_mode+0x194>)
 8002740:	78db      	ldrb	r3, [r3, #3]
 8002742:	9301      	str	r3, [sp, #4]
 8002744:	9200      	str	r2, [sp, #0]
 8002746:	460b      	mov	r3, r1
 8002748:	4a38      	ldr	r2, [pc, #224]	; (800282c <change_lcd_display_mode+0x198>)
 800274a:	210b      	movs	r1, #11
 800274c:	4838      	ldr	r0, [pc, #224]	; (8002830 <change_lcd_display_mode+0x19c>)
 800274e:	f006 fc9b 	bl	8009088 <sniprintf>
		snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002752:	4b33      	ldr	r3, [pc, #204]	; (8002820 <change_lcd_display_mode+0x18c>)
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	4619      	mov	r1, r3
 8002758:	4b31      	ldr	r3, [pc, #196]	; (8002820 <change_lcd_display_mode+0x18c>)
 800275a:	785b      	ldrb	r3, [r3, #1]
 800275c:	461a      	mov	r2, r3
 800275e:	4b30      	ldr	r3, [pc, #192]	; (8002820 <change_lcd_display_mode+0x18c>)
 8002760:	789b      	ldrb	r3, [r3, #2]
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	9200      	str	r2, [sp, #0]
 8002766:	460b      	mov	r3, r1
 8002768:	4a32      	ldr	r2, [pc, #200]	; (8002834 <change_lcd_display_mode+0x1a0>)
 800276a:	2109      	movs	r1, #9
 800276c:	4832      	ldr	r0, [pc, #200]	; (8002838 <change_lcd_display_mode+0x1a4>)
 800276e:	f006 fc8b 	bl	8009088 <sniprintf>

	}


	//dont change lcd modes when updating the RTC
	if(g_update_RTC ==0){
 8002772:	4b32      	ldr	r3, [pc, #200]	; (800283c <change_lcd_display_mode+0x1a8>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d102      	bne.n	8002780 <change_lcd_display_mode+0xec>
		lcd_display_mode_change_on_button_press() ;
 800277a:	f000 f8ab 	bl	80028d4 <lcd_display_mode_change_on_button_press>
 800277e:	e006      	b.n	800278e <change_lcd_display_mode+0xfa>

	}
	else{
		if(g_left_button_pressed == 1){
 8002780:	4b2f      	ldr	r3, [pc, #188]	; (8002840 <change_lcd_display_mode+0x1ac>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d102      	bne.n	800278e <change_lcd_display_mode+0xfa>
			g_left_button_pressed = 0 ; //if left button pressed when updating the RTC parameteers
 8002788:	4b2d      	ldr	r3, [pc, #180]	; (8002840 <change_lcd_display_mode+0x1ac>)
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
		}
	}


	if(display_result == 1){
 800278e:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <change_lcd_display_mode+0x1b0>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d120      	bne.n	80027d8 <change_lcd_display_mode+0x144>
		display_result = 0;
 8002796:	4b2b      	ldr	r3, [pc, #172]	; (8002844 <change_lcd_display_mode+0x1b0>)
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]


		if(g_lcd_mode == 2){//display mode 2: EN measurement
 800279c:	4b16      	ldr	r3, [pc, #88]	; (80027f8 <change_lcd_display_mode+0x164>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d105      	bne.n	80027b0 <change_lcd_display_mode+0x11c>
			display_result = 0; //display contents once only
 80027a4:	4b27      	ldr	r3, [pc, #156]	; (8002844 <change_lcd_display_mode+0x1b0>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	701a      	strb	r2, [r3, #0]

			lcd_Mode_2() ;
 80027aa:	f7ff fedf 	bl	800256c <lcd_Mode_2>
//		}

		change_between_dispplay_modes();
	}

}
 80027ae:	e01d      	b.n	80027ec <change_lcd_display_mode+0x158>
		else if(g_lcd_mode == 1 ){//disply mode 1: SP measurements
 80027b0:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <change_lcd_display_mode+0x164>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d105      	bne.n	80027c4 <change_lcd_display_mode+0x130>
			display_result = 0 ; //display content only once
 80027b8:	4b22      	ldr	r3, [pc, #136]	; (8002844 <change_lcd_display_mode+0x1b0>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
			lcd_Mode_1() ;
 80027be:	f7ff fe85 	bl	80024cc <lcd_Mode_1>
}
 80027c2:	e013      	b.n	80027ec <change_lcd_display_mode+0x158>
			if(g_lcd_mode == 3){ //display mode 3: RTC
 80027c4:	4b0c      	ldr	r3, [pc, #48]	; (80027f8 <change_lcd_display_mode+0x164>)
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	2b03      	cmp	r3, #3
 80027ca:	d10f      	bne.n	80027ec <change_lcd_display_mode+0x158>
				display_result = 0 ; //display content only once
 80027cc:	4b1d      	ldr	r3, [pc, #116]	; (8002844 <change_lcd_display_mode+0x1b0>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
				lcd_Mode_3();
 80027d2:	f7ff ff09 	bl	80025e8 <lcd_Mode_3>
}
 80027d6:	e009      	b.n	80027ec <change_lcd_display_mode+0x158>
	else if(display_result ==0 && g_lcd_mode == 4 ){
 80027d8:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <change_lcd_display_mode+0x1b0>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d105      	bne.n	80027ec <change_lcd_display_mode+0x158>
 80027e0:	4b05      	ldr	r3, [pc, #20]	; (80027f8 <change_lcd_display_mode+0x164>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	d101      	bne.n	80027ec <change_lcd_display_mode+0x158>
		change_between_dispplay_modes();
 80027e8:	f000 f82e 	bl	8002848 <change_between_dispplay_modes>
}
 80027ec:	bf00      	nop
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bdb0      	pop	{r4, r5, r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000014 	.word	0x20000014
 80027f8:	200004ce 	.word	0x200004ce
 80027fc:	200004d0 	.word	0x200004d0
 8002800:	2000040c 	.word	0x2000040c
 8002804:	2000040e 	.word	0x2000040e
 8002808:	0800c438 	.word	0x0800c438
 800280c:	20000434 	.word	0x20000434
 8002810:	20000410 	.word	0x20000410
 8002814:	20000418 	.word	0x20000418
 8002818:	0800c44c 	.word	0x0800c44c
 800281c:	2000045c 	.word	0x2000045c
 8002820:	200004e8 	.word	0x200004e8
 8002824:	20000274 	.word	0x20000274
 8002828:	200004fc 	.word	0x200004fc
 800282c:	0800c4a4 	.word	0x0800c4a4
 8002830:	20000504 	.word	0x20000504
 8002834:	0800c4b8 	.word	0x0800c4b8
 8002838:	20000510 	.word	0x20000510
 800283c:	20000500 	.word	0x20000500
 8002840:	20000548 	.word	0x20000548
 8002844:	200004cf 	.word	0x200004cf

08002848 <change_between_dispplay_modes>:

uint32_t time_passed_between_mode = 0 ;
uint8_t display_mode_x = 2; //start at mode 2

void change_between_dispplay_modes(){
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0

	if(HAL_GetTick()- time_passed_between_mode >= 2000 && display_mode_x == 1){
 800284c:	f001 fcf6 	bl	800423c <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	4b1e      	ldr	r3, [pc, #120]	; (80028cc <change_between_dispplay_modes+0x84>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800285c:	d309      	bcc.n	8002872 <change_between_dispplay_modes+0x2a>
 800285e:	4b1c      	ldr	r3, [pc, #112]	; (80028d0 <change_between_dispplay_modes+0x88>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d105      	bne.n	8002872 <change_between_dispplay_modes+0x2a>
		display_mode_x = 2 ;
 8002866:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <change_between_dispplay_modes+0x88>)
 8002868:	2202      	movs	r2, #2
 800286a:	701a      	strb	r2, [r3, #0]
		lcd_Mode_1() ;
 800286c:	f7ff fe2e 	bl	80024cc <lcd_Mode_1>
 8002870:	e011      	b.n	8002896 <change_between_dispplay_modes+0x4e>

	}

	else if(HAL_GetTick()- time_passed_between_mode >=4000 && display_mode_x == 2){
 8002872:	f001 fce3 	bl	800423c <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	4b14      	ldr	r3, [pc, #80]	; (80028cc <change_between_dispplay_modes+0x84>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002882:	d308      	bcc.n	8002896 <change_between_dispplay_modes+0x4e>
 8002884:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <change_between_dispplay_modes+0x88>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d104      	bne.n	8002896 <change_between_dispplay_modes+0x4e>
		display_mode_x = 3 ;
 800288c:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <change_between_dispplay_modes+0x88>)
 800288e:	2203      	movs	r2, #3
 8002890:	701a      	strb	r2, [r3, #0]
		lcd_Mode_2();
 8002892:	f7ff fe6b 	bl	800256c <lcd_Mode_2>

	}

	if(HAL_GetTick()- time_passed_between_mode >=6000 && display_mode_x == 3){
 8002896:	f001 fcd1 	bl	800423c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	4b0b      	ldr	r3, [pc, #44]	; (80028cc <change_between_dispplay_modes+0x84>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	f241 726f 	movw	r2, #5999	; 0x176f
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d90d      	bls.n	80028c6 <change_between_dispplay_modes+0x7e>
 80028aa:	4b09      	ldr	r3, [pc, #36]	; (80028d0 <change_between_dispplay_modes+0x88>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b03      	cmp	r3, #3
 80028b0:	d109      	bne.n	80028c6 <change_between_dispplay_modes+0x7e>
		display_mode_x= 1;
 80028b2:	4b07      	ldr	r3, [pc, #28]	; (80028d0 <change_between_dispplay_modes+0x88>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
		time_passed_between_mode = HAL_GetTick() ;
 80028b8:	f001 fcc0 	bl	800423c <HAL_GetTick>
 80028bc:	4603      	mov	r3, r0
 80028be:	4a03      	ldr	r2, [pc, #12]	; (80028cc <change_between_dispplay_modes+0x84>)
 80028c0:	6013      	str	r3, [r2, #0]
		lcd_Mode_3() ;
 80028c2:	f7ff fe91 	bl	80025e8 <lcd_Mode_3>

	}

}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000544 	.word	0x20000544
 80028d0:	20000032 	.word	0x20000032

080028d4 <lcd_display_mode_change_on_button_press>:
/**
 * This function works to change the LCD display modes when the left button is pressed
 */
void lcd_display_mode_change_on_button_press(){
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0

	//update state based on button press - DONT UPDATE ANYS STATES WHILE MEASURING
	if(g_left_button_pressed == 1 && g_EN_measure_LCD_display ==0 && g_SP_measure_LCD_diplay ==0 && g_SP_measure !=1 && g_EN_measure !=1){
 80028d8:	4b36      	ldr	r3, [pc, #216]	; (80029b4 <lcd_display_mode_change_on_button_press+0xe0>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d123      	bne.n	8002928 <lcd_display_mode_change_on_button_press+0x54>
 80028e0:	4b35      	ldr	r3, [pc, #212]	; (80029b8 <lcd_display_mode_change_on_button_press+0xe4>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d11f      	bne.n	8002928 <lcd_display_mode_change_on_button_press+0x54>
 80028e8:	4b34      	ldr	r3, [pc, #208]	; (80029bc <lcd_display_mode_change_on_button_press+0xe8>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d11b      	bne.n	8002928 <lcd_display_mode_change_on_button_press+0x54>
 80028f0:	4b33      	ldr	r3, [pc, #204]	; (80029c0 <lcd_display_mode_change_on_button_press+0xec>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d017      	beq.n	8002928 <lcd_display_mode_change_on_button_press+0x54>
 80028f8:	4b32      	ldr	r3, [pc, #200]	; (80029c4 <lcd_display_mode_change_on_button_press+0xf0>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d013      	beq.n	8002928 <lcd_display_mode_change_on_button_press+0x54>

		//display/update lcd results
		display_result= 1 ;
 8002900:	4b31      	ldr	r3, [pc, #196]	; (80029c8 <lcd_display_mode_change_on_button_press+0xf4>)
 8002902:	2201      	movs	r2, #1
 8002904:	701a      	strb	r2, [r3, #0]

		g_left_button_pressed = 0;
 8002906:	4b2b      	ldr	r3, [pc, #172]	; (80029b4 <lcd_display_mode_change_on_button_press+0xe0>)
 8002908:	2200      	movs	r2, #0
 800290a:	701a      	strb	r2, [r3, #0]
		g_lcd_mode ++;
 800290c:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	3301      	adds	r3, #1
 8002912:	b2da      	uxtb	r2, r3
 8002914:	4b2d      	ldr	r3, [pc, #180]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 8002916:	701a      	strb	r2, [r3, #0]

		//cycles between the mode
		if(g_lcd_mode>4){
 8002918:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	2b04      	cmp	r3, #4
 800291e:	d944      	bls.n	80029aa <lcd_display_mode_change_on_button_press+0xd6>
			g_lcd_mode = 1 ;
 8002920:	4b2a      	ldr	r3, [pc, #168]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 8002922:	2201      	movs	r2, #1
 8002924:	701a      	strb	r2, [r3, #0]
		if(g_lcd_mode>4){
 8002926:	e040      	b.n	80029aa <lcd_display_mode_change_on_button_press+0xd6>
		}
	}

	//update lcd state based on  EN stop command
	else if(g_left_button_pressed == 0 && g_EN_measure_LCD_display == 1 && g_SP_measure_LCD_diplay ==0  && g_SP_measure !=1 && g_EN_measure !=1 ){
 8002928:	4b22      	ldr	r3, [pc, #136]	; (80029b4 <lcd_display_mode_change_on_button_press+0xe0>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d119      	bne.n	8002964 <lcd_display_mode_change_on_button_press+0x90>
 8002930:	4b21      	ldr	r3, [pc, #132]	; (80029b8 <lcd_display_mode_change_on_button_press+0xe4>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d115      	bne.n	8002964 <lcd_display_mode_change_on_button_press+0x90>
 8002938:	4b20      	ldr	r3, [pc, #128]	; (80029bc <lcd_display_mode_change_on_button_press+0xe8>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d111      	bne.n	8002964 <lcd_display_mode_change_on_button_press+0x90>
 8002940:	4b1f      	ldr	r3, [pc, #124]	; (80029c0 <lcd_display_mode_change_on_button_press+0xec>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d00d      	beq.n	8002964 <lcd_display_mode_change_on_button_press+0x90>
 8002948:	4b1e      	ldr	r3, [pc, #120]	; (80029c4 <lcd_display_mode_change_on_button_press+0xf0>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d009      	beq.n	8002964 <lcd_display_mode_change_on_button_press+0x90>
		g_EN_measure_LCD_display = 0 ;
 8002950:	4b19      	ldr	r3, [pc, #100]	; (80029b8 <lcd_display_mode_change_on_button_press+0xe4>)
 8002952:	2200      	movs	r2, #0
 8002954:	701a      	strb	r2, [r3, #0]

		g_lcd_mode = 2; //display EN measurements
 8002956:	4b1d      	ldr	r3, [pc, #116]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 8002958:	2202      	movs	r2, #2
 800295a:	701a      	strb	r2, [r3, #0]

		//display/update lcd results
		display_result= 1 ;
 800295c:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <lcd_display_mode_change_on_button_press+0xf4>)
 800295e:	2201      	movs	r2, #1
 8002960:	701a      	strb	r2, [r3, #0]
 8002962:	e022      	b.n	80029aa <lcd_display_mode_change_on_button_press+0xd6>
	}

	//update LCD based on SP command
	else if(g_left_button_pressed ==0 && g_EN_measure_LCD_display== 0 && g_SP_measure_LCD_diplay== 1  && g_SP_measure !=1 && g_EN_measure !=1){
 8002964:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <lcd_display_mode_change_on_button_press+0xe0>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d119      	bne.n	80029a0 <lcd_display_mode_change_on_button_press+0xcc>
 800296c:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <lcd_display_mode_change_on_button_press+0xe4>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d115      	bne.n	80029a0 <lcd_display_mode_change_on_button_press+0xcc>
 8002974:	4b11      	ldr	r3, [pc, #68]	; (80029bc <lcd_display_mode_change_on_button_press+0xe8>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d111      	bne.n	80029a0 <lcd_display_mode_change_on_button_press+0xcc>
 800297c:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <lcd_display_mode_change_on_button_press+0xec>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d00d      	beq.n	80029a0 <lcd_display_mode_change_on_button_press+0xcc>
 8002984:	4b0f      	ldr	r3, [pc, #60]	; (80029c4 <lcd_display_mode_change_on_button_press+0xf0>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d009      	beq.n	80029a0 <lcd_display_mode_change_on_button_press+0xcc>
		g_SP_measure_LCD_diplay =0;
 800298c:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <lcd_display_mode_change_on_button_press+0xe8>)
 800298e:	2200      	movs	r2, #0
 8002990:	701a      	strb	r2, [r3, #0]

		g_lcd_mode = 1; //display SP measurements
 8002992:	4b0e      	ldr	r3, [pc, #56]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 8002994:	2201      	movs	r2, #1
 8002996:	701a      	strb	r2, [r3, #0]

		//display/update lcd results
		display_result= 1 ;
 8002998:	4b0b      	ldr	r3, [pc, #44]	; (80029c8 <lcd_display_mode_change_on_button_press+0xf4>)
 800299a:	2201      	movs	r2, #1
 800299c:	701a      	strb	r2, [r3, #0]
 800299e:	e004      	b.n	80029aa <lcd_display_mode_change_on_button_press+0xd6>
	}

	//otherwise dont update display maode
	else{
		g_lcd_mode = g_lcd_mode ;
 80029a0:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 80029a2:	781a      	ldrb	r2, [r3, #0]
 80029a4:	4b09      	ldr	r3, [pc, #36]	; (80029cc <lcd_display_mode_change_on_button_press+0xf8>)
 80029a6:	701a      	strb	r2, [r3, #0]
	}

}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	20000548 	.word	0x20000548
 80029b8:	20000484 	.word	0x20000484
 80029bc:	2000048f 	.word	0x2000048f
 80029c0:	2000048e 	.word	0x2000048e
 80029c4:	20000483 	.word	0x20000483
 80029c8:	200004cf 	.word	0x200004cf
 80029cc:	200004ce 	.word	0x200004ce

080029d0 <RTC_date_and_time_update>:
 *The system is designed such that until all the parameters are set ,no other state is execessible.
 *Once the Menu state is entered. It can only be exited on when the left button is pressed. This restores normal system state functionality
 *The top and bottom measurements can be used to update /start or stop the measurement sequence
 */

void RTC_date_and_time_update(uint8_t paramx){
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]

	//IF UPDATING RTC VALUES - do not use top button and bottom button for measurement sequence

	if(paramx == 1){ //update date
 80029da:	79fb      	ldrb	r3, [r7, #7]
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d16d      	bne.n	8002abc <RTC_date_and_time_update+0xec>

		//top button pressed - increment date
		if(g_top_button_pressed== 1){
 80029e0:	4b6f      	ldr	r3, [pc, #444]	; (8002ba0 <RTC_date_and_time_update+0x1d0>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d131      	bne.n	8002a4c <RTC_date_and_time_update+0x7c>
			sDate.Date++ ;
 80029e8:	4b6e      	ldr	r3, [pc, #440]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 80029ea:	789b      	ldrb	r3, [r3, #2]
 80029ec:	3301      	adds	r3, #1
 80029ee:	b2da      	uxtb	r2, r3
 80029f0:	4b6c      	ldr	r3, [pc, #432]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 80029f2:	709a      	strb	r2, [r3, #2]

			//oveflow
			if(sDate.Date > 30){
 80029f4:	4b6b      	ldr	r3, [pc, #428]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 80029f6:	789b      	ldrb	r3, [r3, #2]
 80029f8:	2b1e      	cmp	r3, #30
 80029fa:	d902      	bls.n	8002a02 <RTC_date_and_time_update+0x32>
				sDate.Date = 1 ;
 80029fc:	4b69      	ldr	r3, [pc, #420]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	709a      	strb	r2, [r3, #2]
			}

			g_top_button_pressed =0 ;
 8002a02:	4b67      	ldr	r3, [pc, #412]	; (8002ba0 <RTC_date_and_time_update+0x1d0>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	701a      	strb	r2, [r3, #0]

			//display date - first row
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002a08:	4b66      	ldr	r3, [pc, #408]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a0a:	789b      	ldrb	r3, [r3, #2]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4b65      	ldr	r3, [pc, #404]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a10:	785b      	ldrb	r3, [r3, #1]
 8002a12:	461a      	mov	r2, r3
 8002a14:	4b63      	ldr	r3, [pc, #396]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a16:	78db      	ldrb	r3, [r3, #3]
 8002a18:	9301      	str	r3, [sp, #4]
 8002a1a:	9200      	str	r2, [sp, #0]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	4a62      	ldr	r2, [pc, #392]	; (8002ba8 <RTC_date_and_time_update+0x1d8>)
 8002a20:	210b      	movs	r1, #11
 8002a22:	4862      	ldr	r0, [pc, #392]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002a24:	f006 fb30 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	4860      	ldr	r0, [pc, #384]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002a2e:	f7fe fb29 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002a32:	495e      	ldr	r1, [pc, #376]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002a34:	485e      	ldr	r0, [pc, #376]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002a36:	f7fe fb05 	bl	8001044 <Lcd_string>

			Lcd_cursor(&lcd, 1, 0	) ;
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	485c      	ldr	r0, [pc, #368]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002a40:	f7fe fb20 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002a44:	495b      	ldr	r1, [pc, #364]	; (8002bb4 <RTC_date_and_time_update+0x1e4>)
 8002a46:	485a      	ldr	r0, [pc, #360]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002a48:	f7fe fafc 	bl	8001044 <Lcd_string>


		}

		//bottom button press -decrement date
		if(g_bottom_button_pressed== 1){
 8002a4c:	4b5a      	ldr	r3, [pc, #360]	; (8002bb8 <RTC_date_and_time_update+0x1e8>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	f040 82c2 	bne.w	8002fda <RTC_date_and_time_update+0x60a>
			sDate.Date-- ;
 8002a56:	4b53      	ldr	r3, [pc, #332]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a58:	789b      	ldrb	r3, [r3, #2]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	4b51      	ldr	r3, [pc, #324]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a60:	709a      	strb	r2, [r3, #2]

			//oveflow
			if(sDate.Date < 1){
 8002a62:	4b50      	ldr	r3, [pc, #320]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a64:	789b      	ldrb	r3, [r3, #2]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d102      	bne.n	8002a70 <RTC_date_and_time_update+0xa0>
				sDate.Date = 31 ;
 8002a6a:	4b4e      	ldr	r3, [pc, #312]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a6c:	221f      	movs	r2, #31
 8002a6e:	709a      	strb	r2, [r3, #2]
			}

			//display date - first row
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002a70:	4b4c      	ldr	r3, [pc, #304]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a72:	789b      	ldrb	r3, [r3, #2]
 8002a74:	4619      	mov	r1, r3
 8002a76:	4b4b      	ldr	r3, [pc, #300]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a78:	785b      	ldrb	r3, [r3, #1]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	4b49      	ldr	r3, [pc, #292]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002a7e:	78db      	ldrb	r3, [r3, #3]
 8002a80:	9301      	str	r3, [sp, #4]
 8002a82:	9200      	str	r2, [sp, #0]
 8002a84:	460b      	mov	r3, r1
 8002a86:	4a48      	ldr	r2, [pc, #288]	; (8002ba8 <RTC_date_and_time_update+0x1d8>)
 8002a88:	210b      	movs	r1, #11
 8002a8a:	4848      	ldr	r0, [pc, #288]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002a8c:	f006 fafc 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002a90:	2200      	movs	r2, #0
 8002a92:	2100      	movs	r1, #0
 8002a94:	4846      	ldr	r0, [pc, #280]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002a96:	f7fe faf5 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002a9a:	4944      	ldr	r1, [pc, #272]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002a9c:	4844      	ldr	r0, [pc, #272]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002a9e:	f7fe fad1 	bl	8001044 <Lcd_string>

			Lcd_cursor(&lcd, 1, 0) ;
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	4842      	ldr	r0, [pc, #264]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002aa8:	f7fe faec 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002aac:	4941      	ldr	r1, [pc, #260]	; (8002bb4 <RTC_date_and_time_update+0x1e4>)
 8002aae:	4840      	ldr	r0, [pc, #256]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002ab0:	f7fe fac8 	bl	8001044 <Lcd_string>


			g_bottom_button_pressed =0 ;
 8002ab4:	4b40      	ldr	r3, [pc, #256]	; (8002bb8 <RTC_date_and_time_update+0x1e8>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	701a      	strb	r2, [r3, #0]
		}

	}


}
 8002aba:	e28e      	b.n	8002fda <RTC_date_and_time_update+0x60a>
	else if(paramx == 2){ //update month
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d17c      	bne.n	8002bbc <RTC_date_and_time_update+0x1ec>
		if(g_top_button_pressed== 1){
 8002ac2:	4b37      	ldr	r3, [pc, #220]	; (8002ba0 <RTC_date_and_time_update+0x1d0>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d131      	bne.n	8002b2e <RTC_date_and_time_update+0x15e>
			sDate.Month++ ;
 8002aca:	4b36      	ldr	r3, [pc, #216]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002acc:	785b      	ldrb	r3, [r3, #1]
 8002ace:	3301      	adds	r3, #1
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4b34      	ldr	r3, [pc, #208]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002ad4:	705a      	strb	r2, [r3, #1]
			if(sDate.Month > 12){
 8002ad6:	4b33      	ldr	r3, [pc, #204]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002ad8:	785b      	ldrb	r3, [r3, #1]
 8002ada:	2b0c      	cmp	r3, #12
 8002adc:	d902      	bls.n	8002ae4 <RTC_date_and_time_update+0x114>
				sDate.Month = 1 ;
 8002ade:	4b31      	ldr	r3, [pc, #196]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	705a      	strb	r2, [r3, #1]
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002ae4:	4b2f      	ldr	r3, [pc, #188]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002ae6:	789b      	ldrb	r3, [r3, #2]
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4b2e      	ldr	r3, [pc, #184]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002aec:	785b      	ldrb	r3, [r3, #1]
 8002aee:	461a      	mov	r2, r3
 8002af0:	4b2c      	ldr	r3, [pc, #176]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002af2:	78db      	ldrb	r3, [r3, #3]
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	9200      	str	r2, [sp, #0]
 8002af8:	460b      	mov	r3, r1
 8002afa:	4a2b      	ldr	r2, [pc, #172]	; (8002ba8 <RTC_date_and_time_update+0x1d8>)
 8002afc:	210b      	movs	r1, #11
 8002afe:	482b      	ldr	r0, [pc, #172]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002b00:	f006 fac2 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002b04:	2200      	movs	r2, #0
 8002b06:	2100      	movs	r1, #0
 8002b08:	4829      	ldr	r0, [pc, #164]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b0a:	f7fe fabb 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002b0e:	4927      	ldr	r1, [pc, #156]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002b10:	4827      	ldr	r0, [pc, #156]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b12:	f7fe fa97 	bl	8001044 <Lcd_string>
			Lcd_cursor(&lcd, 1, 0) ;
 8002b16:	2200      	movs	r2, #0
 8002b18:	2101      	movs	r1, #1
 8002b1a:	4825      	ldr	r0, [pc, #148]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b1c:	f7fe fab2 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002b20:	4924      	ldr	r1, [pc, #144]	; (8002bb4 <RTC_date_and_time_update+0x1e4>)
 8002b22:	4823      	ldr	r0, [pc, #140]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b24:	f7fe fa8e 	bl	8001044 <Lcd_string>
			g_top_button_pressed =0 ;
 8002b28:	4b1d      	ldr	r3, [pc, #116]	; (8002ba0 <RTC_date_and_time_update+0x1d0>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	701a      	strb	r2, [r3, #0]
		if(g_bottom_button_pressed== 1){
 8002b2e:	4b22      	ldr	r3, [pc, #136]	; (8002bb8 <RTC_date_and_time_update+0x1e8>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	f040 8251 	bne.w	8002fda <RTC_date_and_time_update+0x60a>
			sDate.Month-- ;
 8002b38:	4b1a      	ldr	r3, [pc, #104]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b3a:	785b      	ldrb	r3, [r3, #1]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	4b18      	ldr	r3, [pc, #96]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b42:	705a      	strb	r2, [r3, #1]
			if(sDate.Month < 1){
 8002b44:	4b17      	ldr	r3, [pc, #92]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b46:	785b      	ldrb	r3, [r3, #1]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d102      	bne.n	8002b52 <RTC_date_and_time_update+0x182>
				sDate.Month = 12 ;
 8002b4c:	4b15      	ldr	r3, [pc, #84]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b4e:	220c      	movs	r2, #12
 8002b50:	705a      	strb	r2, [r3, #1]
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002b52:	4b14      	ldr	r3, [pc, #80]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b54:	789b      	ldrb	r3, [r3, #2]
 8002b56:	4619      	mov	r1, r3
 8002b58:	4b12      	ldr	r3, [pc, #72]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b5a:	785b      	ldrb	r3, [r3, #1]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4b11      	ldr	r3, [pc, #68]	; (8002ba4 <RTC_date_and_time_update+0x1d4>)
 8002b60:	78db      	ldrb	r3, [r3, #3]
 8002b62:	9301      	str	r3, [sp, #4]
 8002b64:	9200      	str	r2, [sp, #0]
 8002b66:	460b      	mov	r3, r1
 8002b68:	4a0f      	ldr	r2, [pc, #60]	; (8002ba8 <RTC_date_and_time_update+0x1d8>)
 8002b6a:	210b      	movs	r1, #11
 8002b6c:	480f      	ldr	r0, [pc, #60]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002b6e:	f006 fa8b 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002b72:	2200      	movs	r2, #0
 8002b74:	2100      	movs	r1, #0
 8002b76:	480e      	ldr	r0, [pc, #56]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b78:	f7fe fa84 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002b7c:	490b      	ldr	r1, [pc, #44]	; (8002bac <RTC_date_and_time_update+0x1dc>)
 8002b7e:	480c      	ldr	r0, [pc, #48]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b80:	f7fe fa60 	bl	8001044 <Lcd_string>
			Lcd_cursor(&lcd, 1, 0) ;
 8002b84:	2200      	movs	r2, #0
 8002b86:	2101      	movs	r1, #1
 8002b88:	4809      	ldr	r0, [pc, #36]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b8a:	f7fe fa7b 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002b8e:	4909      	ldr	r1, [pc, #36]	; (8002bb4 <RTC_date_and_time_update+0x1e4>)
 8002b90:	4807      	ldr	r0, [pc, #28]	; (8002bb0 <RTC_date_and_time_update+0x1e0>)
 8002b92:	f7fe fa57 	bl	8001044 <Lcd_string>
			g_bottom_button_pressed =0 ;
 8002b96:	4b08      	ldr	r3, [pc, #32]	; (8002bb8 <RTC_date_and_time_update+0x1e8>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	701a      	strb	r2, [r3, #0]
}
 8002b9c:	e21d      	b.n	8002fda <RTC_date_and_time_update+0x60a>
 8002b9e:	bf00      	nop
 8002ba0:	2000054a 	.word	0x2000054a
 8002ba4:	200004fc 	.word	0x200004fc
 8002ba8:	0800c4a4 	.word	0x0800c4a4
 8002bac:	20000504 	.word	0x20000504
 8002bb0:	200004d0 	.word	0x200004d0
 8002bb4:	20000510 	.word	0x20000510
 8002bb8:	2000054b 	.word	0x2000054b
	else if(paramx == 3){ //update year -
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	2b03      	cmp	r3, #3
 8002bc0:	d16d      	bne.n	8002c9e <RTC_date_and_time_update+0x2ce>
		if(g_top_button_pressed== 1){
 8002bc2:	4b6f      	ldr	r3, [pc, #444]	; (8002d80 <RTC_date_and_time_update+0x3b0>)
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d131      	bne.n	8002c2e <RTC_date_and_time_update+0x25e>
			sDate.Year++ ;
 8002bca:	4b6e      	ldr	r3, [pc, #440]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002bcc:	78db      	ldrb	r3, [r3, #3]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	4b6c      	ldr	r3, [pc, #432]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002bd4:	70da      	strb	r2, [r3, #3]
			if(sDate.Year > 99){
 8002bd6:	4b6b      	ldr	r3, [pc, #428]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002bd8:	78db      	ldrb	r3, [r3, #3]
 8002bda:	2b63      	cmp	r3, #99	; 0x63
 8002bdc:	d902      	bls.n	8002be4 <RTC_date_and_time_update+0x214>
				sDate.Year = 0 ;
 8002bde:	4b69      	ldr	r3, [pc, #420]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	70da      	strb	r2, [r3, #3]
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002be4:	4b67      	ldr	r3, [pc, #412]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002be6:	789b      	ldrb	r3, [r3, #2]
 8002be8:	4619      	mov	r1, r3
 8002bea:	4b66      	ldr	r3, [pc, #408]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002bec:	785b      	ldrb	r3, [r3, #1]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4b64      	ldr	r3, [pc, #400]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002bf2:	78db      	ldrb	r3, [r3, #3]
 8002bf4:	9301      	str	r3, [sp, #4]
 8002bf6:	9200      	str	r2, [sp, #0]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	4a63      	ldr	r2, [pc, #396]	; (8002d88 <RTC_date_and_time_update+0x3b8>)
 8002bfc:	210b      	movs	r1, #11
 8002bfe:	4863      	ldr	r0, [pc, #396]	; (8002d8c <RTC_date_and_time_update+0x3bc>)
 8002c00:	f006 fa42 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002c04:	2200      	movs	r2, #0
 8002c06:	2100      	movs	r1, #0
 8002c08:	4861      	ldr	r0, [pc, #388]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c0a:	f7fe fa3b 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002c0e:	495f      	ldr	r1, [pc, #380]	; (8002d8c <RTC_date_and_time_update+0x3bc>)
 8002c10:	485f      	ldr	r0, [pc, #380]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c12:	f7fe fa17 	bl	8001044 <Lcd_string>
			Lcd_cursor(&lcd, 1, 0) ;
 8002c16:	2200      	movs	r2, #0
 8002c18:	2101      	movs	r1, #1
 8002c1a:	485d      	ldr	r0, [pc, #372]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c1c:	f7fe fa32 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002c20:	495c      	ldr	r1, [pc, #368]	; (8002d94 <RTC_date_and_time_update+0x3c4>)
 8002c22:	485b      	ldr	r0, [pc, #364]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c24:	f7fe fa0e 	bl	8001044 <Lcd_string>
			g_top_button_pressed =0 ;
 8002c28:	4b55      	ldr	r3, [pc, #340]	; (8002d80 <RTC_date_and_time_update+0x3b0>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	701a      	strb	r2, [r3, #0]
		if(g_bottom_button_pressed== 1){
 8002c2e:	4b5a      	ldr	r3, [pc, #360]	; (8002d98 <RTC_date_and_time_update+0x3c8>)
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	f040 81d1 	bne.w	8002fda <RTC_date_and_time_update+0x60a>
			sDate.Year-- ;
 8002c38:	4b52      	ldr	r3, [pc, #328]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c3a:	78db      	ldrb	r3, [r3, #3]
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b2da      	uxtb	r2, r3
 8002c40:	4b50      	ldr	r3, [pc, #320]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c42:	70da      	strb	r2, [r3, #3]
			if(sDate.Year < 1){
 8002c44:	4b4f      	ldr	r3, [pc, #316]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c46:	78db      	ldrb	r3, [r3, #3]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d102      	bne.n	8002c52 <RTC_date_and_time_update+0x282>
				sDate.Year = 99 ;
 8002c4c:	4b4d      	ldr	r3, [pc, #308]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c4e:	2263      	movs	r2, #99	; 0x63
 8002c50:	70da      	strb	r2, [r3, #3]
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002c52:	4b4c      	ldr	r3, [pc, #304]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c54:	789b      	ldrb	r3, [r3, #2]
 8002c56:	4619      	mov	r1, r3
 8002c58:	4b4a      	ldr	r3, [pc, #296]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c5a:	785b      	ldrb	r3, [r3, #1]
 8002c5c:	461a      	mov	r2, r3
 8002c5e:	4b49      	ldr	r3, [pc, #292]	; (8002d84 <RTC_date_and_time_update+0x3b4>)
 8002c60:	78db      	ldrb	r3, [r3, #3]
 8002c62:	9301      	str	r3, [sp, #4]
 8002c64:	9200      	str	r2, [sp, #0]
 8002c66:	460b      	mov	r3, r1
 8002c68:	4a47      	ldr	r2, [pc, #284]	; (8002d88 <RTC_date_and_time_update+0x3b8>)
 8002c6a:	210b      	movs	r1, #11
 8002c6c:	4847      	ldr	r0, [pc, #284]	; (8002d8c <RTC_date_and_time_update+0x3bc>)
 8002c6e:	f006 fa0b 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002c72:	2200      	movs	r2, #0
 8002c74:	2100      	movs	r1, #0
 8002c76:	4846      	ldr	r0, [pc, #280]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c78:	f7fe fa04 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002c7c:	4943      	ldr	r1, [pc, #268]	; (8002d8c <RTC_date_and_time_update+0x3bc>)
 8002c7e:	4844      	ldr	r0, [pc, #272]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c80:	f7fe f9e0 	bl	8001044 <Lcd_string>
			Lcd_cursor(&lcd, 1, 0) ;
 8002c84:	2200      	movs	r2, #0
 8002c86:	2101      	movs	r1, #1
 8002c88:	4841      	ldr	r0, [pc, #260]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c8a:	f7fe f9fb 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002c8e:	4941      	ldr	r1, [pc, #260]	; (8002d94 <RTC_date_and_time_update+0x3c4>)
 8002c90:	483f      	ldr	r0, [pc, #252]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002c92:	f7fe f9d7 	bl	8001044 <Lcd_string>
			g_bottom_button_pressed =0 ;
 8002c96:	4b40      	ldr	r3, [pc, #256]	; (8002d98 <RTC_date_and_time_update+0x3c8>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	701a      	strb	r2, [r3, #0]
}
 8002c9c:	e19d      	b.n	8002fda <RTC_date_and_time_update+0x60a>
	else if(paramx == 4){//update hour
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	2b04      	cmp	r3, #4
 8002ca2:	d17f      	bne.n	8002da4 <RTC_date_and_time_update+0x3d4>
		if(g_top_button_pressed== 1){
 8002ca4:	4b36      	ldr	r3, [pc, #216]	; (8002d80 <RTC_date_and_time_update+0x3b0>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d131      	bne.n	8002d10 <RTC_date_and_time_update+0x340>
			sTime.Hours++ ;
 8002cac:	4b3b      	ldr	r3, [pc, #236]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	b2da      	uxtb	r2, r3
 8002cb4:	4b39      	ldr	r3, [pc, #228]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002cb6:	701a      	strb	r2, [r3, #0]
			if(sTime.Hours > 24){
 8002cb8:	4b38      	ldr	r3, [pc, #224]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	2b18      	cmp	r3, #24
 8002cbe:	d902      	bls.n	8002cc6 <RTC_date_and_time_update+0x2f6>
				sTime.Hours = 1 ;
 8002cc0:	4b36      	ldr	r3, [pc, #216]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	701a      	strb	r2, [r3, #0]
			g_top_button_pressed =0 ;
 8002cc6:	4b2e      	ldr	r3, [pc, #184]	; (8002d80 <RTC_date_and_time_update+0x3b0>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	701a      	strb	r2, [r3, #0]
			Lcd_cursor(&lcd, 0, 0) ;
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2100      	movs	r1, #0
 8002cd0:	482f      	ldr	r0, [pc, #188]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002cd2:	f7fe f9d7 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002cd6:	492d      	ldr	r1, [pc, #180]	; (8002d8c <RTC_date_and_time_update+0x3bc>)
 8002cd8:	482d      	ldr	r0, [pc, #180]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002cda:	f7fe f9b3 	bl	8001044 <Lcd_string>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002cde:	4b2f      	ldr	r3, [pc, #188]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4b2d      	ldr	r3, [pc, #180]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002ce6:	785b      	ldrb	r3, [r3, #1]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4b2c      	ldr	r3, [pc, #176]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002cec:	789b      	ldrb	r3, [r3, #2]
 8002cee:	9301      	str	r3, [sp, #4]
 8002cf0:	9200      	str	r2, [sp, #0]
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4a2a      	ldr	r2, [pc, #168]	; (8002da0 <RTC_date_and_time_update+0x3d0>)
 8002cf6:	2109      	movs	r1, #9
 8002cf8:	4826      	ldr	r0, [pc, #152]	; (8002d94 <RTC_date_and_time_update+0x3c4>)
 8002cfa:	f006 f9c5 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 1, 0) ;
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2101      	movs	r1, #1
 8002d02:	4823      	ldr	r0, [pc, #140]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002d04:	f7fe f9be 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002d08:	4922      	ldr	r1, [pc, #136]	; (8002d94 <RTC_date_and_time_update+0x3c4>)
 8002d0a:	4821      	ldr	r0, [pc, #132]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002d0c:	f7fe f99a 	bl	8001044 <Lcd_string>
		if(g_bottom_button_pressed== 1){
 8002d10:	4b21      	ldr	r3, [pc, #132]	; (8002d98 <RTC_date_and_time_update+0x3c8>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	f040 8160 	bne.w	8002fda <RTC_date_and_time_update+0x60a>
			sTime.Hours-- ;
 8002d1a:	4b20      	ldr	r3, [pc, #128]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	4b1e      	ldr	r3, [pc, #120]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d24:	701a      	strb	r2, [r3, #0]
			if(sTime.Hours < 1){
 8002d26:	4b1d      	ldr	r3, [pc, #116]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d102      	bne.n	8002d34 <RTC_date_and_time_update+0x364>
				sTime.Hours = 24 ;
 8002d2e:	4b1b      	ldr	r3, [pc, #108]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d30:	2218      	movs	r2, #24
 8002d32:	701a      	strb	r2, [r3, #0]
			Lcd_cursor(&lcd, 0, 0) ;
 8002d34:	2200      	movs	r2, #0
 8002d36:	2100      	movs	r1, #0
 8002d38:	4815      	ldr	r0, [pc, #84]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002d3a:	f7fe f9a3 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002d3e:	4913      	ldr	r1, [pc, #76]	; (8002d8c <RTC_date_and_time_update+0x3bc>)
 8002d40:	4813      	ldr	r0, [pc, #76]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002d42:	f7fe f97f 	bl	8001044 <Lcd_string>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002d46:	4b15      	ldr	r3, [pc, #84]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4b13      	ldr	r3, [pc, #76]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d4e:	785b      	ldrb	r3, [r3, #1]
 8002d50:	461a      	mov	r2, r3
 8002d52:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <RTC_date_and_time_update+0x3cc>)
 8002d54:	789b      	ldrb	r3, [r3, #2]
 8002d56:	9301      	str	r3, [sp, #4]
 8002d58:	9200      	str	r2, [sp, #0]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4a10      	ldr	r2, [pc, #64]	; (8002da0 <RTC_date_and_time_update+0x3d0>)
 8002d5e:	2109      	movs	r1, #9
 8002d60:	480c      	ldr	r0, [pc, #48]	; (8002d94 <RTC_date_and_time_update+0x3c4>)
 8002d62:	f006 f991 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 1, 0) ;
 8002d66:	2200      	movs	r2, #0
 8002d68:	2101      	movs	r1, #1
 8002d6a:	4809      	ldr	r0, [pc, #36]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002d6c:	f7fe f98a 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002d70:	4908      	ldr	r1, [pc, #32]	; (8002d94 <RTC_date_and_time_update+0x3c4>)
 8002d72:	4807      	ldr	r0, [pc, #28]	; (8002d90 <RTC_date_and_time_update+0x3c0>)
 8002d74:	f7fe f966 	bl	8001044 <Lcd_string>
			g_bottom_button_pressed =0 ;
 8002d78:	4b07      	ldr	r3, [pc, #28]	; (8002d98 <RTC_date_and_time_update+0x3c8>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	701a      	strb	r2, [r3, #0]
}
 8002d7e:	e12c      	b.n	8002fda <RTC_date_and_time_update+0x60a>
 8002d80:	2000054a 	.word	0x2000054a
 8002d84:	200004fc 	.word	0x200004fc
 8002d88:	0800c4a4 	.word	0x0800c4a4
 8002d8c:	20000504 	.word	0x20000504
 8002d90:	200004d0 	.word	0x200004d0
 8002d94:	20000510 	.word	0x20000510
 8002d98:	2000054b 	.word	0x2000054b
 8002d9c:	200004e8 	.word	0x200004e8
 8002da0:	0800c4b8 	.word	0x0800c4b8
	else if(paramx ==5){//update minutes
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	2b05      	cmp	r3, #5
 8002da8:	d16d      	bne.n	8002e86 <RTC_date_and_time_update+0x4b6>
		if(g_top_button_pressed== 1){
 8002daa:	4b8e      	ldr	r3, [pc, #568]	; (8002fe4 <RTC_date_and_time_update+0x614>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d131      	bne.n	8002e16 <RTC_date_and_time_update+0x446>
			sTime.Minutes++ ;
 8002db2:	4b8d      	ldr	r3, [pc, #564]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002db4:	785b      	ldrb	r3, [r3, #1]
 8002db6:	3301      	adds	r3, #1
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	4b8b      	ldr	r3, [pc, #556]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002dbc:	705a      	strb	r2, [r3, #1]
			if(sTime.Minutes > 60){
 8002dbe:	4b8a      	ldr	r3, [pc, #552]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002dc0:	785b      	ldrb	r3, [r3, #1]
 8002dc2:	2b3c      	cmp	r3, #60	; 0x3c
 8002dc4:	d902      	bls.n	8002dcc <RTC_date_and_time_update+0x3fc>
				sTime.Minutes = 1 ;
 8002dc6:	4b88      	ldr	r3, [pc, #544]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002dc8:	2201      	movs	r2, #1
 8002dca:	705a      	strb	r2, [r3, #1]
			Lcd_cursor(&lcd, 0, 0) ;
 8002dcc:	2200      	movs	r2, #0
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4886      	ldr	r0, [pc, #536]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002dd2:	f7fe f957 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002dd6:	4986      	ldr	r1, [pc, #536]	; (8002ff0 <RTC_date_and_time_update+0x620>)
 8002dd8:	4884      	ldr	r0, [pc, #528]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002dda:	f7fe f933 	bl	8001044 <Lcd_string>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002dde:	4b82      	ldr	r3, [pc, #520]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	4619      	mov	r1, r3
 8002de4:	4b80      	ldr	r3, [pc, #512]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002de6:	785b      	ldrb	r3, [r3, #1]
 8002de8:	461a      	mov	r2, r3
 8002dea:	4b7f      	ldr	r3, [pc, #508]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002dec:	789b      	ldrb	r3, [r3, #2]
 8002dee:	9301      	str	r3, [sp, #4]
 8002df0:	9200      	str	r2, [sp, #0]
 8002df2:	460b      	mov	r3, r1
 8002df4:	4a7f      	ldr	r2, [pc, #508]	; (8002ff4 <RTC_date_and_time_update+0x624>)
 8002df6:	2109      	movs	r1, #9
 8002df8:	487f      	ldr	r0, [pc, #508]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002dfa:	f006 f945 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 1, 0) ;
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2101      	movs	r1, #1
 8002e02:	487a      	ldr	r0, [pc, #488]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002e04:	f7fe f93e 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002e08:	497b      	ldr	r1, [pc, #492]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002e0a:	4878      	ldr	r0, [pc, #480]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002e0c:	f7fe f91a 	bl	8001044 <Lcd_string>
			g_top_button_pressed =0 ;
 8002e10:	4b74      	ldr	r3, [pc, #464]	; (8002fe4 <RTC_date_and_time_update+0x614>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
		if(g_bottom_button_pressed== 1){
 8002e16:	4b79      	ldr	r3, [pc, #484]	; (8002ffc <RTC_date_and_time_update+0x62c>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	f040 80dd 	bne.w	8002fda <RTC_date_and_time_update+0x60a>
			sTime.Minutes-- ;
 8002e20:	4b71      	ldr	r3, [pc, #452]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e22:	785b      	ldrb	r3, [r3, #1]
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b2da      	uxtb	r2, r3
 8002e28:	4b6f      	ldr	r3, [pc, #444]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e2a:	705a      	strb	r2, [r3, #1]
			if(sTime.Minutes < 1){
 8002e2c:	4b6e      	ldr	r3, [pc, #440]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e2e:	785b      	ldrb	r3, [r3, #1]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d102      	bne.n	8002e3a <RTC_date_and_time_update+0x46a>
				sTime.Minutes = 60 ;
 8002e34:	4b6c      	ldr	r3, [pc, #432]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e36:	223c      	movs	r2, #60	; 0x3c
 8002e38:	705a      	strb	r2, [r3, #1]
			Lcd_cursor(&lcd, 0, 0) ;
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	486b      	ldr	r0, [pc, #428]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002e40:	f7fe f920 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002e44:	496a      	ldr	r1, [pc, #424]	; (8002ff0 <RTC_date_and_time_update+0x620>)
 8002e46:	4869      	ldr	r0, [pc, #420]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002e48:	f7fe f8fc 	bl	8001044 <Lcd_string>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002e4c:	4b66      	ldr	r3, [pc, #408]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	4619      	mov	r1, r3
 8002e52:	4b65      	ldr	r3, [pc, #404]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e54:	785b      	ldrb	r3, [r3, #1]
 8002e56:	461a      	mov	r2, r3
 8002e58:	4b63      	ldr	r3, [pc, #396]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e5a:	789b      	ldrb	r3, [r3, #2]
 8002e5c:	9301      	str	r3, [sp, #4]
 8002e5e:	9200      	str	r2, [sp, #0]
 8002e60:	460b      	mov	r3, r1
 8002e62:	4a64      	ldr	r2, [pc, #400]	; (8002ff4 <RTC_date_and_time_update+0x624>)
 8002e64:	2109      	movs	r1, #9
 8002e66:	4864      	ldr	r0, [pc, #400]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002e68:	f006 f90e 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 1, 0) ;
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	2101      	movs	r1, #1
 8002e70:	485e      	ldr	r0, [pc, #376]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002e72:	f7fe f907 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002e76:	4960      	ldr	r1, [pc, #384]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002e78:	485c      	ldr	r0, [pc, #368]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002e7a:	f7fe f8e3 	bl	8001044 <Lcd_string>
			g_bottom_button_pressed =0 ;
 8002e7e:	4b5f      	ldr	r3, [pc, #380]	; (8002ffc <RTC_date_and_time_update+0x62c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]
}
 8002e84:	e0a9      	b.n	8002fda <RTC_date_and_time_update+0x60a>
	else if(paramx == 6){//update seconds
 8002e86:	79fb      	ldrb	r3, [r7, #7]
 8002e88:	2b06      	cmp	r3, #6
 8002e8a:	d16c      	bne.n	8002f66 <RTC_date_and_time_update+0x596>
		if(g_top_button_pressed== 1){
 8002e8c:	4b55      	ldr	r3, [pc, #340]	; (8002fe4 <RTC_date_and_time_update+0x614>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d131      	bne.n	8002ef8 <RTC_date_and_time_update+0x528>
			sTime.Seconds++ ;
 8002e94:	4b54      	ldr	r3, [pc, #336]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e96:	789b      	ldrb	r3, [r3, #2]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	4b52      	ldr	r3, [pc, #328]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002e9e:	709a      	strb	r2, [r3, #2]
			if(sTime.Seconds > 60){
 8002ea0:	4b51      	ldr	r3, [pc, #324]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002ea2:	789b      	ldrb	r3, [r3, #2]
 8002ea4:	2b3c      	cmp	r3, #60	; 0x3c
 8002ea6:	d902      	bls.n	8002eae <RTC_date_and_time_update+0x4de>
				sTime.Seconds = 1 ;
 8002ea8:	4b4f      	ldr	r3, [pc, #316]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002eaa:	2201      	movs	r2, #1
 8002eac:	709a      	strb	r2, [r3, #2]
			Lcd_cursor(&lcd, 0, 0) ;
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2100      	movs	r1, #0
 8002eb2:	484e      	ldr	r0, [pc, #312]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002eb4:	f7fe f8e6 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002eb8:	494d      	ldr	r1, [pc, #308]	; (8002ff0 <RTC_date_and_time_update+0x620>)
 8002eba:	484c      	ldr	r0, [pc, #304]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002ebc:	f7fe f8c2 	bl	8001044 <Lcd_string>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002ec0:	4b49      	ldr	r3, [pc, #292]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4b48      	ldr	r3, [pc, #288]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002ec8:	785b      	ldrb	r3, [r3, #1]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4b46      	ldr	r3, [pc, #280]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002ece:	789b      	ldrb	r3, [r3, #2]
 8002ed0:	9301      	str	r3, [sp, #4]
 8002ed2:	9200      	str	r2, [sp, #0]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	4a47      	ldr	r2, [pc, #284]	; (8002ff4 <RTC_date_and_time_update+0x624>)
 8002ed8:	2109      	movs	r1, #9
 8002eda:	4847      	ldr	r0, [pc, #284]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002edc:	f006 f8d4 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 1, 0) ;
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	4841      	ldr	r0, [pc, #260]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002ee6:	f7fe f8cd 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002eea:	4943      	ldr	r1, [pc, #268]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002eec:	483f      	ldr	r0, [pc, #252]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002eee:	f7fe f8a9 	bl	8001044 <Lcd_string>
			g_top_button_pressed =0 ;
 8002ef2:	4b3c      	ldr	r3, [pc, #240]	; (8002fe4 <RTC_date_and_time_update+0x614>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	701a      	strb	r2, [r3, #0]
		if(g_bottom_button_pressed== 1){
 8002ef8:	4b40      	ldr	r3, [pc, #256]	; (8002ffc <RTC_date_and_time_update+0x62c>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d16c      	bne.n	8002fda <RTC_date_and_time_update+0x60a>
			sTime.Seconds-- ;
 8002f00:	4b39      	ldr	r3, [pc, #228]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f02:	789b      	ldrb	r3, [r3, #2]
 8002f04:	3b01      	subs	r3, #1
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	4b37      	ldr	r3, [pc, #220]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f0a:	709a      	strb	r2, [r3, #2]
			if(sTime.Seconds < 1){
 8002f0c:	4b36      	ldr	r3, [pc, #216]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f0e:	789b      	ldrb	r3, [r3, #2]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d102      	bne.n	8002f1a <RTC_date_and_time_update+0x54a>
				sTime.Seconds = 60 ;
 8002f14:	4b34      	ldr	r3, [pc, #208]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f16:	223c      	movs	r2, #60	; 0x3c
 8002f18:	709a      	strb	r2, [r3, #2]
			Lcd_cursor(&lcd, 0, 0) ;
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	4833      	ldr	r0, [pc, #204]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002f20:	f7fe f8b0 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002f24:	4932      	ldr	r1, [pc, #200]	; (8002ff0 <RTC_date_and_time_update+0x620>)
 8002f26:	4831      	ldr	r0, [pc, #196]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002f28:	f7fe f88c 	bl	8001044 <Lcd_string>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002f2c:	4b2e      	ldr	r3, [pc, #184]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	4619      	mov	r1, r3
 8002f32:	4b2d      	ldr	r3, [pc, #180]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f34:	785b      	ldrb	r3, [r3, #1]
 8002f36:	461a      	mov	r2, r3
 8002f38:	4b2b      	ldr	r3, [pc, #172]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f3a:	789b      	ldrb	r3, [r3, #2]
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	9200      	str	r2, [sp, #0]
 8002f40:	460b      	mov	r3, r1
 8002f42:	4a2c      	ldr	r2, [pc, #176]	; (8002ff4 <RTC_date_and_time_update+0x624>)
 8002f44:	2109      	movs	r1, #9
 8002f46:	482c      	ldr	r0, [pc, #176]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002f48:	f006 f89e 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 1, 0) ;
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	2101      	movs	r1, #1
 8002f50:	4826      	ldr	r0, [pc, #152]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002f52:	f7fe f897 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002f56:	4928      	ldr	r1, [pc, #160]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002f58:	4824      	ldr	r0, [pc, #144]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002f5a:	f7fe f873 	bl	8001044 <Lcd_string>
			g_bottom_button_pressed =0 ;
 8002f5e:	4b27      	ldr	r3, [pc, #156]	; (8002ffc <RTC_date_and_time_update+0x62c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
}
 8002f64:	e039      	b.n	8002fda <RTC_date_and_time_update+0x60a>
		if(paramx == 7){
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	2b07      	cmp	r3, #7
 8002f6a:	d136      	bne.n	8002fda <RTC_date_and_time_update+0x60a>
			g_update_RTC = 0 ; //done updating the RTC
 8002f6c:	4b24      	ldr	r3, [pc, #144]	; (8003000 <RTC_date_and_time_update+0x630>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	701a      	strb	r2, [r3, #0]
			set_RTC_date_and_time() ;
 8002f72:	f000 f883 	bl	800307c <set_RTC_date_and_time>
			snprintf(g_date, sizeof(g_date),"%02d/%02d/20%02d",sDate.Date, sDate.Month,sDate.Year);
 8002f76:	4b23      	ldr	r3, [pc, #140]	; (8003004 <RTC_date_and_time_update+0x634>)
 8002f78:	789b      	ldrb	r3, [r3, #2]
 8002f7a:	4619      	mov	r1, r3
 8002f7c:	4b21      	ldr	r3, [pc, #132]	; (8003004 <RTC_date_and_time_update+0x634>)
 8002f7e:	785b      	ldrb	r3, [r3, #1]
 8002f80:	461a      	mov	r2, r3
 8002f82:	4b20      	ldr	r3, [pc, #128]	; (8003004 <RTC_date_and_time_update+0x634>)
 8002f84:	78db      	ldrb	r3, [r3, #3]
 8002f86:	9301      	str	r3, [sp, #4]
 8002f88:	9200      	str	r2, [sp, #0]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	4a1e      	ldr	r2, [pc, #120]	; (8003008 <RTC_date_and_time_update+0x638>)
 8002f8e:	210b      	movs	r1, #11
 8002f90:	4817      	ldr	r0, [pc, #92]	; (8002ff0 <RTC_date_and_time_update+0x620>)
 8002f92:	f006 f879 	bl	8009088 <sniprintf>
			snprintf(g_time, sizeof(g_time),"%02d:%02d:%02d",sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002f96:	4b14      	ldr	r3, [pc, #80]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4b12      	ldr	r3, [pc, #72]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002f9e:	785b      	ldrb	r3, [r3, #1]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4b11      	ldr	r3, [pc, #68]	; (8002fe8 <RTC_date_and_time_update+0x618>)
 8002fa4:	789b      	ldrb	r3, [r3, #2]
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	9200      	str	r2, [sp, #0]
 8002faa:	460b      	mov	r3, r1
 8002fac:	4a11      	ldr	r2, [pc, #68]	; (8002ff4 <RTC_date_and_time_update+0x624>)
 8002fae:	2109      	movs	r1, #9
 8002fb0:	4811      	ldr	r0, [pc, #68]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002fb2:	f006 f869 	bl	8009088 <sniprintf>
			Lcd_cursor(&lcd, 0, 0) ;
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	2100      	movs	r1, #0
 8002fba:	480c      	ldr	r0, [pc, #48]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002fbc:	f7fe f862 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_date);
 8002fc0:	490b      	ldr	r1, [pc, #44]	; (8002ff0 <RTC_date_and_time_update+0x620>)
 8002fc2:	480a      	ldr	r0, [pc, #40]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002fc4:	f7fe f83e 	bl	8001044 <Lcd_string>
			Lcd_cursor(&lcd, 1, 0) ;
 8002fc8:	2200      	movs	r2, #0
 8002fca:	2101      	movs	r1, #1
 8002fcc:	4807      	ldr	r0, [pc, #28]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002fce:	f7fe f859 	bl	8001084 <Lcd_cursor>
			Lcd_string(&lcd, g_time);
 8002fd2:	4909      	ldr	r1, [pc, #36]	; (8002ff8 <RTC_date_and_time_update+0x628>)
 8002fd4:	4805      	ldr	r0, [pc, #20]	; (8002fec <RTC_date_and_time_update+0x61c>)
 8002fd6:	f7fe f835 	bl	8001044 <Lcd_string>
}
 8002fda:	bf00      	nop
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	2000054a 	.word	0x2000054a
 8002fe8:	200004e8 	.word	0x200004e8
 8002fec:	200004d0 	.word	0x200004d0
 8002ff0:	20000504 	.word	0x20000504
 8002ff4:	0800c4b8 	.word	0x0800c4b8
 8002ff8:	20000510 	.word	0x20000510
 8002ffc:	2000054b 	.word	0x2000054b
 8003000:	20000500 	.word	0x20000500
 8003004:	200004fc 	.word	0x200004fc
 8003008:	0800c4a4 	.word	0x0800c4a4

0800300c <g_clock_menu_set_and_parameter_update>:

void g_clock_menu_set_and_parameter_update(){
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
	if(g_middle_button_pressed == 1){
 8003010:	4b15      	ldr	r3, [pc, #84]	; (8003068 <g_clock_menu_set_and_parameter_update+0x5c>)
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d11c      	bne.n	8003052 <g_clock_menu_set_and_parameter_update+0x46>
		g_middle_button_pressed = 0;
 8003018:	4b13      	ldr	r3, [pc, #76]	; (8003068 <g_clock_menu_set_and_parameter_update+0x5c>)
 800301a:	2200      	movs	r2, #0
 800301c:	701a      	strb	r2, [r3, #0]

		//RTC menu
		if(g_update_RTC ==0){
 800301e:	4b13      	ldr	r3, [pc, #76]	; (800306c <g_clock_menu_set_and_parameter_update+0x60>)
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d108      	bne.n	8003038 <g_clock_menu_set_and_parameter_update+0x2c>
			g_update_RTC = 1;
 8003026:	4b11      	ldr	r3, [pc, #68]	; (800306c <g_clock_menu_set_and_parameter_update+0x60>)
 8003028:	2201      	movs	r2, #1
 800302a:	701a      	strb	r2, [r3, #0]

			//set LCD in mode 3 - LCD parameter
			display_result = 1;
 800302c:	4b10      	ldr	r3, [pc, #64]	; (8003070 <g_clock_menu_set_and_parameter_update+0x64>)
 800302e:	2201      	movs	r2, #1
 8003030:	701a      	strb	r2, [r3, #0]

			g_lcd_mode = 3  ;
 8003032:	4b10      	ldr	r3, [pc, #64]	; (8003074 <g_clock_menu_set_and_parameter_update+0x68>)
 8003034:	2203      	movs	r2, #3
 8003036:	701a      	strb	r2, [r3, #0]
		}

		//increment parameter to update
		g_RTC_parameter++ ;
 8003038:	4b0f      	ldr	r3, [pc, #60]	; (8003078 <g_clock_menu_set_and_parameter_update+0x6c>)
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	3301      	adds	r3, #1
 800303e:	b2da      	uxtb	r2, r3
 8003040:	4b0d      	ldr	r3, [pc, #52]	; (8003078 <g_clock_menu_set_and_parameter_update+0x6c>)
 8003042:	701a      	strb	r2, [r3, #0]

		if(g_RTC_parameter>7){
 8003044:	4b0c      	ldr	r3, [pc, #48]	; (8003078 <g_clock_menu_set_and_parameter_update+0x6c>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	2b07      	cmp	r3, #7
 800304a:	d902      	bls.n	8003052 <g_clock_menu_set_and_parameter_update+0x46>
			g_RTC_parameter = 1; //cycle back to first parameter once RTC entered again
 800304c:	4b0a      	ldr	r3, [pc, #40]	; (8003078 <g_clock_menu_set_and_parameter_update+0x6c>)
 800304e:	2201      	movs	r2, #1
 8003050:	701a      	strb	r2, [r3, #0]
		}

	}

	//update parameters
	if(g_update_RTC == 1){
 8003052:	4b06      	ldr	r3, [pc, #24]	; (800306c <g_clock_menu_set_and_parameter_update+0x60>)
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d104      	bne.n	8003064 <g_clock_menu_set_and_parameter_update+0x58>
		RTC_date_and_time_update(g_RTC_parameter) ;
 800305a:	4b07      	ldr	r3, [pc, #28]	; (8003078 <g_clock_menu_set_and_parameter_update+0x6c>)
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fcb6 	bl	80029d0 <RTC_date_and_time_update>
	}

}
 8003064:	bf00      	nop
 8003066:	bd80      	pop	{r7, pc}
 8003068:	2000054c 	.word	0x2000054c
 800306c:	20000500 	.word	0x20000500
 8003070:	200004cf 	.word	0x200004cf
 8003074:	200004ce 	.word	0x200004ce
 8003078:	20000501 	.word	0x20000501

0800307c <set_RTC_date_and_time>:

/**
 * This function sets the updated time
 */
void set_RTC_date_and_time(){
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) ;
 8003080:	2200      	movs	r2, #0
 8003082:	4905      	ldr	r1, [pc, #20]	; (8003098 <set_RTC_date_and_time+0x1c>)
 8003084:	4805      	ldr	r0, [pc, #20]	; (800309c <set_RTC_date_and_time+0x20>)
 8003086:	f002 fe91 	bl	8005dac <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) ;
 800308a:	2200      	movs	r2, #0
 800308c:	4904      	ldr	r1, [pc, #16]	; (80030a0 <set_RTC_date_and_time+0x24>)
 800308e:	4803      	ldr	r0, [pc, #12]	; (800309c <set_RTC_date_and_time+0x20>)
 8003090:	f002 ff84 	bl	8005f9c <HAL_RTC_SetDate>
}
 8003094:	bf00      	nop
 8003096:	bd80      	pop	{r7, pc}
 8003098:	200004e8 	.word	0x200004e8
 800309c:	20000274 	.word	0x20000274
 80030a0:	200004fc 	.word	0x200004fc

080030a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030a4:	b5b0      	push	{r4, r5, r7, lr}
 80030a6:	b08a      	sub	sp, #40	; 0x28
 80030a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030aa:	f001 f861 	bl	8004170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030ae:	f000 f86d 	bl	800318c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030b2:	f000 fb0d 	bl	80036d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80030b6:	f000 fadf 	bl	8003678 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80030ba:	f000 f8d3 	bl	8003264 <MX_ADC1_Init>
  MX_TIM2_Init();
 80030be:	f000 f9a7 	bl	8003410 <MX_TIM2_Init>
  MX_TIM3_Init();
 80030c2:	f000 fa15 	bl	80034f0 <MX_TIM3_Init>
  MX_RTC_Init();
 80030c6:	f000 f949 	bl	800335c <MX_RTC_Init>
  MX_TIM5_Init();
 80030ca:	f000 fa5f 	bl	800358c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(150);
 80030ce:	2096      	movs	r0, #150	; 0x96
 80030d0:	f001 f8c0 	bl	8004254 <HAL_Delay>
  HAL_UART_Transmit_IT(&huart2, (uint8_t*)studentNum, 13) ;
 80030d4:	220d      	movs	r2, #13
 80030d6:	4922      	ldr	r1, [pc, #136]	; (8003160 <main+0xbc>)
 80030d8:	4822      	ldr	r0, [pc, #136]	; (8003164 <main+0xc0>)
 80030da:	f004 fbca 	bl	8007872 <HAL_UART_Transmit_IT>

  HAL_UART_Receive_IT(&huart2, (uint8_t*)char_rcvd, 1) ;
 80030de:	2201      	movs	r2, #1
 80030e0:	4921      	ldr	r1, [pc, #132]	; (8003168 <main+0xc4>)
 80030e2:	4820      	ldr	r0, [pc, #128]	; (8003164 <main+0xc0>)
 80030e4:	f004 fc0a 	bl	80078fc <HAL_UART_Receive_IT>

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1)  ; // input to trigger interrupt - LMT01 sensor
 80030e8:	2100      	movs	r1, #0
 80030ea:	4820      	ldr	r0, [pc, #128]	; (800316c <main+0xc8>)
 80030ec:	f003 fa98 	bl	8006620 <HAL_TIM_IC_Start_IT>

  g_time_passed = HAL_GetTick() ; //snapshot of time
 80030f0:	f001 f8a4 	bl	800423c <HAL_GetTick>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4a1e      	ldr	r2, [pc, #120]	; (8003170 <main+0xcc>)
 80030f8:	6013      	str	r3, [r2, #0]

  //Write to LCD
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET) ;
 80030fa:	2200      	movs	r2, #0
 80030fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003100:	481c      	ldr	r0, [pc, #112]	; (8003174 <main+0xd0>)
 8003102:	f001 fffd 	bl	8005100 <HAL_GPIO_WritePin>

  lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_2, LCD_4_BIT_MODE);
 8003106:	4c1c      	ldr	r4, [pc, #112]	; (8003178 <main+0xd4>)
 8003108:	4638      	mov	r0, r7
 800310a:	2300      	movs	r3, #0
 800310c:	9303      	str	r3, [sp, #12]
 800310e:	2304      	movs	r3, #4
 8003110:	9302      	str	r3, [sp, #8]
 8003112:	4b18      	ldr	r3, [pc, #96]	; (8003174 <main+0xd0>)
 8003114:	9301      	str	r3, [sp, #4]
 8003116:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800311a:	9300      	str	r3, [sp, #0]
 800311c:	4b15      	ldr	r3, [pc, #84]	; (8003174 <main+0xd0>)
 800311e:	4a17      	ldr	r2, [pc, #92]	; (800317c <main+0xd8>)
 8003120:	4917      	ldr	r1, [pc, #92]	; (8003180 <main+0xdc>)
 8003122:	f7fd ff3b 	bl	8000f9c <Lcd_create>
 8003126:	4625      	mov	r5, r4
 8003128:	463c      	mov	r4, r7
 800312a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800312c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800312e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003132:	e885 0003 	stmia.w	r5, {r0, r1}
  Lcd_clear(&lcd);
 8003136:	4810      	ldr	r0, [pc, #64]	; (8003178 <main+0xd4>)
 8003138:	f7fd ffbe 	bl	80010b8 <Lcd_clear>

  //PWM signal start -BJT
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 800313c:	2104      	movs	r1, #4
 800313e:	4811      	ldr	r0, [pc, #68]	; (8003184 <main+0xe0>)
 8003140:	f003 f964 	bl	800640c <HAL_TIM_PWM_Start>
  TIM5->CCR2 = 0; //start with duty cycle of 0
 8003144:	4b10      	ldr	r3, [pc, #64]	; (8003188 <main+0xe4>)
 8003146:	2200      	movs	r2, #0
 8003148:	639a      	str	r2, [r3, #56]	; 0x38
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //update system state based on input recvd
	  system_state_update() ;
 800314a:	f7fe f95d 	bl	8001408 <system_state_update>

	  //UR5: Calibration of device
	  ca_measurements_and_responses();
 800314e:	f7ff f80b 	bl	8002168 <ca_measurements_and_responses>

	  //UR3: Evironment measure: measure Ta & measure Tb  (Put in Function)/Modularize
	  en_measurements_and_responses() ;
 8003152:	f7fe fd8b 	bl	8001c6c <en_measurements_and_responses>

	  //UR2: PV Module -(Put in Function)/Modularize
	  sp_measurements_and_responses();
 8003156:	f7fe fe37 	bl	8001dc8 <sp_measurements_and_responses>



	  //update LCD - code runs seqeuntionally and lcd updates based on variable states above
	  change_lcd_display_mode();
 800315a:	f7ff fa9b 	bl	8002694 <change_lcd_display_mode>
	  system_state_update() ;
 800315e:	e7f4      	b.n	800314a <main+0xa6>
 8003160:	20000000 	.word	0x20000000
 8003164:	2000036c 	.word	0x2000036c
 8003168:	20000010 	.word	0x20000010
 800316c:	20000294 	.word	0x20000294
 8003170:	20000488 	.word	0x20000488
 8003174:	40020400 	.word	0x40020400
 8003178:	200004d0 	.word	0x200004d0
 800317c:	20000028 	.word	0x20000028
 8003180:	20000018 	.word	0x20000018
 8003184:	20000324 	.word	0x20000324
 8003188:	40000c00 	.word	0x40000c00

0800318c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b094      	sub	sp, #80	; 0x50
 8003190:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003192:	f107 0320 	add.w	r3, r7, #32
 8003196:	2230      	movs	r2, #48	; 0x30
 8003198:	2100      	movs	r1, #0
 800319a:	4618      	mov	r0, r3
 800319c:	f005 fb02 	bl	80087a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031a0:	f107 030c 	add.w	r3, r7, #12
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	605a      	str	r2, [r3, #4]
 80031aa:	609a      	str	r2, [r3, #8]
 80031ac:	60da      	str	r2, [r3, #12]
 80031ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80031b0:	2300      	movs	r3, #0
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	4b29      	ldr	r3, [pc, #164]	; (800325c <SystemClock_Config+0xd0>)
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b8:	4a28      	ldr	r2, [pc, #160]	; (800325c <SystemClock_Config+0xd0>)
 80031ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031be:	6413      	str	r3, [r2, #64]	; 0x40
 80031c0:	4b26      	ldr	r3, [pc, #152]	; (800325c <SystemClock_Config+0xd0>)
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031c8:	60bb      	str	r3, [r7, #8]
 80031ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031cc:	2300      	movs	r3, #0
 80031ce:	607b      	str	r3, [r7, #4]
 80031d0:	4b23      	ldr	r3, [pc, #140]	; (8003260 <SystemClock_Config+0xd4>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a22      	ldr	r2, [pc, #136]	; (8003260 <SystemClock_Config+0xd4>)
 80031d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031da:	6013      	str	r3, [r2, #0]
 80031dc:	4b20      	ldr	r3, [pc, #128]	; (8003260 <SystemClock_Config+0xd4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80031e4:	607b      	str	r3, [r7, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80031e8:	230a      	movs	r3, #10
 80031ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031ec:	2301      	movs	r3, #1
 80031ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031f0:	2310      	movs	r3, #16
 80031f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80031f4:	2301      	movs	r3, #1
 80031f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031f8:	2302      	movs	r3, #2
 80031fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80031fc:	2300      	movs	r3, #0
 80031fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003200:	2310      	movs	r3, #16
 8003202:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003204:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003208:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800320a:	2304      	movs	r3, #4
 800320c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800320e:	2304      	movs	r3, #4
 8003210:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003212:	f107 0320 	add.w	r3, r7, #32
 8003216:	4618      	mov	r0, r3
 8003218:	f001 ffca 	bl	80051b0 <HAL_RCC_OscConfig>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8003222:	f000 fb0d 	bl	8003840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003226:	230f      	movs	r3, #15
 8003228:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800322a:	2302      	movs	r3, #2
 800322c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003232:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003236:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003238:	2300      	movs	r3, #0
 800323a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	2102      	movs	r1, #2
 8003242:	4618      	mov	r0, r3
 8003244:	f002 fa2c 	bl	80056a0 <HAL_RCC_ClockConfig>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800324e:	f000 faf7 	bl	8003840 <Error_Handler>
  }
}
 8003252:	bf00      	nop
 8003254:	3750      	adds	r7, #80	; 0x50
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
 800325a:	bf00      	nop
 800325c:	40023800 	.word	0x40023800
 8003260:	40007000 	.word	0x40007000

08003264 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800326a:	463b      	mov	r3, r7
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	605a      	str	r2, [r3, #4]
 8003272:	609a      	str	r2, [r3, #8]
 8003274:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003276:	4b36      	ldr	r3, [pc, #216]	; (8003350 <MX_ADC1_Init+0xec>)
 8003278:	4a36      	ldr	r2, [pc, #216]	; (8003354 <MX_ADC1_Init+0xf0>)
 800327a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800327c:	4b34      	ldr	r3, [pc, #208]	; (8003350 <MX_ADC1_Init+0xec>)
 800327e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003282:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003284:	4b32      	ldr	r3, [pc, #200]	; (8003350 <MX_ADC1_Init+0xec>)
 8003286:	2200      	movs	r2, #0
 8003288:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800328a:	4b31      	ldr	r3, [pc, #196]	; (8003350 <MX_ADC1_Init+0xec>)
 800328c:	2201      	movs	r2, #1
 800328e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003290:	4b2f      	ldr	r3, [pc, #188]	; (8003350 <MX_ADC1_Init+0xec>)
 8003292:	2200      	movs	r2, #0
 8003294:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003296:	4b2e      	ldr	r3, [pc, #184]	; (8003350 <MX_ADC1_Init+0xec>)
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800329e:	4b2c      	ldr	r3, [pc, #176]	; (8003350 <MX_ADC1_Init+0xec>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80032a4:	4b2a      	ldr	r3, [pc, #168]	; (8003350 <MX_ADC1_Init+0xec>)
 80032a6:	4a2c      	ldr	r2, [pc, #176]	; (8003358 <MX_ADC1_Init+0xf4>)
 80032a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032aa:	4b29      	ldr	r3, [pc, #164]	; (8003350 <MX_ADC1_Init+0xec>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 80032b0:	4b27      	ldr	r3, [pc, #156]	; (8003350 <MX_ADC1_Init+0xec>)
 80032b2:	2204      	movs	r2, #4
 80032b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80032b6:	4b26      	ldr	r3, [pc, #152]	; (8003350 <MX_ADC1_Init+0xec>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032be:	4b24      	ldr	r3, [pc, #144]	; (8003350 <MX_ADC1_Init+0xec>)
 80032c0:	2201      	movs	r2, #1
 80032c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80032c4:	4822      	ldr	r0, [pc, #136]	; (8003350 <MX_ADC1_Init+0xec>)
 80032c6:	f000 ffe9 	bl	800429c <HAL_ADC_Init>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80032d0:	f000 fab6 	bl	8003840 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80032d4:	2300      	movs	r3, #0
 80032d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80032d8:	2301      	movs	r3, #1
 80032da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80032dc:	2300      	movs	r3, #0
 80032de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80032e0:	463b      	mov	r3, r7
 80032e2:	4619      	mov	r1, r3
 80032e4:	481a      	ldr	r0, [pc, #104]	; (8003350 <MX_ADC1_Init+0xec>)
 80032e6:	f001 f99d 	bl	8004624 <HAL_ADC_ConfigChannel>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80032f0:	f000 faa6 	bl	8003840 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80032f4:	230e      	movs	r3, #14
 80032f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80032f8:	2302      	movs	r3, #2
 80032fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80032fc:	463b      	mov	r3, r7
 80032fe:	4619      	mov	r1, r3
 8003300:	4813      	ldr	r0, [pc, #76]	; (8003350 <MX_ADC1_Init+0xec>)
 8003302:	f001 f98f 	bl	8004624 <HAL_ADC_ConfigChannel>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800330c:	f000 fa98 	bl	8003840 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003310:	2309      	movs	r3, #9
 8003312:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003314:	2303      	movs	r3, #3
 8003316:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003318:	463b      	mov	r3, r7
 800331a:	4619      	mov	r1, r3
 800331c:	480c      	ldr	r0, [pc, #48]	; (8003350 <MX_ADC1_Init+0xec>)
 800331e:	f001 f981 	bl	8004624 <HAL_ADC_ConfigChannel>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8003328:	f000 fa8a 	bl	8003840 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800332c:	230f      	movs	r3, #15
 800332e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003330:	2304      	movs	r3, #4
 8003332:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003334:	463b      	mov	r3, r7
 8003336:	4619      	mov	r1, r3
 8003338:	4805      	ldr	r0, [pc, #20]	; (8003350 <MX_ADC1_Init+0xec>)
 800333a:	f001 f973 	bl	8004624 <HAL_ADC_ConfigChannel>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8003344:	f000 fa7c 	bl	8003840 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003348:	bf00      	nop
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	2000022c 	.word	0x2000022c
 8003354:	40012000 	.word	0x40012000
 8003358:	0f000001 	.word	0x0f000001

0800335c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003362:	1d3b      	adds	r3, r7, #4
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	605a      	str	r2, [r3, #4]
 800336a:	609a      	str	r2, [r3, #8]
 800336c:	60da      	str	r2, [r3, #12]
 800336e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003370:	2300      	movs	r3, #0
 8003372:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003374:	4b24      	ldr	r3, [pc, #144]	; (8003408 <MX_RTC_Init+0xac>)
 8003376:	4a25      	ldr	r2, [pc, #148]	; (800340c <MX_RTC_Init+0xb0>)
 8003378:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800337a:	4b23      	ldr	r3, [pc, #140]	; (8003408 <MX_RTC_Init+0xac>)
 800337c:	2200      	movs	r2, #0
 800337e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003380:	4b21      	ldr	r3, [pc, #132]	; (8003408 <MX_RTC_Init+0xac>)
 8003382:	227f      	movs	r2, #127	; 0x7f
 8003384:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003386:	4b20      	ldr	r3, [pc, #128]	; (8003408 <MX_RTC_Init+0xac>)
 8003388:	22ff      	movs	r2, #255	; 0xff
 800338a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800338c:	4b1e      	ldr	r3, [pc, #120]	; (8003408 <MX_RTC_Init+0xac>)
 800338e:	2200      	movs	r2, #0
 8003390:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003392:	4b1d      	ldr	r3, [pc, #116]	; (8003408 <MX_RTC_Init+0xac>)
 8003394:	2200      	movs	r2, #0
 8003396:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003398:	4b1b      	ldr	r3, [pc, #108]	; (8003408 <MX_RTC_Init+0xac>)
 800339a:	2200      	movs	r2, #0
 800339c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800339e:	481a      	ldr	r0, [pc, #104]	; (8003408 <MX_RTC_Init+0xac>)
 80033a0:	f002 fc8e 	bl	8005cc0 <HAL_RTC_Init>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d001      	beq.n	80033ae <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80033aa:	f000 fa49 	bl	8003840 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x16;
 80033ae:	2316      	movs	r3, #22
 80033b0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x20;
 80033b2:	2320      	movs	r3, #32
 80033b4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80033ba:	2300      	movs	r3, #0
 80033bc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80033c2:	1d3b      	adds	r3, r7, #4
 80033c4:	2201      	movs	r2, #1
 80033c6:	4619      	mov	r1, r3
 80033c8:	480f      	ldr	r0, [pc, #60]	; (8003408 <MX_RTC_Init+0xac>)
 80033ca:	f002 fcef 	bl	8005dac <HAL_RTC_SetTime>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80033d4:	f000 fa34 	bl	8003840 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_THURSDAY;
 80033d8:	2304      	movs	r3, #4
 80033da:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 80033dc:	2309      	movs	r3, #9
 80033de:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x19;
 80033e0:	2319      	movs	r3, #25
 80033e2:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 80033e4:	2324      	movs	r3, #36	; 0x24
 80033e6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80033e8:	463b      	mov	r3, r7
 80033ea:	2201      	movs	r2, #1
 80033ec:	4619      	mov	r1, r3
 80033ee:	4806      	ldr	r0, [pc, #24]	; (8003408 <MX_RTC_Init+0xac>)
 80033f0:	f002 fdd4 	bl	8005f9c <HAL_RTC_SetDate>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d001      	beq.n	80033fe <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80033fa:	f000 fa21 	bl	8003840 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80033fe:	bf00      	nop
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	20000274 	.word	0x20000274
 800340c:	40002800 	.word	0x40002800

08003410 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b08a      	sub	sp, #40	; 0x28
 8003414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003416:	f107 0318 	add.w	r3, r7, #24
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003424:	f107 0310 	add.w	r3, r7, #16
 8003428:	2200      	movs	r2, #0
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800342e:	463b      	mov	r3, r7
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	609a      	str	r2, [r3, #8]
 8003438:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800343a:	4b2c      	ldr	r3, [pc, #176]	; (80034ec <MX_TIM2_Init+0xdc>)
 800343c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003440:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8003442:	4b2a      	ldr	r3, [pc, #168]	; (80034ec <MX_TIM2_Init+0xdc>)
 8003444:	2253      	movs	r2, #83	; 0x53
 8003446:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003448:	4b28      	ldr	r3, [pc, #160]	; (80034ec <MX_TIM2_Init+0xdc>)
 800344a:	2200      	movs	r2, #0
 800344c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800344e:	4b27      	ldr	r3, [pc, #156]	; (80034ec <MX_TIM2_Init+0xdc>)
 8003450:	f04f 32ff 	mov.w	r2, #4294967295
 8003454:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003456:	4b25      	ldr	r3, [pc, #148]	; (80034ec <MX_TIM2_Init+0xdc>)
 8003458:	2200      	movs	r2, #0
 800345a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800345c:	4b23      	ldr	r3, [pc, #140]	; (80034ec <MX_TIM2_Init+0xdc>)
 800345e:	2200      	movs	r2, #0
 8003460:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003462:	4822      	ldr	r0, [pc, #136]	; (80034ec <MX_TIM2_Init+0xdc>)
 8003464:	f002 ff2a 	bl	80062bc <HAL_TIM_Base_Init>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800346e:	f000 f9e7 	bl	8003840 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003476:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003478:	f107 0318 	add.w	r3, r7, #24
 800347c:	4619      	mov	r1, r3
 800347e:	481b      	ldr	r0, [pc, #108]	; (80034ec <MX_TIM2_Init+0xdc>)
 8003480:	f003 fc4e 	bl	8006d20 <HAL_TIM_ConfigClockSource>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800348a:	f000 f9d9 	bl	8003840 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800348e:	4817      	ldr	r0, [pc, #92]	; (80034ec <MX_TIM2_Init+0xdc>)
 8003490:	f003 f86c 	bl	800656c <HAL_TIM_IC_Init>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800349a:	f000 f9d1 	bl	8003840 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800349e:	2300      	movs	r3, #0
 80034a0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034a6:	f107 0310 	add.w	r3, r7, #16
 80034aa:	4619      	mov	r1, r3
 80034ac:	480f      	ldr	r0, [pc, #60]	; (80034ec <MX_TIM2_Init+0xdc>)
 80034ae:	f004 f911 	bl	80076d4 <HAL_TIMEx_MasterConfigSynchronization>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80034b8:	f000 f9c2 	bl	8003840 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80034bc:	2300      	movs	r3, #0
 80034be:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034c0:	2301      	movs	r3, #1
 80034c2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034cc:	463b      	mov	r3, r7
 80034ce:	2200      	movs	r2, #0
 80034d0:	4619      	mov	r1, r3
 80034d2:	4806      	ldr	r0, [pc, #24]	; (80034ec <MX_TIM2_Init+0xdc>)
 80034d4:	f003 fac6 	bl	8006a64 <HAL_TIM_IC_ConfigChannel>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80034de:	f000 f9af 	bl	8003840 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80034e2:	bf00      	nop
 80034e4:	3728      	adds	r7, #40	; 0x28
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20000294 	.word	0x20000294

080034f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034f6:	f107 0308 	add.w	r3, r7, #8
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	605a      	str	r2, [r3, #4]
 8003500:	609a      	str	r2, [r3, #8]
 8003502:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003504:	463b      	mov	r3, r7
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
 800350a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800350c:	4b1d      	ldr	r3, [pc, #116]	; (8003584 <MX_TIM3_Init+0x94>)
 800350e:	4a1e      	ldr	r2, [pc, #120]	; (8003588 <MX_TIM3_Init+0x98>)
 8003510:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003512:	4b1c      	ldr	r3, [pc, #112]	; (8003584 <MX_TIM3_Init+0x94>)
 8003514:	2200      	movs	r2, #0
 8003516:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003518:	4b1a      	ldr	r3, [pc, #104]	; (8003584 <MX_TIM3_Init+0x94>)
 800351a:	2200      	movs	r2, #0
 800351c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800351e:	4b19      	ldr	r3, [pc, #100]	; (8003584 <MX_TIM3_Init+0x94>)
 8003520:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003524:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003526:	4b17      	ldr	r3, [pc, #92]	; (8003584 <MX_TIM3_Init+0x94>)
 8003528:	2200      	movs	r2, #0
 800352a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800352c:	4b15      	ldr	r3, [pc, #84]	; (8003584 <MX_TIM3_Init+0x94>)
 800352e:	2200      	movs	r2, #0
 8003530:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003532:	4814      	ldr	r0, [pc, #80]	; (8003584 <MX_TIM3_Init+0x94>)
 8003534:	f002 fec2 	bl	80062bc <HAL_TIM_Base_Init>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800353e:	f000 f97f 	bl	8003840 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003542:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003546:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003548:	f107 0308 	add.w	r3, r7, #8
 800354c:	4619      	mov	r1, r3
 800354e:	480d      	ldr	r0, [pc, #52]	; (8003584 <MX_TIM3_Init+0x94>)
 8003550:	f003 fbe6 	bl	8006d20 <HAL_TIM_ConfigClockSource>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800355a:	f000 f971 	bl	8003840 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800355e:	2300      	movs	r3, #0
 8003560:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003562:	2300      	movs	r3, #0
 8003564:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003566:	463b      	mov	r3, r7
 8003568:	4619      	mov	r1, r3
 800356a:	4806      	ldr	r0, [pc, #24]	; (8003584 <MX_TIM3_Init+0x94>)
 800356c:	f004 f8b2 	bl	80076d4 <HAL_TIMEx_MasterConfigSynchronization>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d001      	beq.n	800357a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003576:	f000 f963 	bl	8003840 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800357a:	bf00      	nop
 800357c:	3718      	adds	r7, #24
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	200002dc 	.word	0x200002dc
 8003588:	40000400 	.word	0x40000400

0800358c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b08e      	sub	sp, #56	; 0x38
 8003590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003592:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	605a      	str	r2, [r3, #4]
 800359c:	609a      	str	r2, [r3, #8]
 800359e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035a0:	f107 0320 	add.w	r3, r7, #32
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035aa:	1d3b      	adds	r3, r7, #4
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	605a      	str	r2, [r3, #4]
 80035b2:	609a      	str	r2, [r3, #8]
 80035b4:	60da      	str	r2, [r3, #12]
 80035b6:	611a      	str	r2, [r3, #16]
 80035b8:	615a      	str	r2, [r3, #20]
 80035ba:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80035bc:	4b2c      	ldr	r3, [pc, #176]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035be:	4a2d      	ldr	r2, [pc, #180]	; (8003674 <MX_TIM5_Init+0xe8>)
 80035c0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 33;
 80035c2:	4b2b      	ldr	r3, [pc, #172]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035c4:	2221      	movs	r2, #33	; 0x21
 80035c6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035c8:	4b29      	ldr	r3, [pc, #164]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100;
 80035ce:	4b28      	ldr	r3, [pc, #160]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035d0:	2264      	movs	r2, #100	; 0x64
 80035d2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035d4:	4b26      	ldr	r3, [pc, #152]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035da:	4b25      	ldr	r3, [pc, #148]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80035e0:	4823      	ldr	r0, [pc, #140]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035e2:	f002 fe6b 	bl	80062bc <HAL_TIM_Base_Init>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <MX_TIM5_Init+0x64>
  {
    Error_Handler();
 80035ec:	f000 f928 	bl	8003840 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035f4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80035f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035fa:	4619      	mov	r1, r3
 80035fc:	481c      	ldr	r0, [pc, #112]	; (8003670 <MX_TIM5_Init+0xe4>)
 80035fe:	f003 fb8f 	bl	8006d20 <HAL_TIM_ConfigClockSource>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d001      	beq.n	800360c <MX_TIM5_Init+0x80>
  {
    Error_Handler();
 8003608:	f000 f91a 	bl	8003840 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800360c:	4818      	ldr	r0, [pc, #96]	; (8003670 <MX_TIM5_Init+0xe4>)
 800360e:	f002 fea4 	bl	800635a <HAL_TIM_PWM_Init>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <MX_TIM5_Init+0x90>
  {
    Error_Handler();
 8003618:	f000 f912 	bl	8003840 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800361c:	2300      	movs	r3, #0
 800361e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003620:	2300      	movs	r3, #0
 8003622:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003624:	f107 0320 	add.w	r3, r7, #32
 8003628:	4619      	mov	r1, r3
 800362a:	4811      	ldr	r0, [pc, #68]	; (8003670 <MX_TIM5_Init+0xe4>)
 800362c:	f004 f852 	bl	80076d4 <HAL_TIMEx_MasterConfigSynchronization>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8003636:	f000 f903 	bl	8003840 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800363a:	2360      	movs	r3, #96	; 0x60
 800363c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800363e:	2300      	movs	r3, #0
 8003640:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003642:	2300      	movs	r3, #0
 8003644:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003646:	2300      	movs	r3, #0
 8003648:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800364a:	1d3b      	adds	r3, r7, #4
 800364c:	2204      	movs	r2, #4
 800364e:	4619      	mov	r1, r3
 8003650:	4807      	ldr	r0, [pc, #28]	; (8003670 <MX_TIM5_Init+0xe4>)
 8003652:	f003 faa3 	bl	8006b9c <HAL_TIM_PWM_ConfigChannel>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <MX_TIM5_Init+0xd4>
  {
    Error_Handler();
 800365c:	f000 f8f0 	bl	8003840 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8003660:	4803      	ldr	r0, [pc, #12]	; (8003670 <MX_TIM5_Init+0xe4>)
 8003662:	f000 fa3d 	bl	8003ae0 <HAL_TIM_MspPostInit>

}
 8003666:	bf00      	nop
 8003668:	3738      	adds	r7, #56	; 0x38
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000324 	.word	0x20000324
 8003674:	40000c00 	.word	0x40000c00

08003678 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800367c:	4b12      	ldr	r3, [pc, #72]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 800367e:	4a13      	ldr	r2, [pc, #76]	; (80036cc <MX_USART2_UART_Init+0x54>)
 8003680:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003682:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 8003684:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003688:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800368a:	4b0f      	ldr	r3, [pc, #60]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 800368c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003690:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003692:	4b0d      	ldr	r3, [pc, #52]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 8003694:	2200      	movs	r2, #0
 8003696:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_ODD;
 8003698:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 800369a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800369e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036a0:	4b09      	ldr	r3, [pc, #36]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 80036a2:	220c      	movs	r2, #12
 80036a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036a6:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036ac:	4b06      	ldr	r3, [pc, #24]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036b2:	4805      	ldr	r0, [pc, #20]	; (80036c8 <MX_USART2_UART_Init+0x50>)
 80036b4:	f004 f890 	bl	80077d8 <HAL_UART_Init>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80036be:	f000 f8bf 	bl	8003840 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80036c2:	bf00      	nop
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	2000036c 	.word	0x2000036c
 80036cc:	40004400 	.word	0x40004400

080036d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08a      	sub	sp, #40	; 0x28
 80036d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d6:	f107 0314 	add.w	r3, r7, #20
 80036da:	2200      	movs	r2, #0
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	605a      	str	r2, [r3, #4]
 80036e0:	609a      	str	r2, [r3, #8]
 80036e2:	60da      	str	r2, [r3, #12]
 80036e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	4b51      	ldr	r3, [pc, #324]	; (8003830 <MX_GPIO_Init+0x160>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	4a50      	ldr	r2, [pc, #320]	; (8003830 <MX_GPIO_Init+0x160>)
 80036f0:	f043 0304 	orr.w	r3, r3, #4
 80036f4:	6313      	str	r3, [r2, #48]	; 0x30
 80036f6:	4b4e      	ldr	r3, [pc, #312]	; (8003830 <MX_GPIO_Init+0x160>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	f003 0304 	and.w	r3, r3, #4
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003702:	2300      	movs	r3, #0
 8003704:	60fb      	str	r3, [r7, #12]
 8003706:	4b4a      	ldr	r3, [pc, #296]	; (8003830 <MX_GPIO_Init+0x160>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	4a49      	ldr	r2, [pc, #292]	; (8003830 <MX_GPIO_Init+0x160>)
 800370c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003710:	6313      	str	r3, [r2, #48]	; 0x30
 8003712:	4b47      	ldr	r3, [pc, #284]	; (8003830 <MX_GPIO_Init+0x160>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800371e:	2300      	movs	r3, #0
 8003720:	60bb      	str	r3, [r7, #8]
 8003722:	4b43      	ldr	r3, [pc, #268]	; (8003830 <MX_GPIO_Init+0x160>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003726:	4a42      	ldr	r2, [pc, #264]	; (8003830 <MX_GPIO_Init+0x160>)
 8003728:	f043 0301 	orr.w	r3, r3, #1
 800372c:	6313      	str	r3, [r2, #48]	; 0x30
 800372e:	4b40      	ldr	r3, [pc, #256]	; (8003830 <MX_GPIO_Init+0x160>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800373a:	2300      	movs	r3, #0
 800373c:	607b      	str	r3, [r7, #4]
 800373e:	4b3c      	ldr	r3, [pc, #240]	; (8003830 <MX_GPIO_Init+0x160>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	4a3b      	ldr	r2, [pc, #236]	; (8003830 <MX_GPIO_Init+0x160>)
 8003744:	f043 0302 	orr.w	r3, r3, #2
 8003748:	6313      	str	r3, [r2, #48]	; 0x30
 800374a:	4b39      	ldr	r3, [pc, #228]	; (8003830 <MX_GPIO_Init+0x160>)
 800374c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374e:	f003 0302 	and.w	r3, r3, #2
 8003752:	607b      	str	r3, [r7, #4]
 8003754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LED_D5_Pin|DB5_Line_Pin|DB6_Line_Pin, GPIO_PIN_RESET);
 8003756:	2200      	movs	r2, #0
 8003758:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
 800375c:	4835      	ldr	r0, [pc, #212]	; (8003834 <MX_GPIO_Init+0x164>)
 800375e:	f001 fccf 	bl	8005100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, E_Line_Pin|LED_D4_Pin|DB4_Line_Pin|RS_Line_Pin
 8003762:	2200      	movs	r2, #0
 8003764:	f24d 4134 	movw	r1, #54324	; 0xd434
 8003768:	4833      	ldr	r0, [pc, #204]	; (8003838 <MX_GPIO_Init+0x168>)
 800376a:	f001 fcc9 	bl	8005100 <HAL_GPIO_WritePin>
                          |R_W_Line_Pin|LED_D2_Pin|LED_D3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DB7_Line_GPIO_Port, DB7_Line_Pin, GPIO_PIN_RESET);
 800376e:	2200      	movs	r2, #0
 8003770:	2140      	movs	r1, #64	; 0x40
 8003772:	4832      	ldr	r0, [pc, #200]	; (800383c <MX_GPIO_Init+0x16c>)
 8003774:	f001 fcc4 	bl	8005100 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD2_Pin LED_D5_Pin DB5_Line_Pin DB6_Line_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LED_D5_Pin|DB5_Line_Pin|DB6_Line_Pin;
 8003778:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 800377c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800377e:	2301      	movs	r3, #1
 8003780:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003782:	2300      	movs	r3, #0
 8003784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003786:	2300      	movs	r3, #0
 8003788:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800378a:	f107 0314 	add.w	r3, r7, #20
 800378e:	4619      	mov	r1, r3
 8003790:	4828      	ldr	r0, [pc, #160]	; (8003834 <MX_GPIO_Init+0x164>)
 8003792:	f001 fb19 	bl	8004dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003796:	23c0      	movs	r3, #192	; 0xc0
 8003798:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800379a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800379e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037a0:	2301      	movs	r3, #1
 80037a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a4:	f107 0314 	add.w	r3, r7, #20
 80037a8:	4619      	mov	r1, r3
 80037aa:	4822      	ldr	r0, [pc, #136]	; (8003834 <MX_GPIO_Init+0x164>)
 80037ac:	f001 fb0c 	bl	8004dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : E_Line_Pin LED_D4_Pin DB4_Line_Pin RS_Line_Pin
                           R_W_Line_Pin LED_D2_Pin LED_D3_Pin */
  GPIO_InitStruct.Pin = E_Line_Pin|LED_D4_Pin|DB4_Line_Pin|RS_Line_Pin
 80037b0:	f24d 4334 	movw	r3, #54324	; 0xd434
 80037b4:	617b      	str	r3, [r7, #20]
                          |R_W_Line_Pin|LED_D2_Pin|LED_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037b6:	2301      	movs	r3, #1
 80037b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037be:	2300      	movs	r3, #0
 80037c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c2:	f107 0314 	add.w	r3, r7, #20
 80037c6:	4619      	mov	r1, r3
 80037c8:	481b      	ldr	r0, [pc, #108]	; (8003838 <MX_GPIO_Init+0x168>)
 80037ca:	f001 fafd 	bl	8004dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9;
 80037ce:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80037d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80037d4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80037d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037da:	2301      	movs	r3, #1
 80037dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037de:	f107 0314 	add.w	r3, r7, #20
 80037e2:	4619      	mov	r1, r3
 80037e4:	4814      	ldr	r0, [pc, #80]	; (8003838 <MX_GPIO_Init+0x168>)
 80037e6:	f001 faef 	bl	8004dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DB7_Line_Pin */
  GPIO_InitStruct.Pin = DB7_Line_Pin;
 80037ea:	2340      	movs	r3, #64	; 0x40
 80037ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037ee:	2301      	movs	r3, #1
 80037f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f2:	2300      	movs	r3, #0
 80037f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f6:	2300      	movs	r3, #0
 80037f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DB7_Line_GPIO_Port, &GPIO_InitStruct);
 80037fa:	f107 0314 	add.w	r3, r7, #20
 80037fe:	4619      	mov	r1, r3
 8003800:	480e      	ldr	r0, [pc, #56]	; (800383c <MX_GPIO_Init+0x16c>)
 8003802:	f001 fae1 	bl	8004dc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003806:	2200      	movs	r2, #0
 8003808:	2100      	movs	r1, #0
 800380a:	2017      	movs	r0, #23
 800380c:	f001 fa13 	bl	8004c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003810:	2017      	movs	r0, #23
 8003812:	f001 fa2c 	bl	8004c6e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003816:	2200      	movs	r2, #0
 8003818:	2100      	movs	r1, #0
 800381a:	2028      	movs	r0, #40	; 0x28
 800381c:	f001 fa0b 	bl	8004c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003820:	2028      	movs	r0, #40	; 0x28
 8003822:	f001 fa24 	bl	8004c6e <HAL_NVIC_EnableIRQ>

}
 8003826:	bf00      	nop
 8003828:	3728      	adds	r7, #40	; 0x28
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40023800 	.word	0x40023800
 8003834:	40020000 	.word	0x40020000
 8003838:	40020400 	.word	0x40020400
 800383c:	40020800 	.word	0x40020800

08003840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003844:	b672      	cpsid	i
}
 8003846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003848:	e7fe      	b.n	8003848 <Error_Handler+0x8>
	...

0800384c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	607b      	str	r3, [r7, #4]
 8003856:	4b10      	ldr	r3, [pc, #64]	; (8003898 <HAL_MspInit+0x4c>)
 8003858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385a:	4a0f      	ldr	r2, [pc, #60]	; (8003898 <HAL_MspInit+0x4c>)
 800385c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003860:	6453      	str	r3, [r2, #68]	; 0x44
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <HAL_MspInit+0x4c>)
 8003864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386a:	607b      	str	r3, [r7, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800386e:	2300      	movs	r3, #0
 8003870:	603b      	str	r3, [r7, #0]
 8003872:	4b09      	ldr	r3, [pc, #36]	; (8003898 <HAL_MspInit+0x4c>)
 8003874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003876:	4a08      	ldr	r2, [pc, #32]	; (8003898 <HAL_MspInit+0x4c>)
 8003878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800387c:	6413      	str	r3, [r2, #64]	; 0x40
 800387e:	4b06      	ldr	r3, [pc, #24]	; (8003898 <HAL_MspInit+0x4c>)
 8003880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800388a:	2007      	movs	r0, #7
 800388c:	f001 f9c8 	bl	8004c20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003890:	bf00      	nop
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40023800 	.word	0x40023800

0800389c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b08c      	sub	sp, #48	; 0x30
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a4:	f107 031c 	add.w	r3, r7, #28
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]
 80038ac:	605a      	str	r2, [r3, #4]
 80038ae:	609a      	str	r2, [r3, #8]
 80038b0:	60da      	str	r2, [r3, #12]
 80038b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a31      	ldr	r2, [pc, #196]	; (8003980 <HAL_ADC_MspInit+0xe4>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d15b      	bne.n	8003976 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	61bb      	str	r3, [r7, #24]
 80038c2:	4b30      	ldr	r3, [pc, #192]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c6:	4a2f      	ldr	r2, [pc, #188]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038cc:	6453      	str	r3, [r2, #68]	; 0x44
 80038ce:	4b2d      	ldr	r3, [pc, #180]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d6:	61bb      	str	r3, [r7, #24]
 80038d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	4b29      	ldr	r3, [pc, #164]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a28      	ldr	r2, [pc, #160]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038e4:	f043 0301 	orr.w	r3, r3, #1
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b26      	ldr	r3, [pc, #152]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	4b22      	ldr	r3, [pc, #136]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a21      	ldr	r2, [pc, #132]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 8003900:	f043 0304 	orr.w	r3, r3, #4
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b1f      	ldr	r3, [pc, #124]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0304 	and.w	r3, r3, #4
 800390e:	613b      	str	r3, [r7, #16]
 8003910:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003912:	2300      	movs	r3, #0
 8003914:	60fb      	str	r3, [r7, #12]
 8003916:	4b1b      	ldr	r3, [pc, #108]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	4a1a      	ldr	r2, [pc, #104]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 800391c:	f043 0302 	orr.w	r3, r3, #2
 8003920:	6313      	str	r3, [r2, #48]	; 0x30
 8003922:	4b18      	ldr	r3, [pc, #96]	; (8003984 <HAL_ADC_MspInit+0xe8>)
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	f003 0302 	and.w	r3, r3, #2
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800392e:	2301      	movs	r3, #1
 8003930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003932:	2303      	movs	r3, #3
 8003934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003936:	2300      	movs	r3, #0
 8003938:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800393a:	f107 031c 	add.w	r3, r7, #28
 800393e:	4619      	mov	r1, r3
 8003940:	4811      	ldr	r0, [pc, #68]	; (8003988 <HAL_ADC_MspInit+0xec>)
 8003942:	f001 fa41 	bl	8004dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003946:	2330      	movs	r3, #48	; 0x30
 8003948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800394a:	2303      	movs	r3, #3
 800394c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394e:	2300      	movs	r3, #0
 8003950:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003952:	f107 031c 	add.w	r3, r7, #28
 8003956:	4619      	mov	r1, r3
 8003958:	480c      	ldr	r0, [pc, #48]	; (800398c <HAL_ADC_MspInit+0xf0>)
 800395a:	f001 fa35 	bl	8004dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800395e:	2302      	movs	r3, #2
 8003960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003962:	2303      	movs	r3, #3
 8003964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003966:	2300      	movs	r3, #0
 8003968:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800396a:	f107 031c 	add.w	r3, r7, #28
 800396e:	4619      	mov	r1, r3
 8003970:	4807      	ldr	r0, [pc, #28]	; (8003990 <HAL_ADC_MspInit+0xf4>)
 8003972:	f001 fa29 	bl	8004dc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003976:	bf00      	nop
 8003978:	3730      	adds	r7, #48	; 0x30
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40012000 	.word	0x40012000
 8003984:	40023800 	.word	0x40023800
 8003988:	40020000 	.word	0x40020000
 800398c:	40020800 	.word	0x40020800
 8003990:	40020400 	.word	0x40020400

08003994 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b088      	sub	sp, #32
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800399c:	f107 0308 	add.w	r3, r7, #8
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	605a      	str	r2, [r3, #4]
 80039a6:	609a      	str	r2, [r3, #8]
 80039a8:	60da      	str	r2, [r3, #12]
 80039aa:	611a      	str	r2, [r3, #16]
 80039ac:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a0c      	ldr	r2, [pc, #48]	; (80039e4 <HAL_RTC_MspInit+0x50>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d111      	bne.n	80039dc <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80039b8:	2302      	movs	r3, #2
 80039ba:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80039bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039c0:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039c2:	f107 0308 	add.w	r3, r7, #8
 80039c6:	4618      	mov	r0, r3
 80039c8:	f002 f88a 	bl	8005ae0 <HAL_RCCEx_PeriphCLKConfig>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80039d2:	f7ff ff35 	bl	8003840 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80039d6:	4b04      	ldr	r3, [pc, #16]	; (80039e8 <HAL_RTC_MspInit+0x54>)
 80039d8:	2201      	movs	r2, #1
 80039da:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80039dc:	bf00      	nop
 80039de:	3720      	adds	r7, #32
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40002800 	.word	0x40002800
 80039e8:	42470e3c 	.word	0x42470e3c

080039ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b08c      	sub	sp, #48	; 0x30
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039f4:	f107 031c 	add.w	r3, r7, #28
 80039f8:	2200      	movs	r2, #0
 80039fa:	601a      	str	r2, [r3, #0]
 80039fc:	605a      	str	r2, [r3, #4]
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	60da      	str	r2, [r3, #12]
 8003a02:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0c:	d135      	bne.n	8003a7a <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61bb      	str	r3, [r7, #24]
 8003a12:	4b2f      	ldr	r3, [pc, #188]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	4a2e      	ldr	r2, [pc, #184]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a18:	f043 0301 	orr.w	r3, r3, #1
 8003a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a1e:	4b2c      	ldr	r3, [pc, #176]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	61bb      	str	r3, [r7, #24]
 8003a28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	617b      	str	r3, [r7, #20]
 8003a2e:	4b28      	ldr	r3, [pc, #160]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a32:	4a27      	ldr	r2, [pc, #156]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	6313      	str	r3, [r2, #48]	; 0x30
 8003a3a:	4b25      	ldr	r3, [pc, #148]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003a46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a50:	2300      	movs	r3, #0
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a54:	2300      	movs	r3, #0
 8003a56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a5c:	f107 031c 	add.w	r3, r7, #28
 8003a60:	4619      	mov	r1, r3
 8003a62:	481c      	ldr	r0, [pc, #112]	; (8003ad4 <HAL_TIM_Base_MspInit+0xe8>)
 8003a64:	f001 f9b0 	bl	8004dc8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	201c      	movs	r0, #28
 8003a6e:	f001 f8e2 	bl	8004c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003a72:	201c      	movs	r0, #28
 8003a74:	f001 f8fb 	bl	8004c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003a78:	e026      	b.n	8003ac8 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM3)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a16      	ldr	r2, [pc, #88]	; (8003ad8 <HAL_TIM_Base_MspInit+0xec>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d10e      	bne.n	8003aa2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a84:	2300      	movs	r3, #0
 8003a86:	613b      	str	r3, [r7, #16]
 8003a88:	4b11      	ldr	r3, [pc, #68]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8c:	4a10      	ldr	r2, [pc, #64]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a8e:	f043 0302 	orr.w	r3, r3, #2
 8003a92:	6413      	str	r3, [r2, #64]	; 0x40
 8003a94:	4b0e      	ldr	r3, [pc, #56]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	693b      	ldr	r3, [r7, #16]
}
 8003aa0:	e012      	b.n	8003ac8 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM5)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a0d      	ldr	r2, [pc, #52]	; (8003adc <HAL_TIM_Base_MspInit+0xf0>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d10d      	bne.n	8003ac8 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003aac:	2300      	movs	r3, #0
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	4b07      	ldr	r3, [pc, #28]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab4:	4a06      	ldr	r2, [pc, #24]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003ab6:	f043 0308 	orr.w	r3, r3, #8
 8003aba:	6413      	str	r3, [r2, #64]	; 0x40
 8003abc:	4b04      	ldr	r3, [pc, #16]	; (8003ad0 <HAL_TIM_Base_MspInit+0xe4>)
 8003abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac0:	f003 0308 	and.w	r3, r3, #8
 8003ac4:	60fb      	str	r3, [r7, #12]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
}
 8003ac8:	bf00      	nop
 8003aca:	3730      	adds	r7, #48	; 0x30
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	40020000 	.word	0x40020000
 8003ad8:	40000400 	.word	0x40000400
 8003adc:	40000c00 	.word	0x40000c00

08003ae0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b088      	sub	sp, #32
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae8:	f107 030c 	add.w	r3, r7, #12
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	605a      	str	r2, [r3, #4]
 8003af2:	609a      	str	r2, [r3, #8]
 8003af4:	60da      	str	r2, [r3, #12]
 8003af6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a12      	ldr	r2, [pc, #72]	; (8003b48 <HAL_TIM_MspPostInit+0x68>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d11d      	bne.n	8003b3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b02:	2300      	movs	r3, #0
 8003b04:	60bb      	str	r3, [r7, #8]
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <HAL_TIM_MspPostInit+0x6c>)
 8003b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0a:	4a10      	ldr	r2, [pc, #64]	; (8003b4c <HAL_TIM_MspPostInit+0x6c>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	6313      	str	r3, [r2, #48]	; 0x30
 8003b12:	4b0e      	ldr	r3, [pc, #56]	; (8003b4c <HAL_TIM_MspPostInit+0x6c>)
 8003b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	60bb      	str	r3, [r7, #8]
 8003b1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003b1e:	2302      	movs	r3, #2
 8003b20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b22:	2302      	movs	r3, #2
 8003b24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003b2e:	2302      	movs	r3, #2
 8003b30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b32:	f107 030c 	add.w	r3, r7, #12
 8003b36:	4619      	mov	r1, r3
 8003b38:	4805      	ldr	r0, [pc, #20]	; (8003b50 <HAL_TIM_MspPostInit+0x70>)
 8003b3a:	f001 f945 	bl	8004dc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003b3e:	bf00      	nop
 8003b40:	3720      	adds	r7, #32
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	40000c00 	.word	0x40000c00
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	40020000 	.word	0x40020000

08003b54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08a      	sub	sp, #40	; 0x28
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b5c:	f107 0314 	add.w	r3, r7, #20
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a1d      	ldr	r2, [pc, #116]	; (8003be8 <HAL_UART_MspInit+0x94>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d133      	bne.n	8003bde <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
 8003b7a:	4b1c      	ldr	r3, [pc, #112]	; (8003bec <HAL_UART_MspInit+0x98>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	4a1b      	ldr	r2, [pc, #108]	; (8003bec <HAL_UART_MspInit+0x98>)
 8003b80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b84:	6413      	str	r3, [r2, #64]	; 0x40
 8003b86:	4b19      	ldr	r3, [pc, #100]	; (8003bec <HAL_UART_MspInit+0x98>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b8e:	613b      	str	r3, [r7, #16]
 8003b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	4b15      	ldr	r3, [pc, #84]	; (8003bec <HAL_UART_MspInit+0x98>)
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	4a14      	ldr	r2, [pc, #80]	; (8003bec <HAL_UART_MspInit+0x98>)
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ba2:	4b12      	ldr	r3, [pc, #72]	; (8003bec <HAL_UART_MspInit+0x98>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003bae:	230c      	movs	r3, #12
 8003bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003bbe:	2307      	movs	r3, #7
 8003bc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc2:	f107 0314 	add.w	r3, r7, #20
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4809      	ldr	r0, [pc, #36]	; (8003bf0 <HAL_UART_MspInit+0x9c>)
 8003bca:	f001 f8fd 	bl	8004dc8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003bce:	2200      	movs	r2, #0
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	2026      	movs	r0, #38	; 0x26
 8003bd4:	f001 f82f 	bl	8004c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003bd8:	2026      	movs	r0, #38	; 0x26
 8003bda:	f001 f848 	bl	8004c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003bde:	bf00      	nop
 8003be0:	3728      	adds	r7, #40	; 0x28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	40004400 	.word	0x40004400
 8003bec:	40023800 	.word	0x40023800
 8003bf0:	40020000 	.word	0x40020000

08003bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003bf8:	e7fe      	b.n	8003bf8 <NMI_Handler+0x4>

08003bfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bfe:	e7fe      	b.n	8003bfe <HardFault_Handler+0x4>

08003c00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c04:	e7fe      	b.n	8003c04 <MemManage_Handler+0x4>

08003c06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c06:	b480      	push	{r7}
 8003c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c0a:	e7fe      	b.n	8003c0a <BusFault_Handler+0x4>

08003c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c10:	e7fe      	b.n	8003c10 <UsageFault_Handler+0x4>

08003c12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c12:	b480      	push	{r7}
 8003c14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c16:	bf00      	nop
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c32:	bf00      	nop
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c40:	f000 fae8 	bl	8004214 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c44:	bf00      	nop
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 8003c4c:	4b8a      	ldr	r3, [pc, #552]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d039      	beq.n	8003ccc <EXTI9_5_IRQHandler+0x84>


		if(HAL_GetTick() - ticks_pressed >= 20){
 8003c58:	f000 faf0 	bl	800423c <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	4b87      	ldr	r3, [pc, #540]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b13      	cmp	r3, #19
 8003c66:	d92c      	bls.n	8003cc2 <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 8003c68:	4b85      	ldr	r3, [pc, #532]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d112      	bne.n	8003c98 <EXTI9_5_IRQHandler+0x50>
 8003c72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c76:	4883      	ldr	r0, [pc, #524]	; (8003e84 <EXTI9_5_IRQHandler+0x23c>)
 8003c78:	f001 fa2a 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10a      	bne.n	8003c98 <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8003c82:	4b7f      	ldr	r3, [pc, #508]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8003c88:	f000 fad8 	bl	800423c <HAL_GetTick>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	4a7b      	ldr	r2, [pc, #492]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003c90:	6013      	str	r3, [r2, #0]

				g_left_button_pressed =1;
 8003c92:	4b7d      	ldr	r3, [pc, #500]	; (8003e88 <EXTI9_5_IRQHandler+0x240>)
 8003c94:	2201      	movs	r2, #1
 8003c96:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8003c98:	4b79      	ldr	r3, [pc, #484]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003c9a:	781b      	ldrb	r3, [r3, #0]
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10f      	bne.n	8003cc2 <EXTI9_5_IRQHandler+0x7a>
 8003ca2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003ca6:	4877      	ldr	r0, [pc, #476]	; (8003e84 <EXTI9_5_IRQHandler+0x23c>)
 8003ca8:	f001 fa12 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d107      	bne.n	8003cc2 <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8003cb2:	f000 fac3 	bl	800423c <HAL_GetTick>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	4a70      	ldr	r2, [pc, #448]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003cba:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8003cbc:	4b70      	ldr	r3, [pc, #448]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 8003cc2:	4b6d      	ldr	r3, [pc, #436]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003cc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cc8:	615a      	str	r2, [r3, #20]
 8003cca:	e0c5      	b.n	8003e58 <EXTI9_5_IRQHandler+0x210>
	}

	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_9) != RESET){
 8003ccc:	4b6a      	ldr	r3, [pc, #424]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d039      	beq.n	8003d4c <EXTI9_5_IRQHandler+0x104>



		if(HAL_GetTick() - ticks_pressed >= 20){
 8003cd8:	f000 fab0 	bl	800423c <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	4b67      	ldr	r3, [pc, #412]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b13      	cmp	r3, #19
 8003ce6:	d92c      	bls.n	8003d42 <EXTI9_5_IRQHandler+0xfa>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0){
 8003ce8:	4b65      	ldr	r3, [pc, #404]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d112      	bne.n	8003d18 <EXTI9_5_IRQHandler+0xd0>
 8003cf2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003cf6:	4863      	ldr	r0, [pc, #396]	; (8003e84 <EXTI9_5_IRQHandler+0x23c>)
 8003cf8:	f001 f9ea 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10a      	bne.n	8003d18 <EXTI9_5_IRQHandler+0xd0>
				button_state =0 ; // stable low reached
 8003d02:	4b5f      	ldr	r3, [pc, #380]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8003d08:	f000 fa98 	bl	800423c <HAL_GetTick>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	4a5b      	ldr	r2, [pc, #364]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003d10:	6013      	str	r3, [r2, #0]

				g_top_button_pressed = 1 ;
 8003d12:	4b5e      	ldr	r3, [pc, #376]	; (8003e8c <EXTI9_5_IRQHandler+0x244>)
 8003d14:	2201      	movs	r2, #1
 8003d16:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_9) == 1 ){
 8003d18:	4b59      	ldr	r3, [pc, #356]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d10f      	bne.n	8003d42 <EXTI9_5_IRQHandler+0xfa>
 8003d22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d26:	4857      	ldr	r0, [pc, #348]	; (8003e84 <EXTI9_5_IRQHandler+0x23c>)
 8003d28:	f001 f9d2 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d107      	bne.n	8003d42 <EXTI9_5_IRQHandler+0xfa>
				ticks_pressed = HAL_GetTick() ;
 8003d32:	f000 fa83 	bl	800423c <HAL_GetTick>
 8003d36:	4603      	mov	r3, r0
 8003d38:	4a50      	ldr	r2, [pc, #320]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003d3a:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8003d3c:	4b50      	ldr	r3, [pc, #320]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003d3e:	2201      	movs	r2, #1
 8003d40:	701a      	strb	r2, [r3, #0]

			}
		}

		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_9) ;
 8003d42:	4b4d      	ldr	r3, [pc, #308]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003d44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d48:	615a      	str	r2, [r3, #20]
 8003d4a:	e085      	b.n	8003e58 <EXTI9_5_IRQHandler+0x210>

	}

	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 8003d4c:	4b4a      	ldr	r3, [pc, #296]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d036      	beq.n	8003dc6 <EXTI9_5_IRQHandler+0x17e>



		if(HAL_GetTick() - ticks_pressed >= 20){
 8003d58:	f000 fa70 	bl	800423c <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	4b47      	ldr	r3, [pc, #284]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b13      	cmp	r3, #19
 8003d66:	d92a      	bls.n	8003dbe <EXTI9_5_IRQHandler+0x176>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 8003d68:	4b45      	ldr	r3, [pc, #276]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d111      	bne.n	8003d96 <EXTI9_5_IRQHandler+0x14e>
 8003d72:	2140      	movs	r1, #64	; 0x40
 8003d74:	4846      	ldr	r0, [pc, #280]	; (8003e90 <EXTI9_5_IRQHandler+0x248>)
 8003d76:	f001 f9ab 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d10a      	bne.n	8003d96 <EXTI9_5_IRQHandler+0x14e>
				button_state =0 ; // stable low reached
 8003d80:	4b3f      	ldr	r3, [pc, #252]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8003d86:	f000 fa59 	bl	800423c <HAL_GetTick>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	4a3b      	ldr	r2, [pc, #236]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003d8e:	6013      	str	r3, [r2, #0]

				g_middle_button_pressed =1 ;
 8003d90:	4b40      	ldr	r3, [pc, #256]	; (8003e94 <EXTI9_5_IRQHandler+0x24c>)
 8003d92:	2201      	movs	r2, #1
 8003d94:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 8003d96:	4b3a      	ldr	r3, [pc, #232]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10e      	bne.n	8003dbe <EXTI9_5_IRQHandler+0x176>
 8003da0:	2140      	movs	r1, #64	; 0x40
 8003da2:	483b      	ldr	r0, [pc, #236]	; (8003e90 <EXTI9_5_IRQHandler+0x248>)
 8003da4:	f001 f994 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d107      	bne.n	8003dbe <EXTI9_5_IRQHandler+0x176>
				ticks_pressed = HAL_GetTick() ;
 8003dae:	f000 fa45 	bl	800423c <HAL_GetTick>
 8003db2:	4603      	mov	r3, r0
 8003db4:	4a31      	ldr	r2, [pc, #196]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003db6:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8003db8:	4b31      	ldr	r3, [pc, #196]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	701a      	strb	r2, [r3, #0]

			}
		}


		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 8003dbe:	4b2e      	ldr	r3, [pc, #184]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003dc0:	2240      	movs	r2, #64	; 0x40
 8003dc2:	615a      	str	r2, [r3, #20]
 8003dc4:	e048      	b.n	8003e58 <EXTI9_5_IRQHandler+0x210>

	}

	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8003dc6:	4b2c      	ldr	r3, [pc, #176]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d036      	beq.n	8003e40 <EXTI9_5_IRQHandler+0x1f8>




		if(HAL_GetTick() - ticks_pressed >= 20){
 8003dd2:	f000 fa33 	bl	800423c <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	4b28      	ldr	r3, [pc, #160]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b13      	cmp	r3, #19
 8003de0:	d92a      	bls.n	8003e38 <EXTI9_5_IRQHandler+0x1f0>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 8003de2:	4b27      	ldr	r3, [pc, #156]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d111      	bne.n	8003e10 <EXTI9_5_IRQHandler+0x1c8>
 8003dec:	2180      	movs	r1, #128	; 0x80
 8003dee:	4828      	ldr	r0, [pc, #160]	; (8003e90 <EXTI9_5_IRQHandler+0x248>)
 8003df0:	f001 f96e 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10a      	bne.n	8003e10 <EXTI9_5_IRQHandler+0x1c8>
				button_state =0 ; // stable low reached
 8003dfa:	4b21      	ldr	r3, [pc, #132]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8003e00:	f000 fa1c 	bl	800423c <HAL_GetTick>
 8003e04:	4603      	mov	r3, r0
 8003e06:	4a1d      	ldr	r2, [pc, #116]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003e08:	6013      	str	r3, [r2, #0]

				g_right_button_pressed = 1 ;
 8003e0a:	4b23      	ldr	r3, [pc, #140]	; (8003e98 <EXTI9_5_IRQHandler+0x250>)
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 8003e10:	4b1b      	ldr	r3, [pc, #108]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10e      	bne.n	8003e38 <EXTI9_5_IRQHandler+0x1f0>
 8003e1a:	2180      	movs	r1, #128	; 0x80
 8003e1c:	481c      	ldr	r0, [pc, #112]	; (8003e90 <EXTI9_5_IRQHandler+0x248>)
 8003e1e:	f001 f957 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d107      	bne.n	8003e38 <EXTI9_5_IRQHandler+0x1f0>
				ticks_pressed = HAL_GetTick() ;
 8003e28:	f000 fa08 	bl	800423c <HAL_GetTick>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	4a13      	ldr	r2, [pc, #76]	; (8003e7c <EXTI9_5_IRQHandler+0x234>)
 8003e30:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8003e32:	4b13      	ldr	r3, [pc, #76]	; (8003e80 <EXTI9_5_IRQHandler+0x238>)
 8003e34:	2201      	movs	r2, #1
 8003e36:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8003e38:	4b0f      	ldr	r3, [pc, #60]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003e3a:	2280      	movs	r2, #128	; 0x80
 8003e3c:	615a      	str	r2, [r3, #20]
 8003e3e:	e00b      	b.n	8003e58 <EXTI9_5_IRQHandler+0x210>
	}

	else{

		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8003e40:	4b0d      	ldr	r3, [pc, #52]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003e42:	695b      	ldr	r3, [r3, #20]
 8003e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d005      	beq.n	8003e58 <EXTI9_5_IRQHandler+0x210>

			g_bottom_button_pressed = 1 ;
 8003e4c:	4b13      	ldr	r3, [pc, #76]	; (8003e9c <EXTI9_5_IRQHandler+0x254>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	701a      	strb	r2, [r3, #0]

			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 8003e52:	4b09      	ldr	r3, [pc, #36]	; (8003e78 <EXTI9_5_IRQHandler+0x230>)
 8003e54:	2280      	movs	r2, #128	; 0x80
 8003e56:	615a      	str	r2, [r3, #20]
		}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8003e58:	2040      	movs	r0, #64	; 0x40
 8003e5a:	f001 f985 	bl	8005168 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003e5e:	2080      	movs	r0, #128	; 0x80
 8003e60:	f001 f982 	bl	8005168 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8003e64:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003e68:	f001 f97e 	bl	8005168 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8003e6c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003e70:	f001 f97a 	bl	8005168 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003e74:	bf00      	nop
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	40013c00 	.word	0x40013c00
 8003e7c:	20000550 	.word	0x20000550
 8003e80:	20000033 	.word	0x20000033
 8003e84:	40020400 	.word	0x40020400
 8003e88:	20000548 	.word	0x20000548
 8003e8c:	2000054a 	.word	0x2000054a
 8003e90:	40020000 	.word	0x40020000
 8003e94:	2000054c 	.word	0x2000054c
 8003e98:	20000549 	.word	0x20000549
 8003e9c:	2000054b 	.word	0x2000054b

08003ea0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003ea4:	4802      	ldr	r0, [pc, #8]	; (8003eb0 <TIM2_IRQHandler+0x10>)
 8003ea6:	f002 fcd5 	bl	8006854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003eaa:	bf00      	nop
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000294 	.word	0x20000294

08003eb4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003eb8:	4802      	ldr	r0, [pc, #8]	; (8003ec4 <USART2_IRQHandler+0x10>)
 8003eba:	f003 fd4f 	bl	800795c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003ebe:	bf00      	nop
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	2000036c 	.word	0x2000036c

08003ec8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */


	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET){
 8003ecc:	4b22      	ldr	r3, [pc, #136]	; (8003f58 <EXTI15_10_IRQHandler+0x90>)
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d038      	beq.n	8003f4a <EXTI15_10_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 8003ed8:	f000 f9b0 	bl	800423c <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	4b1f      	ldr	r3, [pc, #124]	; (8003f5c <EXTI15_10_IRQHandler+0x94>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b13      	cmp	r3, #19
 8003ee6:	d92c      	bls.n	8003f42 <EXTI15_10_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 0){
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <EXTI15_10_IRQHandler+0x98>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d112      	bne.n	8003f18 <EXTI15_10_IRQHandler+0x50>
 8003ef2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003ef6:	481b      	ldr	r0, [pc, #108]	; (8003f64 <EXTI15_10_IRQHandler+0x9c>)
 8003ef8:	f001 f8ea 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d10a      	bne.n	8003f18 <EXTI15_10_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 8003f02:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <EXTI15_10_IRQHandler+0x98>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8003f08:	f000 f998 	bl	800423c <HAL_GetTick>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	4a13      	ldr	r2, [pc, #76]	; (8003f5c <EXTI15_10_IRQHandler+0x94>)
 8003f10:	6013      	str	r3, [r2, #0]

				g_bottom_button_pressed = 1 ;
 8003f12:	4b15      	ldr	r3, [pc, #84]	; (8003f68 <EXTI15_10_IRQHandler+0xa0>)
 8003f14:	2201      	movs	r2, #1
 8003f16:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_13) == 1 ){
 8003f18:	4b11      	ldr	r3, [pc, #68]	; (8003f60 <EXTI15_10_IRQHandler+0x98>)
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10f      	bne.n	8003f42 <EXTI15_10_IRQHandler+0x7a>
 8003f22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f26:	480f      	ldr	r0, [pc, #60]	; (8003f64 <EXTI15_10_IRQHandler+0x9c>)
 8003f28:	f001 f8d2 	bl	80050d0 <HAL_GPIO_ReadPin>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d107      	bne.n	8003f42 <EXTI15_10_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 8003f32:	f000 f983 	bl	800423c <HAL_GetTick>
 8003f36:	4603      	mov	r3, r0
 8003f38:	4a08      	ldr	r2, [pc, #32]	; (8003f5c <EXTI15_10_IRQHandler+0x94>)
 8003f3a:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8003f3c:	4b08      	ldr	r3, [pc, #32]	; (8003f60 <EXTI15_10_IRQHandler+0x98>)
 8003f3e:	2201      	movs	r2, #1
 8003f40:	701a      	strb	r2, [r3, #0]

			}
		}

		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13) ;
 8003f42:	4b05      	ldr	r3, [pc, #20]	; (8003f58 <EXTI15_10_IRQHandler+0x90>)
 8003f44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f48:	615a      	str	r2, [r3, #20]
	}

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003f4a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003f4e:	f001 f90b 	bl	8005168 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003f52:	bf00      	nop
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40013c00 	.word	0x40013c00
 8003f5c:	20000550 	.word	0x20000550
 8003f60:	20000033 	.word	0x20000033
 8003f64:	40020400 	.word	0x40020400
 8003f68:	2000054b 	.word	0x2000054b

08003f6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  return 1;
 8003f70:	2301      	movs	r3, #1
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <_kill>:

int _kill(int pid, int sig)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f86:	f004 fbe3 	bl	8008750 <__errno>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2216      	movs	r2, #22
 8003f8e:	601a      	str	r2, [r3, #0]
  return -1;
 8003f90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3708      	adds	r7, #8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <_exit>:

void _exit (int status)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003fa4:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7ff ffe7 	bl	8003f7c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003fae:	e7fe      	b.n	8003fae <_exit+0x12>

08003fb0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]
 8003fc0:	e00a      	b.n	8003fd8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fc2:	f3af 8000 	nop.w
 8003fc6:	4601      	mov	r1, r0
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	60ba      	str	r2, [r7, #8]
 8003fce:	b2ca      	uxtb	r2, r1
 8003fd0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	697a      	ldr	r2, [r7, #20]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	dbf0      	blt.n	8003fc2 <_read+0x12>
  }

  return len;
 8003fe0:	687b      	ldr	r3, [r7, #4]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b086      	sub	sp, #24
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	617b      	str	r3, [r7, #20]
 8003ffa:	e009      	b.n	8004010 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	1c5a      	adds	r2, r3, #1
 8004000:	60ba      	str	r2, [r7, #8]
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	3301      	adds	r3, #1
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	697a      	ldr	r2, [r7, #20]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	429a      	cmp	r2, r3
 8004016:	dbf1      	blt.n	8003ffc <_write+0x12>
  }
  return len;
 8004018:	687b      	ldr	r3, [r7, #4]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3718      	adds	r7, #24
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <_close>:

int _close(int file)
{
 8004022:	b480      	push	{r7}
 8004024:	b083      	sub	sp, #12
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800402a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800402e:	4618      	mov	r0, r3
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800403a:	b480      	push	{r7}
 800403c:	b083      	sub	sp, #12
 800403e:	af00      	add	r7, sp, #0
 8004040:	6078      	str	r0, [r7, #4]
 8004042:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800404a:	605a      	str	r2, [r3, #4]
  return 0;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <_isatty>:

int _isatty(int file)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004062:	2301      	movs	r3, #1
}
 8004064:	4618      	mov	r0, r3
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3714      	adds	r7, #20
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
	...

0800408c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004094:	4a14      	ldr	r2, [pc, #80]	; (80040e8 <_sbrk+0x5c>)
 8004096:	4b15      	ldr	r3, [pc, #84]	; (80040ec <_sbrk+0x60>)
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80040a0:	4b13      	ldr	r3, [pc, #76]	; (80040f0 <_sbrk+0x64>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d102      	bne.n	80040ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040a8:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <_sbrk+0x64>)
 80040aa:	4a12      	ldr	r2, [pc, #72]	; (80040f4 <_sbrk+0x68>)
 80040ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040ae:	4b10      	ldr	r3, [pc, #64]	; (80040f0 <_sbrk+0x64>)
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4413      	add	r3, r2
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d207      	bcs.n	80040cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040bc:	f004 fb48 	bl	8008750 <__errno>
 80040c0:	4603      	mov	r3, r0
 80040c2:	220c      	movs	r2, #12
 80040c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040c6:	f04f 33ff 	mov.w	r3, #4294967295
 80040ca:	e009      	b.n	80040e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040cc:	4b08      	ldr	r3, [pc, #32]	; (80040f0 <_sbrk+0x64>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040d2:	4b07      	ldr	r3, [pc, #28]	; (80040f0 <_sbrk+0x64>)
 80040d4:	681a      	ldr	r2, [r3, #0]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4413      	add	r3, r2
 80040da:	4a05      	ldr	r2, [pc, #20]	; (80040f0 <_sbrk+0x64>)
 80040dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040de:	68fb      	ldr	r3, [r7, #12]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	20020000 	.word	0x20020000
 80040ec:	00000400 	.word	0x00000400
 80040f0:	20000558 	.word	0x20000558
 80040f4:	20000570 	.word	0x20000570

080040f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040fc:	4b06      	ldr	r3, [pc, #24]	; (8004118 <SystemInit+0x20>)
 80040fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004102:	4a05      	ldr	r2, [pc, #20]	; (8004118 <SystemInit+0x20>)
 8004104:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004108:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800410c:	bf00      	nop
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
 8004116:	bf00      	nop
 8004118:	e000ed00 	.word	0xe000ed00

0800411c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800411c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004154 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004120:	480d      	ldr	r0, [pc, #52]	; (8004158 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004122:	490e      	ldr	r1, [pc, #56]	; (800415c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004124:	4a0e      	ldr	r2, [pc, #56]	; (8004160 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004126:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004128:	e002      	b.n	8004130 <LoopCopyDataInit>

0800412a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800412a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800412c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800412e:	3304      	adds	r3, #4

08004130 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004130:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004132:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004134:	d3f9      	bcc.n	800412a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004136:	4a0b      	ldr	r2, [pc, #44]	; (8004164 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004138:	4c0b      	ldr	r4, [pc, #44]	; (8004168 <LoopFillZerobss+0x26>)
  movs r3, #0
 800413a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800413c:	e001      	b.n	8004142 <LoopFillZerobss>

0800413e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800413e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004140:	3204      	adds	r2, #4

08004142 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004142:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004144:	d3fb      	bcc.n	800413e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004146:	f7ff ffd7 	bl	80040f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800414a:	f004 fb07 	bl	800875c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800414e:	f7fe ffa9 	bl	80030a4 <main>
  bx  lr    
 8004152:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004154:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004158:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800415c:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8004160:	0800c900 	.word	0x0800c900
  ldr r2, =_sbss
 8004164:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8004168:	20000570 	.word	0x20000570

0800416c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800416c:	e7fe      	b.n	800416c <ADC_IRQHandler>
	...

08004170 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004174:	4b0e      	ldr	r3, [pc, #56]	; (80041b0 <HAL_Init+0x40>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a0d      	ldr	r2, [pc, #52]	; (80041b0 <HAL_Init+0x40>)
 800417a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800417e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <HAL_Init+0x40>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a0a      	ldr	r2, [pc, #40]	; (80041b0 <HAL_Init+0x40>)
 8004186:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800418a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800418c:	4b08      	ldr	r3, [pc, #32]	; (80041b0 <HAL_Init+0x40>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a07      	ldr	r2, [pc, #28]	; (80041b0 <HAL_Init+0x40>)
 8004192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004196:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004198:	2003      	movs	r0, #3
 800419a:	f000 fd41 	bl	8004c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800419e:	2000      	movs	r0, #0
 80041a0:	f000 f808 	bl	80041b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041a4:	f7ff fb52 	bl	800384c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40023c00 	.word	0x40023c00

080041b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80041bc:	4b12      	ldr	r3, [pc, #72]	; (8004208 <HAL_InitTick+0x54>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	4b12      	ldr	r3, [pc, #72]	; (800420c <HAL_InitTick+0x58>)
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	4619      	mov	r1, r3
 80041c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 fd59 	bl	8004c8a <HAL_SYSTICK_Config>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e00e      	b.n	8004200 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b0f      	cmp	r3, #15
 80041e6:	d80a      	bhi.n	80041fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041e8:	2200      	movs	r2, #0
 80041ea:	6879      	ldr	r1, [r7, #4]
 80041ec:	f04f 30ff 	mov.w	r0, #4294967295
 80041f0:	f000 fd21 	bl	8004c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80041f4:	4a06      	ldr	r2, [pc, #24]	; (8004210 <HAL_InitTick+0x5c>)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	e000      	b.n	8004200 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
}
 8004200:	4618      	mov	r0, r3
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	20000034 	.word	0x20000034
 800420c:	2000003c 	.word	0x2000003c
 8004210:	20000038 	.word	0x20000038

08004214 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004218:	4b06      	ldr	r3, [pc, #24]	; (8004234 <HAL_IncTick+0x20>)
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	461a      	mov	r2, r3
 800421e:	4b06      	ldr	r3, [pc, #24]	; (8004238 <HAL_IncTick+0x24>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4413      	add	r3, r2
 8004224:	4a04      	ldr	r2, [pc, #16]	; (8004238 <HAL_IncTick+0x24>)
 8004226:	6013      	str	r3, [r2, #0]
}
 8004228:	bf00      	nop
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	2000003c 	.word	0x2000003c
 8004238:	2000055c 	.word	0x2000055c

0800423c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800423c:	b480      	push	{r7}
 800423e:	af00      	add	r7, sp, #0
  return uwTick;
 8004240:	4b03      	ldr	r3, [pc, #12]	; (8004250 <HAL_GetTick+0x14>)
 8004242:	681b      	ldr	r3, [r3, #0]
}
 8004244:	4618      	mov	r0, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	2000055c 	.word	0x2000055c

08004254 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800425c:	f7ff ffee 	bl	800423c <HAL_GetTick>
 8004260:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800426c:	d005      	beq.n	800427a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800426e:	4b0a      	ldr	r3, [pc, #40]	; (8004298 <HAL_Delay+0x44>)
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	461a      	mov	r2, r3
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4413      	add	r3, r2
 8004278:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800427a:	bf00      	nop
 800427c:	f7ff ffde 	bl	800423c <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	429a      	cmp	r2, r3
 800428a:	d8f7      	bhi.n	800427c <HAL_Delay+0x28>
  {
  }
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	2000003c 	.word	0x2000003c

0800429c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80042a4:	2300      	movs	r3, #0
 80042a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e033      	b.n	800431a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d109      	bne.n	80042ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7ff faee 	bl	800389c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d118      	bne.n	800430c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042e2:	f023 0302 	bic.w	r3, r3, #2
 80042e6:	f043 0202 	orr.w	r2, r3, #2
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 faca 	bl	8004888 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	f023 0303 	bic.w	r3, r3, #3
 8004302:	f043 0201 	orr.w	r2, r3, #1
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	641a      	str	r2, [r3, #64]	; 0x40
 800430a:	e001      	b.n	8004310 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004318:	7bfb      	ldrb	r3, [r7, #15]
}
 800431a:	4618      	mov	r0, r3
 800431c:	3710      	adds	r7, #16
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
	...

08004324 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004336:	2b01      	cmp	r3, #1
 8004338:	d101      	bne.n	800433e <HAL_ADC_Start+0x1a>
 800433a:	2302      	movs	r3, #2
 800433c:	e097      	b.n	800446e <HAL_ADC_Start+0x14a>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b01      	cmp	r3, #1
 8004352:	d018      	beq.n	8004386 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689a      	ldr	r2, [r3, #8]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0201 	orr.w	r2, r2, #1
 8004362:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004364:	4b45      	ldr	r3, [pc, #276]	; (800447c <HAL_ADC_Start+0x158>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a45      	ldr	r2, [pc, #276]	; (8004480 <HAL_ADC_Start+0x15c>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	0c9a      	lsrs	r2, r3, #18
 8004370:	4613      	mov	r3, r2
 8004372:	005b      	lsls	r3, r3, #1
 8004374:	4413      	add	r3, r2
 8004376:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004378:	e002      	b.n	8004380 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	3b01      	subs	r3, #1
 800437e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1f9      	bne.n	800437a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b01      	cmp	r3, #1
 8004392:	d15f      	bne.n	8004454 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800439c:	f023 0301 	bic.w	r3, r3, #1
 80043a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d007      	beq.n	80043c6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80043be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043d2:	d106      	bne.n	80043e2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d8:	f023 0206 	bic.w	r2, r3, #6
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	645a      	str	r2, [r3, #68]	; 0x44
 80043e0:	e002      	b.n	80043e8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80043f0:	4b24      	ldr	r3, [pc, #144]	; (8004484 <HAL_ADC_Start+0x160>)
 80043f2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80043fc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	f003 031f 	and.w	r3, r3, #31
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10f      	bne.n	800442a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d129      	bne.n	800446c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689a      	ldr	r2, [r3, #8]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004426:	609a      	str	r2, [r3, #8]
 8004428:	e020      	b.n	800446c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a16      	ldr	r2, [pc, #88]	; (8004488 <HAL_ADC_Start+0x164>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d11b      	bne.n	800446c <HAL_ADC_Start+0x148>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d114      	bne.n	800446c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004450:	609a      	str	r2, [r3, #8]
 8004452:	e00b      	b.n	800446c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	f043 0210 	orr.w	r2, r3, #16
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004464:	f043 0201 	orr.w	r2, r3, #1
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3714      	adds	r7, #20
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	20000034 	.word	0x20000034
 8004480:	431bde83 	.word	0x431bde83
 8004484:	40012300 	.word	0x40012300
 8004488:	40012000 	.word	0x40012000

0800448c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800449a:	2b01      	cmp	r3, #1
 800449c:	d101      	bne.n	80044a2 <HAL_ADC_Stop+0x16>
 800449e:	2302      	movs	r3, #2
 80044a0:	e021      	b.n	80044e6 <HAL_ADC_Stop+0x5a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	689a      	ldr	r2, [r3, #8]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 0201 	bic.w	r2, r2, #1
 80044b8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f003 0301 	and.w	r3, r3, #1
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d109      	bne.n	80044dc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	f043 0201 	orr.w	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80044f2:	b580      	push	{r7, lr}
 80044f4:	b084      	sub	sp, #16
 80044f6:	af00      	add	r7, sp, #0
 80044f8:	6078      	str	r0, [r7, #4]
 80044fa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800450a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800450e:	d113      	bne.n	8004538 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800451a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451e:	d10b      	bne.n	8004538 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004524:	f043 0220 	orr.w	r2, r3, #32
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e063      	b.n	8004600 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004538:	f7ff fe80 	bl	800423c <HAL_GetTick>
 800453c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800453e:	e021      	b.n	8004584 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004546:	d01d      	beq.n	8004584 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d007      	beq.n	800455e <HAL_ADC_PollForConversion+0x6c>
 800454e:	f7ff fe75 	bl	800423c <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	429a      	cmp	r2, r3
 800455c:	d212      	bcs.n	8004584 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b02      	cmp	r3, #2
 800456a:	d00b      	beq.n	8004584 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	f043 0204 	orr.w	r2, r3, #4
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e03d      	b.n	8004600 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b02      	cmp	r3, #2
 8004590:	d1d6      	bne.n	8004540 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f06f 0212 	mvn.w	r2, #18
 800459a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d123      	bne.n	80045fe <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d11f      	bne.n	80045fe <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d006      	beq.n	80045da <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d111      	bne.n	80045fe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d105      	bne.n	80045fe <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	f043 0201 	orr.w	r2, r3, #1
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004616:	4618      	mov	r0, r3
 8004618:	370c      	adds	r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004620:	4770      	bx	lr
	...

08004624 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <HAL_ADC_ConfigChannel+0x1c>
 800463c:	2302      	movs	r3, #2
 800463e:	e113      	b.n	8004868 <HAL_ADC_ConfigChannel+0x244>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b09      	cmp	r3, #9
 800464e:	d925      	bls.n	800469c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68d9      	ldr	r1, [r3, #12]
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	b29b      	uxth	r3, r3
 800465c:	461a      	mov	r2, r3
 800465e:	4613      	mov	r3, r2
 8004660:	005b      	lsls	r3, r3, #1
 8004662:	4413      	add	r3, r2
 8004664:	3b1e      	subs	r3, #30
 8004666:	2207      	movs	r2, #7
 8004668:	fa02 f303 	lsl.w	r3, r2, r3
 800466c:	43da      	mvns	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	400a      	ands	r2, r1
 8004674:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68d9      	ldr	r1, [r3, #12]
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	b29b      	uxth	r3, r3
 8004686:	4618      	mov	r0, r3
 8004688:	4603      	mov	r3, r0
 800468a:	005b      	lsls	r3, r3, #1
 800468c:	4403      	add	r3, r0
 800468e:	3b1e      	subs	r3, #30
 8004690:	409a      	lsls	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	430a      	orrs	r2, r1
 8004698:	60da      	str	r2, [r3, #12]
 800469a:	e022      	b.n	80046e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6919      	ldr	r1, [r3, #16]
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	461a      	mov	r2, r3
 80046aa:	4613      	mov	r3, r2
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	4413      	add	r3, r2
 80046b0:	2207      	movs	r2, #7
 80046b2:	fa02 f303 	lsl.w	r3, r2, r3
 80046b6:	43da      	mvns	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	400a      	ands	r2, r1
 80046be:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6919      	ldr	r1, [r3, #16]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	689a      	ldr	r2, [r3, #8]
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	4618      	mov	r0, r3
 80046d2:	4603      	mov	r3, r0
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	4403      	add	r3, r0
 80046d8:	409a      	lsls	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	430a      	orrs	r2, r1
 80046e0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	2b06      	cmp	r3, #6
 80046e8:	d824      	bhi.n	8004734 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685a      	ldr	r2, [r3, #4]
 80046f4:	4613      	mov	r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4413      	add	r3, r2
 80046fa:	3b05      	subs	r3, #5
 80046fc:	221f      	movs	r2, #31
 80046fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004702:	43da      	mvns	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	400a      	ands	r2, r1
 800470a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	b29b      	uxth	r3, r3
 8004718:	4618      	mov	r0, r3
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	4613      	mov	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4413      	add	r3, r2
 8004724:	3b05      	subs	r3, #5
 8004726:	fa00 f203 	lsl.w	r2, r0, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	430a      	orrs	r2, r1
 8004730:	635a      	str	r2, [r3, #52]	; 0x34
 8004732:	e04c      	b.n	80047ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2b0c      	cmp	r3, #12
 800473a:	d824      	bhi.n	8004786 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	4613      	mov	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	4413      	add	r3, r2
 800474c:	3b23      	subs	r3, #35	; 0x23
 800474e:	221f      	movs	r2, #31
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	43da      	mvns	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	400a      	ands	r2, r1
 800475c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	b29b      	uxth	r3, r3
 800476a:	4618      	mov	r0, r3
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	4413      	add	r3, r2
 8004776:	3b23      	subs	r3, #35	; 0x23
 8004778:	fa00 f203 	lsl.w	r2, r0, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	430a      	orrs	r2, r1
 8004782:	631a      	str	r2, [r3, #48]	; 0x30
 8004784:	e023      	b.n	80047ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	685a      	ldr	r2, [r3, #4]
 8004790:	4613      	mov	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4413      	add	r3, r2
 8004796:	3b41      	subs	r3, #65	; 0x41
 8004798:	221f      	movs	r2, #31
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43da      	mvns	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	400a      	ands	r2, r1
 80047a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	4618      	mov	r0, r3
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685a      	ldr	r2, [r3, #4]
 80047ba:	4613      	mov	r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	4413      	add	r3, r2
 80047c0:	3b41      	subs	r3, #65	; 0x41
 80047c2:	fa00 f203 	lsl.w	r2, r0, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047ce:	4b29      	ldr	r3, [pc, #164]	; (8004874 <HAL_ADC_ConfigChannel+0x250>)
 80047d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a28      	ldr	r2, [pc, #160]	; (8004878 <HAL_ADC_ConfigChannel+0x254>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d10f      	bne.n	80047fc <HAL_ADC_ConfigChannel+0x1d8>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b12      	cmp	r3, #18
 80047e2:	d10b      	bne.n	80047fc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a1d      	ldr	r2, [pc, #116]	; (8004878 <HAL_ADC_ConfigChannel+0x254>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d12b      	bne.n	800485e <HAL_ADC_ConfigChannel+0x23a>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1c      	ldr	r2, [pc, #112]	; (800487c <HAL_ADC_ConfigChannel+0x258>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d003      	beq.n	8004818 <HAL_ADC_ConfigChannel+0x1f4>
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2b11      	cmp	r3, #17
 8004816:	d122      	bne.n	800485e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a11      	ldr	r2, [pc, #68]	; (800487c <HAL_ADC_ConfigChannel+0x258>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d111      	bne.n	800485e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800483a:	4b11      	ldr	r3, [pc, #68]	; (8004880 <HAL_ADC_ConfigChannel+0x25c>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a11      	ldr	r2, [pc, #68]	; (8004884 <HAL_ADC_ConfigChannel+0x260>)
 8004840:	fba2 2303 	umull	r2, r3, r2, r3
 8004844:	0c9a      	lsrs	r2, r3, #18
 8004846:	4613      	mov	r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004850:	e002      	b.n	8004858 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	3b01      	subs	r3, #1
 8004856:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1f9      	bne.n	8004852 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004866:	2300      	movs	r3, #0
}
 8004868:	4618      	mov	r0, r3
 800486a:	3714      	adds	r7, #20
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr
 8004874:	40012300 	.word	0x40012300
 8004878:	40012000 	.word	0x40012000
 800487c:	10000012 	.word	0x10000012
 8004880:	20000034 	.word	0x20000034
 8004884:	431bde83 	.word	0x431bde83

08004888 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004890:	4b79      	ldr	r3, [pc, #484]	; (8004a78 <ADC_Init+0x1f0>)
 8004892:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	431a      	orrs	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6859      	ldr	r1, [r3, #4]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	691b      	ldr	r3, [r3, #16]
 80048c8:	021a      	lsls	r2, r3, #8
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80048e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004902:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6899      	ldr	r1, [r3, #8]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	68da      	ldr	r2, [r3, #12]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	430a      	orrs	r2, r1
 8004914:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491a:	4a58      	ldr	r2, [pc, #352]	; (8004a7c <ADC_Init+0x1f4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d022      	beq.n	8004966 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	689a      	ldr	r2, [r3, #8]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800492e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6899      	ldr	r1, [r3, #8]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004950:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6899      	ldr	r1, [r3, #8]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	609a      	str	r2, [r3, #8]
 8004964:	e00f      	b.n	8004986 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004974:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	689a      	ldr	r2, [r3, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004984:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0202 	bic.w	r2, r2, #2
 8004994:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	6899      	ldr	r1, [r3, #8]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	7e1b      	ldrb	r3, [r3, #24]
 80049a0:	005a      	lsls	r2, r3, #1
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	430a      	orrs	r2, r1
 80049a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d01b      	beq.n	80049ec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049c2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	685a      	ldr	r2, [r3, #4]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80049d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6859      	ldr	r1, [r3, #4]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049de:	3b01      	subs	r3, #1
 80049e0:	035a      	lsls	r2, r3, #13
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
 80049ea:	e007      	b.n	80049fc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004a0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	3b01      	subs	r3, #1
 8004a18:	051a      	lsls	r2, r3, #20
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	6899      	ldr	r1, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004a3e:	025a      	lsls	r2, r3, #9
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6899      	ldr	r1, [r3, #8]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	029a      	lsls	r2, r3, #10
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	430a      	orrs	r2, r1
 8004a6a:	609a      	str	r2, [r3, #8]
}
 8004a6c:	bf00      	nop
 8004a6e:	3714      	adds	r7, #20
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	40012300 	.word	0x40012300
 8004a7c:	0f000001 	.word	0x0f000001

08004a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f003 0307 	and.w	r3, r3, #7
 8004a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a90:	4b0c      	ldr	r3, [pc, #48]	; (8004ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ab2:	4a04      	ldr	r2, [pc, #16]	; (8004ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	60d3      	str	r3, [r2, #12]
}
 8004ab8:	bf00      	nop
 8004aba:	3714      	adds	r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	e000ed00 	.word	0xe000ed00

08004ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004acc:	4b04      	ldr	r3, [pc, #16]	; (8004ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	0a1b      	lsrs	r3, r3, #8
 8004ad2:	f003 0307 	and.w	r3, r3, #7
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	e000ed00 	.word	0xe000ed00

08004ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	db0b      	blt.n	8004b0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	f003 021f 	and.w	r2, r3, #31
 8004afc:	4907      	ldr	r1, [pc, #28]	; (8004b1c <__NVIC_EnableIRQ+0x38>)
 8004afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b02:	095b      	lsrs	r3, r3, #5
 8004b04:	2001      	movs	r0, #1
 8004b06:	fa00 f202 	lsl.w	r2, r0, r2
 8004b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	e000e100 	.word	0xe000e100

08004b20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	4603      	mov	r3, r0
 8004b28:	6039      	str	r1, [r7, #0]
 8004b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	db0a      	blt.n	8004b4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	490c      	ldr	r1, [pc, #48]	; (8004b6c <__NVIC_SetPriority+0x4c>)
 8004b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b3e:	0112      	lsls	r2, r2, #4
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	440b      	add	r3, r1
 8004b44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b48:	e00a      	b.n	8004b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	b2da      	uxtb	r2, r3
 8004b4e:	4908      	ldr	r1, [pc, #32]	; (8004b70 <__NVIC_SetPriority+0x50>)
 8004b50:	79fb      	ldrb	r3, [r7, #7]
 8004b52:	f003 030f 	and.w	r3, r3, #15
 8004b56:	3b04      	subs	r3, #4
 8004b58:	0112      	lsls	r2, r2, #4
 8004b5a:	b2d2      	uxtb	r2, r2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	761a      	strb	r2, [r3, #24]
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr
 8004b6c:	e000e100 	.word	0xe000e100
 8004b70:	e000ed00 	.word	0xe000ed00

08004b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b089      	sub	sp, #36	; 0x24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	f1c3 0307 	rsb	r3, r3, #7
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	bf28      	it	cs
 8004b92:	2304      	movcs	r3, #4
 8004b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	3304      	adds	r3, #4
 8004b9a:	2b06      	cmp	r3, #6
 8004b9c:	d902      	bls.n	8004ba4 <NVIC_EncodePriority+0x30>
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	3b03      	subs	r3, #3
 8004ba2:	e000      	b.n	8004ba6 <NVIC_EncodePriority+0x32>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb2:	43da      	mvns	r2, r3
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	401a      	ands	r2, r3
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc6:	43d9      	mvns	r1, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bcc:	4313      	orrs	r3, r2
         );
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3724      	adds	r7, #36	; 0x24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
	...

08004bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bec:	d301      	bcc.n	8004bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e00f      	b.n	8004c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bf2:	4a0a      	ldr	r2, [pc, #40]	; (8004c1c <SysTick_Config+0x40>)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bfa:	210f      	movs	r1, #15
 8004bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004c00:	f7ff ff8e 	bl	8004b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c04:	4b05      	ldr	r3, [pc, #20]	; (8004c1c <SysTick_Config+0x40>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c0a:	4b04      	ldr	r3, [pc, #16]	; (8004c1c <SysTick_Config+0x40>)
 8004c0c:	2207      	movs	r2, #7
 8004c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	e000e010 	.word	0xe000e010

08004c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f7ff ff29 	bl	8004a80 <__NVIC_SetPriorityGrouping>
}
 8004c2e:	bf00      	nop
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b086      	sub	sp, #24
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	60b9      	str	r1, [r7, #8]
 8004c40:	607a      	str	r2, [r7, #4]
 8004c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c48:	f7ff ff3e 	bl	8004ac8 <__NVIC_GetPriorityGrouping>
 8004c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	68b9      	ldr	r1, [r7, #8]
 8004c52:	6978      	ldr	r0, [r7, #20]
 8004c54:	f7ff ff8e 	bl	8004b74 <NVIC_EncodePriority>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c5e:	4611      	mov	r1, r2
 8004c60:	4618      	mov	r0, r3
 8004c62:	f7ff ff5d 	bl	8004b20 <__NVIC_SetPriority>
}
 8004c66:	bf00      	nop
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b082      	sub	sp, #8
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	4603      	mov	r3, r0
 8004c76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7ff ff31 	bl	8004ae4 <__NVIC_EnableIRQ>
}
 8004c82:	bf00      	nop
 8004c84:	3708      	adds	r7, #8
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b082      	sub	sp, #8
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7ff ffa2 	bl	8004bdc <SysTick_Config>
 8004c98:	4603      	mov	r3, r0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b084      	sub	sp, #16
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004cb0:	f7ff fac4 	bl	800423c <HAL_GetTick>
 8004cb4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d008      	beq.n	8004cd4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2280      	movs	r2, #128	; 0x80
 8004cc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e052      	b.n	8004d7a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f022 0216 	bic.w	r2, r2, #22
 8004ce2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	695a      	ldr	r2, [r3, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cf2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d103      	bne.n	8004d04 <HAL_DMA_Abort+0x62>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d007      	beq.n	8004d14 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f022 0208 	bic.w	r2, r2, #8
 8004d12:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0201 	bic.w	r2, r2, #1
 8004d22:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d24:	e013      	b.n	8004d4e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d26:	f7ff fa89 	bl	800423c <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b05      	cmp	r3, #5
 8004d32:	d90c      	bls.n	8004d4e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2203      	movs	r2, #3
 8004d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e015      	b.n	8004d7a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0301 	and.w	r3, r3, #1
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d1e4      	bne.n	8004d26 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d60:	223f      	movs	r2, #63	; 0x3f
 8004d62:	409a      	lsls	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d82:	b480      	push	{r7}
 8004d84:	b083      	sub	sp, #12
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d004      	beq.n	8004da0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2280      	movs	r2, #128	; 0x80
 8004d9a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e00c      	b.n	8004dba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2205      	movs	r2, #5
 8004da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f022 0201 	bic.w	r2, r2, #1
 8004db6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
	...

08004dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b089      	sub	sp, #36	; 0x24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dde:	2300      	movs	r3, #0
 8004de0:	61fb      	str	r3, [r7, #28]
 8004de2:	e159      	b.n	8005098 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004de4:	2201      	movs	r2, #1
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	4013      	ands	r3, r2
 8004df6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	f040 8148 	bne.w	8005092 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f003 0303 	and.w	r3, r3, #3
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d005      	beq.n	8004e1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d130      	bne.n	8004e7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	005b      	lsls	r3, r3, #1
 8004e24:	2203      	movs	r2, #3
 8004e26:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2a:	43db      	mvns	r3, r3
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	4013      	ands	r3, r2
 8004e30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69ba      	ldr	r2, [r7, #24]
 8004e48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e50:	2201      	movs	r2, #1
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	fa02 f303 	lsl.w	r3, r2, r3
 8004e58:	43db      	mvns	r3, r3
 8004e5a:	69ba      	ldr	r2, [r7, #24]
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	091b      	lsrs	r3, r3, #4
 8004e66:	f003 0201 	and.w	r2, r3, #1
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69ba      	ldr	r2, [r7, #24]
 8004e7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	f003 0303 	and.w	r3, r3, #3
 8004e84:	2b03      	cmp	r3, #3
 8004e86:	d017      	beq.n	8004eb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	2203      	movs	r2, #3
 8004e94:	fa02 f303 	lsl.w	r3, r2, r3
 8004e98:	43db      	mvns	r3, r3
 8004e9a:	69ba      	ldr	r2, [r7, #24]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	f003 0303 	and.w	r3, r3, #3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d123      	bne.n	8004f0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	08da      	lsrs	r2, r3, #3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3208      	adds	r2, #8
 8004ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	f003 0307 	and.w	r3, r3, #7
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	220f      	movs	r2, #15
 8004edc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee0:	43db      	mvns	r3, r3
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	f003 0307 	and.w	r3, r3, #7
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	69ba      	ldr	r2, [r7, #24]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	08da      	lsrs	r2, r3, #3
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	3208      	adds	r2, #8
 8004f06:	69b9      	ldr	r1, [r7, #24]
 8004f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	2203      	movs	r2, #3
 8004f18:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1c:	43db      	mvns	r3, r3
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	4013      	ands	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f003 0203 	and.w	r2, r3, #3
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	005b      	lsls	r3, r3, #1
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 80a2 	beq.w	8005092 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60fb      	str	r3, [r7, #12]
 8004f52:	4b57      	ldr	r3, [pc, #348]	; (80050b0 <HAL_GPIO_Init+0x2e8>)
 8004f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f56:	4a56      	ldr	r2, [pc, #344]	; (80050b0 <HAL_GPIO_Init+0x2e8>)
 8004f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f5e:	4b54      	ldr	r3, [pc, #336]	; (80050b0 <HAL_GPIO_Init+0x2e8>)
 8004f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f66:	60fb      	str	r3, [r7, #12]
 8004f68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f6a:	4a52      	ldr	r2, [pc, #328]	; (80050b4 <HAL_GPIO_Init+0x2ec>)
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	089b      	lsrs	r3, r3, #2
 8004f70:	3302      	adds	r3, #2
 8004f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f003 0303 	and.w	r3, r3, #3
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	220f      	movs	r2, #15
 8004f82:	fa02 f303 	lsl.w	r3, r2, r3
 8004f86:	43db      	mvns	r3, r3
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a49      	ldr	r2, [pc, #292]	; (80050b8 <HAL_GPIO_Init+0x2f0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d019      	beq.n	8004fca <HAL_GPIO_Init+0x202>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a48      	ldr	r2, [pc, #288]	; (80050bc <HAL_GPIO_Init+0x2f4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d013      	beq.n	8004fc6 <HAL_GPIO_Init+0x1fe>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a47      	ldr	r2, [pc, #284]	; (80050c0 <HAL_GPIO_Init+0x2f8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d00d      	beq.n	8004fc2 <HAL_GPIO_Init+0x1fa>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a46      	ldr	r2, [pc, #280]	; (80050c4 <HAL_GPIO_Init+0x2fc>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d007      	beq.n	8004fbe <HAL_GPIO_Init+0x1f6>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a45      	ldr	r2, [pc, #276]	; (80050c8 <HAL_GPIO_Init+0x300>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d101      	bne.n	8004fba <HAL_GPIO_Init+0x1f2>
 8004fb6:	2304      	movs	r3, #4
 8004fb8:	e008      	b.n	8004fcc <HAL_GPIO_Init+0x204>
 8004fba:	2307      	movs	r3, #7
 8004fbc:	e006      	b.n	8004fcc <HAL_GPIO_Init+0x204>
 8004fbe:	2303      	movs	r3, #3
 8004fc0:	e004      	b.n	8004fcc <HAL_GPIO_Init+0x204>
 8004fc2:	2302      	movs	r3, #2
 8004fc4:	e002      	b.n	8004fcc <HAL_GPIO_Init+0x204>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <HAL_GPIO_Init+0x204>
 8004fca:	2300      	movs	r3, #0
 8004fcc:	69fa      	ldr	r2, [r7, #28]
 8004fce:	f002 0203 	and.w	r2, r2, #3
 8004fd2:	0092      	lsls	r2, r2, #2
 8004fd4:	4093      	lsls	r3, r2
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fdc:	4935      	ldr	r1, [pc, #212]	; (80050b4 <HAL_GPIO_Init+0x2ec>)
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	089b      	lsrs	r3, r3, #2
 8004fe2:	3302      	adds	r3, #2
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fea:	4b38      	ldr	r3, [pc, #224]	; (80050cc <HAL_GPIO_Init+0x304>)
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	43db      	mvns	r3, r3
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d003      	beq.n	800500e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	4313      	orrs	r3, r2
 800500c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800500e:	4a2f      	ldr	r2, [pc, #188]	; (80050cc <HAL_GPIO_Init+0x304>)
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005014:	4b2d      	ldr	r3, [pc, #180]	; (80050cc <HAL_GPIO_Init+0x304>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	43db      	mvns	r3, r3
 800501e:	69ba      	ldr	r2, [r7, #24]
 8005020:	4013      	ands	r3, r2
 8005022:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800502c:	2b00      	cmp	r3, #0
 800502e:	d003      	beq.n	8005038 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005038:	4a24      	ldr	r2, [pc, #144]	; (80050cc <HAL_GPIO_Init+0x304>)
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800503e:	4b23      	ldr	r3, [pc, #140]	; (80050cc <HAL_GPIO_Init+0x304>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	43db      	mvns	r3, r3
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	4013      	ands	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	4313      	orrs	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005062:	4a1a      	ldr	r2, [pc, #104]	; (80050cc <HAL_GPIO_Init+0x304>)
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005068:	4b18      	ldr	r3, [pc, #96]	; (80050cc <HAL_GPIO_Init+0x304>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	43db      	mvns	r3, r3
 8005072:	69ba      	ldr	r2, [r7, #24]
 8005074:	4013      	ands	r3, r2
 8005076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	4313      	orrs	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800508c:	4a0f      	ldr	r2, [pc, #60]	; (80050cc <HAL_GPIO_Init+0x304>)
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	3301      	adds	r3, #1
 8005096:	61fb      	str	r3, [r7, #28]
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	2b0f      	cmp	r3, #15
 800509c:	f67f aea2 	bls.w	8004de4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050a0:	bf00      	nop
 80050a2:	bf00      	nop
 80050a4:	3724      	adds	r7, #36	; 0x24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	40023800 	.word	0x40023800
 80050b4:	40013800 	.word	0x40013800
 80050b8:	40020000 	.word	0x40020000
 80050bc:	40020400 	.word	0x40020400
 80050c0:	40020800 	.word	0x40020800
 80050c4:	40020c00 	.word	0x40020c00
 80050c8:	40021000 	.word	0x40021000
 80050cc:	40013c00 	.word	0x40013c00

080050d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	460b      	mov	r3, r1
 80050da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	691a      	ldr	r2, [r3, #16]
 80050e0:	887b      	ldrh	r3, [r7, #2]
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d002      	beq.n	80050ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
 80050ec:	e001      	b.n	80050f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80050ee:	2300      	movs	r3, #0
 80050f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80050f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3714      	adds	r7, #20
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	460b      	mov	r3, r1
 800510a:	807b      	strh	r3, [r7, #2]
 800510c:	4613      	mov	r3, r2
 800510e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005110:	787b      	ldrb	r3, [r7, #1]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005116:	887a      	ldrh	r2, [r7, #2]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800511c:	e003      	b.n	8005126 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800511e:	887b      	ldrh	r3, [r7, #2]
 8005120:	041a      	lsls	r2, r3, #16
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	619a      	str	r2, [r3, #24]
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005132:	b480      	push	{r7}
 8005134:	b085      	sub	sp, #20
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	460b      	mov	r3, r1
 800513c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005144:	887a      	ldrh	r2, [r7, #2]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	4013      	ands	r3, r2
 800514a:	041a      	lsls	r2, r3, #16
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	43d9      	mvns	r1, r3
 8005150:	887b      	ldrh	r3, [r7, #2]
 8005152:	400b      	ands	r3, r1
 8005154:	431a      	orrs	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	619a      	str	r2, [r3, #24]
}
 800515a:	bf00      	nop
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
	...

08005168 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005172:	4b08      	ldr	r3, [pc, #32]	; (8005194 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005174:	695a      	ldr	r2, [r3, #20]
 8005176:	88fb      	ldrh	r3, [r7, #6]
 8005178:	4013      	ands	r3, r2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d006      	beq.n	800518c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800517e:	4a05      	ldr	r2, [pc, #20]	; (8005194 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005180:	88fb      	ldrh	r3, [r7, #6]
 8005182:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005184:	88fb      	ldrh	r3, [r7, #6]
 8005186:	4618      	mov	r0, r3
 8005188:	f000 f806 	bl	8005198 <HAL_GPIO_EXTI_Callback>
  }
}
 800518c:	bf00      	nop
 800518e:	3708      	adds	r7, #8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	40013c00 	.word	0x40013c00

08005198 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	4603      	mov	r3, r0
 80051a0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
	...

080051b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e267      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d075      	beq.n	80052ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051ce:	4b88      	ldr	r3, [pc, #544]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f003 030c 	and.w	r3, r3, #12
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d00c      	beq.n	80051f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051da:	4b85      	ldr	r3, [pc, #532]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051e2:	2b08      	cmp	r3, #8
 80051e4:	d112      	bne.n	800520c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051e6:	4b82      	ldr	r3, [pc, #520]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051f2:	d10b      	bne.n	800520c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051f4:	4b7e      	ldr	r3, [pc, #504]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d05b      	beq.n	80052b8 <HAL_RCC_OscConfig+0x108>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d157      	bne.n	80052b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e242      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005214:	d106      	bne.n	8005224 <HAL_RCC_OscConfig+0x74>
 8005216:	4b76      	ldr	r3, [pc, #472]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a75      	ldr	r2, [pc, #468]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800521c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005220:	6013      	str	r3, [r2, #0]
 8005222:	e01d      	b.n	8005260 <HAL_RCC_OscConfig+0xb0>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800522c:	d10c      	bne.n	8005248 <HAL_RCC_OscConfig+0x98>
 800522e:	4b70      	ldr	r3, [pc, #448]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a6f      	ldr	r2, [pc, #444]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005238:	6013      	str	r3, [r2, #0]
 800523a:	4b6d      	ldr	r3, [pc, #436]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a6c      	ldr	r2, [pc, #432]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005240:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	e00b      	b.n	8005260 <HAL_RCC_OscConfig+0xb0>
 8005248:	4b69      	ldr	r3, [pc, #420]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a68      	ldr	r2, [pc, #416]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800524e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005252:	6013      	str	r3, [r2, #0]
 8005254:	4b66      	ldr	r3, [pc, #408]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a65      	ldr	r2, [pc, #404]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800525a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800525e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d013      	beq.n	8005290 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005268:	f7fe ffe8 	bl	800423c <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005270:	f7fe ffe4 	bl	800423c <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b64      	cmp	r3, #100	; 0x64
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e207      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005282:	4b5b      	ldr	r3, [pc, #364]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0xc0>
 800528e:	e014      	b.n	80052ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005290:	f7fe ffd4 	bl	800423c <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005298:	f7fe ffd0 	bl	800423c <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	; 0x64
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e1f3      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052aa:	4b51      	ldr	r3, [pc, #324]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1f0      	bne.n	8005298 <HAL_RCC_OscConfig+0xe8>
 80052b6:	e000      	b.n	80052ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d063      	beq.n	800538e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052c6:	4b4a      	ldr	r3, [pc, #296]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 030c 	and.w	r3, r3, #12
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00b      	beq.n	80052ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052d2:	4b47      	ldr	r3, [pc, #284]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052da:	2b08      	cmp	r3, #8
 80052dc:	d11c      	bne.n	8005318 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052de:	4b44      	ldr	r3, [pc, #272]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d116      	bne.n	8005318 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052ea:	4b41      	ldr	r3, [pc, #260]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d005      	beq.n	8005302 <HAL_RCC_OscConfig+0x152>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d001      	beq.n	8005302 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e1c7      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005302:	4b3b      	ldr	r3, [pc, #236]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4937      	ldr	r1, [pc, #220]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005312:	4313      	orrs	r3, r2
 8005314:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005316:	e03a      	b.n	800538e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d020      	beq.n	8005362 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005320:	4b34      	ldr	r3, [pc, #208]	; (80053f4 <HAL_RCC_OscConfig+0x244>)
 8005322:	2201      	movs	r2, #1
 8005324:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005326:	f7fe ff89 	bl	800423c <HAL_GetTick>
 800532a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800532c:	e008      	b.n	8005340 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800532e:	f7fe ff85 	bl	800423c <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	2b02      	cmp	r3, #2
 800533a:	d901      	bls.n	8005340 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e1a8      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005340:	4b2b      	ldr	r3, [pc, #172]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d0f0      	beq.n	800532e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800534c:	4b28      	ldr	r3, [pc, #160]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	00db      	lsls	r3, r3, #3
 800535a:	4925      	ldr	r1, [pc, #148]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 800535c:	4313      	orrs	r3, r2
 800535e:	600b      	str	r3, [r1, #0]
 8005360:	e015      	b.n	800538e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005362:	4b24      	ldr	r3, [pc, #144]	; (80053f4 <HAL_RCC_OscConfig+0x244>)
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005368:	f7fe ff68 	bl	800423c <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005370:	f7fe ff64 	bl	800423c <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e187      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005382:	4b1b      	ldr	r3, [pc, #108]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1f0      	bne.n	8005370 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d036      	beq.n	8005408 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d016      	beq.n	80053d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053a2:	4b15      	ldr	r3, [pc, #84]	; (80053f8 <HAL_RCC_OscConfig+0x248>)
 80053a4:	2201      	movs	r2, #1
 80053a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a8:	f7fe ff48 	bl	800423c <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053b0:	f7fe ff44 	bl	800423c <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e167      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053c2:	4b0b      	ldr	r3, [pc, #44]	; (80053f0 <HAL_RCC_OscConfig+0x240>)
 80053c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053c6:	f003 0302 	and.w	r3, r3, #2
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0f0      	beq.n	80053b0 <HAL_RCC_OscConfig+0x200>
 80053ce:	e01b      	b.n	8005408 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053d0:	4b09      	ldr	r3, [pc, #36]	; (80053f8 <HAL_RCC_OscConfig+0x248>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053d6:	f7fe ff31 	bl	800423c <HAL_GetTick>
 80053da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053dc:	e00e      	b.n	80053fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053de:	f7fe ff2d 	bl	800423c <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d907      	bls.n	80053fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e150      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
 80053f0:	40023800 	.word	0x40023800
 80053f4:	42470000 	.word	0x42470000
 80053f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053fc:	4b88      	ldr	r3, [pc, #544]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80053fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b00      	cmp	r3, #0
 8005406:	d1ea      	bne.n	80053de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0304 	and.w	r3, r3, #4
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 8097 	beq.w	8005544 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005416:	2300      	movs	r3, #0
 8005418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800541a:	4b81      	ldr	r3, [pc, #516]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 800541c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d10f      	bne.n	8005446 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005426:	2300      	movs	r3, #0
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	4b7d      	ldr	r3, [pc, #500]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 800542c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542e:	4a7c      	ldr	r2, [pc, #496]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005434:	6413      	str	r3, [r2, #64]	; 0x40
 8005436:	4b7a      	ldr	r3, [pc, #488]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800543e:	60bb      	str	r3, [r7, #8]
 8005440:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005442:	2301      	movs	r3, #1
 8005444:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005446:	4b77      	ldr	r3, [pc, #476]	; (8005624 <HAL_RCC_OscConfig+0x474>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	2b00      	cmp	r3, #0
 8005450:	d118      	bne.n	8005484 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005452:	4b74      	ldr	r3, [pc, #464]	; (8005624 <HAL_RCC_OscConfig+0x474>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a73      	ldr	r2, [pc, #460]	; (8005624 <HAL_RCC_OscConfig+0x474>)
 8005458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800545c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800545e:	f7fe feed 	bl	800423c <HAL_GetTick>
 8005462:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005464:	e008      	b.n	8005478 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005466:	f7fe fee9 	bl	800423c <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e10c      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005478:	4b6a      	ldr	r3, [pc, #424]	; (8005624 <HAL_RCC_OscConfig+0x474>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f0      	beq.n	8005466 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d106      	bne.n	800549a <HAL_RCC_OscConfig+0x2ea>
 800548c:	4b64      	ldr	r3, [pc, #400]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 800548e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005490:	4a63      	ldr	r2, [pc, #396]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005492:	f043 0301 	orr.w	r3, r3, #1
 8005496:	6713      	str	r3, [r2, #112]	; 0x70
 8005498:	e01c      	b.n	80054d4 <HAL_RCC_OscConfig+0x324>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	2b05      	cmp	r3, #5
 80054a0:	d10c      	bne.n	80054bc <HAL_RCC_OscConfig+0x30c>
 80054a2:	4b5f      	ldr	r3, [pc, #380]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054a6:	4a5e      	ldr	r2, [pc, #376]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054a8:	f043 0304 	orr.w	r3, r3, #4
 80054ac:	6713      	str	r3, [r2, #112]	; 0x70
 80054ae:	4b5c      	ldr	r3, [pc, #368]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	4a5b      	ldr	r2, [pc, #364]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054b4:	f043 0301 	orr.w	r3, r3, #1
 80054b8:	6713      	str	r3, [r2, #112]	; 0x70
 80054ba:	e00b      	b.n	80054d4 <HAL_RCC_OscConfig+0x324>
 80054bc:	4b58      	ldr	r3, [pc, #352]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c0:	4a57      	ldr	r2, [pc, #348]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054c2:	f023 0301 	bic.w	r3, r3, #1
 80054c6:	6713      	str	r3, [r2, #112]	; 0x70
 80054c8:	4b55      	ldr	r3, [pc, #340]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054cc:	4a54      	ldr	r2, [pc, #336]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054ce:	f023 0304 	bic.w	r3, r3, #4
 80054d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d015      	beq.n	8005508 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054dc:	f7fe feae 	bl	800423c <HAL_GetTick>
 80054e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054e2:	e00a      	b.n	80054fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054e4:	f7fe feaa 	bl	800423c <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e0cb      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054fa:	4b49      	ldr	r3, [pc, #292]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80054fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0ee      	beq.n	80054e4 <HAL_RCC_OscConfig+0x334>
 8005506:	e014      	b.n	8005532 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005508:	f7fe fe98 	bl	800423c <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800550e:	e00a      	b.n	8005526 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005510:	f7fe fe94 	bl	800423c <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	f241 3288 	movw	r2, #5000	; 0x1388
 800551e:	4293      	cmp	r3, r2
 8005520:	d901      	bls.n	8005526 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005522:	2303      	movs	r3, #3
 8005524:	e0b5      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005526:	4b3e      	ldr	r3, [pc, #248]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1ee      	bne.n	8005510 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005532:	7dfb      	ldrb	r3, [r7, #23]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d105      	bne.n	8005544 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005538:	4b39      	ldr	r3, [pc, #228]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 800553a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553c:	4a38      	ldr	r2, [pc, #224]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 800553e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005542:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 80a1 	beq.w	8005690 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800554e:	4b34      	ldr	r3, [pc, #208]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f003 030c 	and.w	r3, r3, #12
 8005556:	2b08      	cmp	r3, #8
 8005558:	d05c      	beq.n	8005614 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	2b02      	cmp	r3, #2
 8005560:	d141      	bne.n	80055e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005562:	4b31      	ldr	r3, [pc, #196]	; (8005628 <HAL_RCC_OscConfig+0x478>)
 8005564:	2200      	movs	r2, #0
 8005566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005568:	f7fe fe68 	bl	800423c <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005570:	f7fe fe64 	bl	800423c <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e087      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005582:	4b27      	ldr	r3, [pc, #156]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1f0      	bne.n	8005570 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	69da      	ldr	r2, [r3, #28]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	431a      	orrs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800559c:	019b      	lsls	r3, r3, #6
 800559e:	431a      	orrs	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a4:	085b      	lsrs	r3, r3, #1
 80055a6:	3b01      	subs	r3, #1
 80055a8:	041b      	lsls	r3, r3, #16
 80055aa:	431a      	orrs	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b0:	061b      	lsls	r3, r3, #24
 80055b2:	491b      	ldr	r1, [pc, #108]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055b8:	4b1b      	ldr	r3, [pc, #108]	; (8005628 <HAL_RCC_OscConfig+0x478>)
 80055ba:	2201      	movs	r2, #1
 80055bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055be:	f7fe fe3d 	bl	800423c <HAL_GetTick>
 80055c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055c4:	e008      	b.n	80055d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055c6:	f7fe fe39 	bl	800423c <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d901      	bls.n	80055d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e05c      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055d8:	4b11      	ldr	r3, [pc, #68]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0f0      	beq.n	80055c6 <HAL_RCC_OscConfig+0x416>
 80055e4:	e054      	b.n	8005690 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055e6:	4b10      	ldr	r3, [pc, #64]	; (8005628 <HAL_RCC_OscConfig+0x478>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ec:	f7fe fe26 	bl	800423c <HAL_GetTick>
 80055f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055f2:	e008      	b.n	8005606 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055f4:	f7fe fe22 	bl	800423c <HAL_GetTick>
 80055f8:	4602      	mov	r2, r0
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	2b02      	cmp	r3, #2
 8005600:	d901      	bls.n	8005606 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005602:	2303      	movs	r3, #3
 8005604:	e045      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005606:	4b06      	ldr	r3, [pc, #24]	; (8005620 <HAL_RCC_OscConfig+0x470>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1f0      	bne.n	80055f4 <HAL_RCC_OscConfig+0x444>
 8005612:	e03d      	b.n	8005690 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d107      	bne.n	800562c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	e038      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
 8005620:	40023800 	.word	0x40023800
 8005624:	40007000 	.word	0x40007000
 8005628:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800562c:	4b1b      	ldr	r3, [pc, #108]	; (800569c <HAL_RCC_OscConfig+0x4ec>)
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d028      	beq.n	800568c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005644:	429a      	cmp	r2, r3
 8005646:	d121      	bne.n	800568c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005652:	429a      	cmp	r2, r3
 8005654:	d11a      	bne.n	800568c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800565c:	4013      	ands	r3, r2
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005662:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005664:	4293      	cmp	r3, r2
 8005666:	d111      	bne.n	800568c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005672:	085b      	lsrs	r3, r3, #1
 8005674:	3b01      	subs	r3, #1
 8005676:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005678:	429a      	cmp	r2, r3
 800567a:	d107      	bne.n	800568c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005686:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005688:	429a      	cmp	r2, r3
 800568a:	d001      	beq.n	8005690 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e000      	b.n	8005692 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	40023800 	.word	0x40023800

080056a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e0cc      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056b4:	4b68      	ldr	r3, [pc, #416]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f003 0307 	and.w	r3, r3, #7
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d90c      	bls.n	80056dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056c2:	4b65      	ldr	r3, [pc, #404]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	b2d2      	uxtb	r2, r2
 80056c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ca:	4b63      	ldr	r3, [pc, #396]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	f003 0307 	and.w	r3, r3, #7
 80056d2:	683a      	ldr	r2, [r7, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d001      	beq.n	80056dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e0b8      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0302 	and.w	r3, r3, #2
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d020      	beq.n	800572a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0304 	and.w	r3, r3, #4
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d005      	beq.n	8005700 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056f4:	4b59      	ldr	r3, [pc, #356]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4a58      	ldr	r2, [pc, #352]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80056fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d005      	beq.n	8005718 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800570c:	4b53      	ldr	r3, [pc, #332]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	4a52      	ldr	r2, [pc, #328]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005712:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005716:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005718:	4b50      	ldr	r3, [pc, #320]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	494d      	ldr	r1, [pc, #308]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	4313      	orrs	r3, r2
 8005728:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d044      	beq.n	80057c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2b01      	cmp	r3, #1
 800573c:	d107      	bne.n	800574e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573e:	4b47      	ldr	r3, [pc, #284]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d119      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e07f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2b02      	cmp	r3, #2
 8005754:	d003      	beq.n	800575e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800575a:	2b03      	cmp	r3, #3
 800575c:	d107      	bne.n	800576e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800575e:	4b3f      	ldr	r3, [pc, #252]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d109      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e06f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800576e:	4b3b      	ldr	r3, [pc, #236]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e067      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800577e:	4b37      	ldr	r3, [pc, #220]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f023 0203 	bic.w	r2, r3, #3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	4934      	ldr	r1, [pc, #208]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	4313      	orrs	r3, r2
 800578e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005790:	f7fe fd54 	bl	800423c <HAL_GetTick>
 8005794:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005796:	e00a      	b.n	80057ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005798:	f7fe fd50 	bl	800423c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e04f      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ae:	4b2b      	ldr	r3, [pc, #172]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 020c 	and.w	r2, r3, #12
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	429a      	cmp	r2, r3
 80057be:	d1eb      	bne.n	8005798 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057c0:	4b25      	ldr	r3, [pc, #148]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d20c      	bcs.n	80057e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ce:	4b22      	ldr	r3, [pc, #136]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d6:	4b20      	ldr	r3, [pc, #128]	; (8005858 <HAL_RCC_ClockConfig+0x1b8>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e032      	b.n	800584e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d008      	beq.n	8005806 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057f4:	4b19      	ldr	r3, [pc, #100]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	4916      	ldr	r1, [pc, #88]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005802:	4313      	orrs	r3, r2
 8005804:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	2b00      	cmp	r3, #0
 8005810:	d009      	beq.n	8005826 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005812:	4b12      	ldr	r3, [pc, #72]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	490e      	ldr	r1, [pc, #56]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 8005822:	4313      	orrs	r3, r2
 8005824:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005826:	f000 f821 	bl	800586c <HAL_RCC_GetSysClockFreq>
 800582a:	4602      	mov	r2, r0
 800582c:	4b0b      	ldr	r3, [pc, #44]	; (800585c <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	091b      	lsrs	r3, r3, #4
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	490a      	ldr	r1, [pc, #40]	; (8005860 <HAL_RCC_ClockConfig+0x1c0>)
 8005838:	5ccb      	ldrb	r3, [r1, r3]
 800583a:	fa22 f303 	lsr.w	r3, r2, r3
 800583e:	4a09      	ldr	r2, [pc, #36]	; (8005864 <HAL_RCC_ClockConfig+0x1c4>)
 8005840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005842:	4b09      	ldr	r3, [pc, #36]	; (8005868 <HAL_RCC_ClockConfig+0x1c8>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4618      	mov	r0, r3
 8005848:	f7fe fcb4 	bl	80041b4 <HAL_InitTick>

  return HAL_OK;
 800584c:	2300      	movs	r3, #0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}
 8005856:	bf00      	nop
 8005858:	40023c00 	.word	0x40023c00
 800585c:	40023800 	.word	0x40023800
 8005860:	0800c4cc 	.word	0x0800c4cc
 8005864:	20000034 	.word	0x20000034
 8005868:	20000038 	.word	0x20000038

0800586c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800586c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005870:	b094      	sub	sp, #80	; 0x50
 8005872:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005874:	2300      	movs	r3, #0
 8005876:	647b      	str	r3, [r7, #68]	; 0x44
 8005878:	2300      	movs	r3, #0
 800587a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800587c:	2300      	movs	r3, #0
 800587e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005880:	2300      	movs	r3, #0
 8005882:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005884:	4b79      	ldr	r3, [pc, #484]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f003 030c 	and.w	r3, r3, #12
 800588c:	2b08      	cmp	r3, #8
 800588e:	d00d      	beq.n	80058ac <HAL_RCC_GetSysClockFreq+0x40>
 8005890:	2b08      	cmp	r3, #8
 8005892:	f200 80e1 	bhi.w	8005a58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005896:	2b00      	cmp	r3, #0
 8005898:	d002      	beq.n	80058a0 <HAL_RCC_GetSysClockFreq+0x34>
 800589a:	2b04      	cmp	r3, #4
 800589c:	d003      	beq.n	80058a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800589e:	e0db      	b.n	8005a58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058a0:	4b73      	ldr	r3, [pc, #460]	; (8005a70 <HAL_RCC_GetSysClockFreq+0x204>)
 80058a2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80058a4:	e0db      	b.n	8005a5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058a6:	4b73      	ldr	r3, [pc, #460]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x208>)
 80058a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058aa:	e0d8      	b.n	8005a5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058ac:	4b6f      	ldr	r3, [pc, #444]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x200>)
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058b4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058b6:	4b6d      	ldr	r3, [pc, #436]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x200>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d063      	beq.n	800598a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058c2:	4b6a      	ldr	r3, [pc, #424]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x200>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	099b      	lsrs	r3, r3, #6
 80058c8:	2200      	movs	r2, #0
 80058ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80058cc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80058ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058d4:	633b      	str	r3, [r7, #48]	; 0x30
 80058d6:	2300      	movs	r3, #0
 80058d8:	637b      	str	r3, [r7, #52]	; 0x34
 80058da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80058de:	4622      	mov	r2, r4
 80058e0:	462b      	mov	r3, r5
 80058e2:	f04f 0000 	mov.w	r0, #0
 80058e6:	f04f 0100 	mov.w	r1, #0
 80058ea:	0159      	lsls	r1, r3, #5
 80058ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058f0:	0150      	lsls	r0, r2, #5
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	4621      	mov	r1, r4
 80058f8:	1a51      	subs	r1, r2, r1
 80058fa:	6139      	str	r1, [r7, #16]
 80058fc:	4629      	mov	r1, r5
 80058fe:	eb63 0301 	sbc.w	r3, r3, r1
 8005902:	617b      	str	r3, [r7, #20]
 8005904:	f04f 0200 	mov.w	r2, #0
 8005908:	f04f 0300 	mov.w	r3, #0
 800590c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005910:	4659      	mov	r1, fp
 8005912:	018b      	lsls	r3, r1, #6
 8005914:	4651      	mov	r1, sl
 8005916:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800591a:	4651      	mov	r1, sl
 800591c:	018a      	lsls	r2, r1, #6
 800591e:	4651      	mov	r1, sl
 8005920:	ebb2 0801 	subs.w	r8, r2, r1
 8005924:	4659      	mov	r1, fp
 8005926:	eb63 0901 	sbc.w	r9, r3, r1
 800592a:	f04f 0200 	mov.w	r2, #0
 800592e:	f04f 0300 	mov.w	r3, #0
 8005932:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005936:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800593a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800593e:	4690      	mov	r8, r2
 8005940:	4699      	mov	r9, r3
 8005942:	4623      	mov	r3, r4
 8005944:	eb18 0303 	adds.w	r3, r8, r3
 8005948:	60bb      	str	r3, [r7, #8]
 800594a:	462b      	mov	r3, r5
 800594c:	eb49 0303 	adc.w	r3, r9, r3
 8005950:	60fb      	str	r3, [r7, #12]
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800595e:	4629      	mov	r1, r5
 8005960:	024b      	lsls	r3, r1, #9
 8005962:	4621      	mov	r1, r4
 8005964:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005968:	4621      	mov	r1, r4
 800596a:	024a      	lsls	r2, r1, #9
 800596c:	4610      	mov	r0, r2
 800596e:	4619      	mov	r1, r3
 8005970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005972:	2200      	movs	r2, #0
 8005974:	62bb      	str	r3, [r7, #40]	; 0x28
 8005976:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005978:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800597c:	f7fb f98c 	bl	8000c98 <__aeabi_uldivmod>
 8005980:	4602      	mov	r2, r0
 8005982:	460b      	mov	r3, r1
 8005984:	4613      	mov	r3, r2
 8005986:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005988:	e058      	b.n	8005a3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800598a:	4b38      	ldr	r3, [pc, #224]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x200>)
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	099b      	lsrs	r3, r3, #6
 8005990:	2200      	movs	r2, #0
 8005992:	4618      	mov	r0, r3
 8005994:	4611      	mov	r1, r2
 8005996:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800599a:	623b      	str	r3, [r7, #32]
 800599c:	2300      	movs	r3, #0
 800599e:	627b      	str	r3, [r7, #36]	; 0x24
 80059a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059a4:	4642      	mov	r2, r8
 80059a6:	464b      	mov	r3, r9
 80059a8:	f04f 0000 	mov.w	r0, #0
 80059ac:	f04f 0100 	mov.w	r1, #0
 80059b0:	0159      	lsls	r1, r3, #5
 80059b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059b6:	0150      	lsls	r0, r2, #5
 80059b8:	4602      	mov	r2, r0
 80059ba:	460b      	mov	r3, r1
 80059bc:	4641      	mov	r1, r8
 80059be:	ebb2 0a01 	subs.w	sl, r2, r1
 80059c2:	4649      	mov	r1, r9
 80059c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	f04f 0300 	mov.w	r3, #0
 80059d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80059d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80059d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80059dc:	ebb2 040a 	subs.w	r4, r2, sl
 80059e0:	eb63 050b 	sbc.w	r5, r3, fp
 80059e4:	f04f 0200 	mov.w	r2, #0
 80059e8:	f04f 0300 	mov.w	r3, #0
 80059ec:	00eb      	lsls	r3, r5, #3
 80059ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059f2:	00e2      	lsls	r2, r4, #3
 80059f4:	4614      	mov	r4, r2
 80059f6:	461d      	mov	r5, r3
 80059f8:	4643      	mov	r3, r8
 80059fa:	18e3      	adds	r3, r4, r3
 80059fc:	603b      	str	r3, [r7, #0]
 80059fe:	464b      	mov	r3, r9
 8005a00:	eb45 0303 	adc.w	r3, r5, r3
 8005a04:	607b      	str	r3, [r7, #4]
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	f04f 0300 	mov.w	r3, #0
 8005a0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a12:	4629      	mov	r1, r5
 8005a14:	028b      	lsls	r3, r1, #10
 8005a16:	4621      	mov	r1, r4
 8005a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a1c:	4621      	mov	r1, r4
 8005a1e:	028a      	lsls	r2, r1, #10
 8005a20:	4610      	mov	r0, r2
 8005a22:	4619      	mov	r1, r3
 8005a24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a26:	2200      	movs	r2, #0
 8005a28:	61bb      	str	r3, [r7, #24]
 8005a2a:	61fa      	str	r2, [r7, #28]
 8005a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a30:	f7fb f932 	bl	8000c98 <__aeabi_uldivmod>
 8005a34:	4602      	mov	r2, r0
 8005a36:	460b      	mov	r3, r1
 8005a38:	4613      	mov	r3, r2
 8005a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a3c:	4b0b      	ldr	r3, [pc, #44]	; (8005a6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	0c1b      	lsrs	r3, r3, #16
 8005a42:	f003 0303 	and.w	r3, r3, #3
 8005a46:	3301      	adds	r3, #1
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005a4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a56:	e002      	b.n	8005a5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a58:	4b05      	ldr	r3, [pc, #20]	; (8005a70 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a5a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3750      	adds	r7, #80	; 0x50
 8005a64:	46bd      	mov	sp, r7
 8005a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a6a:	bf00      	nop
 8005a6c:	40023800 	.word	0x40023800
 8005a70:	00f42400 	.word	0x00f42400
 8005a74:	007a1200 	.word	0x007a1200

08005a78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a7c:	4b03      	ldr	r3, [pc, #12]	; (8005a8c <HAL_RCC_GetHCLKFreq+0x14>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	20000034 	.word	0x20000034

08005a90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a94:	f7ff fff0 	bl	8005a78 <HAL_RCC_GetHCLKFreq>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	4b05      	ldr	r3, [pc, #20]	; (8005ab0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	0a9b      	lsrs	r3, r3, #10
 8005aa0:	f003 0307 	and.w	r3, r3, #7
 8005aa4:	4903      	ldr	r1, [pc, #12]	; (8005ab4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005aa6:	5ccb      	ldrb	r3, [r1, r3]
 8005aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	40023800 	.word	0x40023800
 8005ab4:	0800c4dc 	.word	0x0800c4dc

08005ab8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005abc:	f7ff ffdc 	bl	8005a78 <HAL_RCC_GetHCLKFreq>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	4b05      	ldr	r3, [pc, #20]	; (8005ad8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	0b5b      	lsrs	r3, r3, #13
 8005ac8:	f003 0307 	and.w	r3, r3, #7
 8005acc:	4903      	ldr	r1, [pc, #12]	; (8005adc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005ace:	5ccb      	ldrb	r3, [r1, r3]
 8005ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	40023800 	.word	0x40023800
 8005adc:	0800c4dc 	.word	0x0800c4dc

08005ae0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005aec:	2300      	movs	r3, #0
 8005aee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d105      	bne.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d038      	beq.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005b08:	4b68      	ldr	r3, [pc, #416]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b0e:	f7fe fb95 	bl	800423c <HAL_GetTick>
 8005b12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b14:	e008      	b.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b16:	f7fe fb91 	bl	800423c <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d901      	bls.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e0bd      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b28:	4b61      	ldr	r3, [pc, #388]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d1f0      	bne.n	8005b16 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685a      	ldr	r2, [r3, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	019b      	lsls	r3, r3, #6
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	071b      	lsls	r3, r3, #28
 8005b46:	495a      	ldr	r1, [pc, #360]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b4e:	4b57      	ldr	r3, [pc, #348]	; (8005cac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005b50:	2201      	movs	r2, #1
 8005b52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b54:	f7fe fb72 	bl	800423c <HAL_GetTick>
 8005b58:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b5c:	f7fe fb6e 	bl	800423c <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e09a      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005b6e:	4b50      	ldr	r3, [pc, #320]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0f0      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 8083 	beq.w	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b88:	2300      	movs	r3, #0
 8005b8a:	60fb      	str	r3, [r7, #12]
 8005b8c:	4b48      	ldr	r3, [pc, #288]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	4a47      	ldr	r2, [pc, #284]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b96:	6413      	str	r3, [r2, #64]	; 0x40
 8005b98:	4b45      	ldr	r3, [pc, #276]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ba0:	60fb      	str	r3, [r7, #12]
 8005ba2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ba4:	4b43      	ldr	r3, [pc, #268]	; (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a42      	ldr	r2, [pc, #264]	; (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bae:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bb0:	f7fe fb44 	bl	800423c <HAL_GetTick>
 8005bb4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005bb6:	e008      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005bb8:	f7fe fb40 	bl	800423c <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d901      	bls.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e06c      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005bca:	4b3a      	ldr	r3, [pc, #232]	; (8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d0f0      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005bd6:	4b36      	ldr	r3, [pc, #216]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bde:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d02f      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d028      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005bf4:	4b2e      	ldr	r3, [pc, #184]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005bf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bfc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005bfe:	4b2e      	ldr	r3, [pc, #184]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005c00:	2201      	movs	r2, #1
 8005c02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c04:	4b2c      	ldr	r3, [pc, #176]	; (8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c0a:	4a29      	ldr	r2, [pc, #164]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c10:	4b27      	ldr	r3, [pc, #156]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c14:	f003 0301 	and.w	r3, r3, #1
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	d114      	bne.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c1c:	f7fe fb0e 	bl	800423c <HAL_GetTick>
 8005c20:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c22:	e00a      	b.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c24:	f7fe fb0a 	bl	800423c <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e034      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c3a:	4b1d      	ldr	r3, [pc, #116]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0ee      	beq.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c4e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c52:	d10d      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005c54:	4b16      	ldr	r3, [pc, #88]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005c64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c68:	4911      	ldr	r1, [pc, #68]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	608b      	str	r3, [r1, #8]
 8005c6e:	e005      	b.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005c70:	4b0f      	ldr	r3, [pc, #60]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	4a0e      	ldr	r2, [pc, #56]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c76:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005c7a:	6093      	str	r3, [r2, #8]
 8005c7c:	4b0c      	ldr	r3, [pc, #48]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c88:	4909      	ldr	r1, [pc, #36]	; (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0308 	and.w	r3, r3, #8
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d003      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	7d1a      	ldrb	r2, [r3, #20]
 8005c9e:	4b07      	ldr	r3, [pc, #28]	; (8005cbc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005ca0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3718      	adds	r7, #24
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	42470068 	.word	0x42470068
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	40007000 	.word	0x40007000
 8005cb8:	42470e40 	.word	0x42470e40
 8005cbc:	424711e0 	.word	0x424711e0

08005cc0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d101      	bne.n	8005cd6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e066      	b.n	8005da4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	7f5b      	ldrb	r3, [r3, #29]
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d105      	bne.n	8005cec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f7fd fe54 	bl	8003994 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	22ca      	movs	r2, #202	; 0xca
 8005cf8:	625a      	str	r2, [r3, #36]	; 0x24
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2253      	movs	r2, #83	; 0x53
 8005d00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 fa45 	bl	8006192 <RTC_EnterInitMode>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005d0c:	7bfb      	ldrb	r3, [r7, #15]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d12c      	bne.n	8005d6c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	6812      	ldr	r2, [r2, #0]
 8005d1c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d24:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6899      	ldr	r1, [r3, #8]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	431a      	orrs	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	430a      	orrs	r2, r1
 8005d42:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	68d2      	ldr	r2, [r2, #12]
 8005d4c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6919      	ldr	r1, [r3, #16]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	041a      	lsls	r2, r3, #16
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	430a      	orrs	r2, r1
 8005d60:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 fa4c 	bl	8006200 <RTC_ExitInitMode>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d113      	bne.n	8005d9a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d80:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	699a      	ldr	r2, [r3, #24]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	22ff      	movs	r2, #255	; 0xff
 8005da0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005dac:	b590      	push	{r4, r7, lr}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005db8:	2300      	movs	r3, #0
 8005dba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	7f1b      	ldrb	r3, [r3, #28]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d101      	bne.n	8005dc8 <HAL_RTC_SetTime+0x1c>
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	e087      	b.n	8005ed8 <HAL_RTC_SetTime+0x12c>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d126      	bne.n	8005e28 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d102      	bne.n	8005dee <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	2200      	movs	r2, #0
 8005dec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	4618      	mov	r0, r3
 8005df4:	f000 fa29 	bl	800624a <RTC_ByteToBcd2>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	785b      	ldrb	r3, [r3, #1]
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 fa22 	bl	800624a <RTC_ByteToBcd2>
 8005e06:	4603      	mov	r3, r0
 8005e08:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e0a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	789b      	ldrb	r3, [r3, #2]
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 fa1a 	bl	800624a <RTC_ByteToBcd2>
 8005e16:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005e18:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	78db      	ldrb	r3, [r3, #3]
 8005e20:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005e22:	4313      	orrs	r3, r2
 8005e24:	617b      	str	r3, [r7, #20]
 8005e26:	e018      	b.n	8005e5a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d102      	bne.n	8005e3c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	785b      	ldrb	r3, [r3, #1]
 8005e46:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e48:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005e4e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	78db      	ldrb	r3, [r3, #3]
 8005e54:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005e56:	4313      	orrs	r3, r2
 8005e58:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	22ca      	movs	r2, #202	; 0xca
 8005e60:	625a      	str	r2, [r3, #36]	; 0x24
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2253      	movs	r2, #83	; 0x53
 8005e68:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 f991 	bl	8006192 <RTC_EnterInitMode>
 8005e70:	4603      	mov	r3, r0
 8005e72:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005e74:	7cfb      	ldrb	r3, [r7, #19]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d120      	bne.n	8005ebc <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005e84:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005e88:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e98:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6899      	ldr	r1, [r3, #8]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	691b      	ldr	r3, [r3, #16]
 8005ea8:	431a      	orrs	r2, r3
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005eb2:	68f8      	ldr	r0, [r7, #12]
 8005eb4:	f000 f9a4 	bl	8006200 <RTC_ExitInitMode>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005ebc:	7cfb      	ldrb	r3, [r7, #19]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d102      	bne.n	8005ec8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	22ff      	movs	r2, #255	; 0xff
 8005ece:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	771a      	strb	r2, [r3, #28]

  return status;
 8005ed6:	7cfb      	ldrb	r3, [r7, #19]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	371c      	adds	r7, #28
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd90      	pop	{r4, r7, pc}

08005ee0 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b086      	sub	sp, #24
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	60f8      	str	r0, [r7, #12]
 8005ee8:	60b9      	str	r1, [r7, #8]
 8005eea:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005eec:	2300      	movs	r3, #0
 8005eee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005f12:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005f16:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	0c1b      	lsrs	r3, r3, #16
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	0a1b      	lsrs	r3, r3, #8
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f32:	b2da      	uxtb	r2, r3
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	0d9b      	lsrs	r3, r3, #22
 8005f4a:	b2db      	uxtb	r3, r3
 8005f4c:	f003 0301 	and.w	r3, r3, #1
 8005f50:	b2da      	uxtb	r2, r3
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d11a      	bne.n	8005f92 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 f98f 	bl	8006284 <RTC_Bcd2ToByte>
 8005f66:	4603      	mov	r3, r0
 8005f68:	461a      	mov	r2, r3
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	785b      	ldrb	r3, [r3, #1]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f000 f986 	bl	8006284 <RTC_Bcd2ToByte>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	789b      	ldrb	r3, [r3, #2]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f000 f97d 	bl	8006284 <RTC_Bcd2ToByte>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3718      	adds	r7, #24
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f9c:	b590      	push	{r4, r7, lr}
 8005f9e:	b087      	sub	sp, #28
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	7f1b      	ldrb	r3, [r3, #28]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d101      	bne.n	8005fb8 <HAL_RTC_SetDate+0x1c>
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	e071      	b.n	800609c <HAL_RTC_SetDate+0x100>
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2202      	movs	r2, #2
 8005fc2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d10e      	bne.n	8005fe8 <HAL_RTC_SetDate+0x4c>
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	785b      	ldrb	r3, [r3, #1]
 8005fce:	f003 0310 	and.w	r3, r3, #16
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d008      	beq.n	8005fe8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	785b      	ldrb	r3, [r3, #1]
 8005fda:	f023 0310 	bic.w	r3, r3, #16
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	330a      	adds	r3, #10
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d11c      	bne.n	8006028 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	78db      	ldrb	r3, [r3, #3]
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f000 f929 	bl	800624a <RTC_ByteToBcd2>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	785b      	ldrb	r3, [r3, #1]
 8006000:	4618      	mov	r0, r3
 8006002:	f000 f922 	bl	800624a <RTC_ByteToBcd2>
 8006006:	4603      	mov	r3, r0
 8006008:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800600a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	789b      	ldrb	r3, [r3, #2]
 8006010:	4618      	mov	r0, r3
 8006012:	f000 f91a 	bl	800624a <RTC_ByteToBcd2>
 8006016:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006018:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006022:	4313      	orrs	r3, r2
 8006024:	617b      	str	r3, [r7, #20]
 8006026:	e00e      	b.n	8006046 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	78db      	ldrb	r3, [r3, #3]
 800602c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	785b      	ldrb	r3, [r3, #1]
 8006032:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006034:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800603a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006042:	4313      	orrs	r3, r2
 8006044:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	22ca      	movs	r2, #202	; 0xca
 800604c:	625a      	str	r2, [r3, #36]	; 0x24
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2253      	movs	r2, #83	; 0x53
 8006054:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 f89b 	bl	8006192 <RTC_EnterInitMode>
 800605c:	4603      	mov	r3, r0
 800605e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006060:	7cfb      	ldrb	r3, [r7, #19]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10c      	bne.n	8006080 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006070:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006074:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f000 f8c2 	bl	8006200 <RTC_ExitInitMode>
 800607c:	4603      	mov	r3, r0
 800607e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006080:	7cfb      	ldrb	r3, [r7, #19]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d102      	bne.n	800608c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	22ff      	movs	r2, #255	; 0xff
 8006092:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	771a      	strb	r2, [r3, #28]

  return status;
 800609a:	7cfb      	ldrb	r3, [r7, #19]
}
 800609c:	4618      	mov	r0, r3
 800609e:	371c      	adds	r7, #28
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd90      	pop	{r4, r7, pc}

080060a4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	60f8      	str	r0, [r7, #12]
 80060ac:	60b9      	str	r1, [r7, #8]
 80060ae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80060be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80060c2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	0c1b      	lsrs	r3, r3, #16
 80060c8:	b2da      	uxtb	r2, r3
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	0a1b      	lsrs	r3, r3, #8
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	f003 031f 	and.w	r3, r3, #31
 80060d8:	b2da      	uxtb	r2, r3
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	0b5b      	lsrs	r3, r3, #13
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	f003 0307 	and.w	r3, r3, #7
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d11a      	bne.n	8006138 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	78db      	ldrb	r3, [r3, #3]
 8006106:	4618      	mov	r0, r3
 8006108:	f000 f8bc 	bl	8006284 <RTC_Bcd2ToByte>
 800610c:	4603      	mov	r3, r0
 800610e:	461a      	mov	r2, r3
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	785b      	ldrb	r3, [r3, #1]
 8006118:	4618      	mov	r0, r3
 800611a:	f000 f8b3 	bl	8006284 <RTC_Bcd2ToByte>
 800611e:	4603      	mov	r3, r0
 8006120:	461a      	mov	r2, r3
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	789b      	ldrb	r3, [r3, #2]
 800612a:	4618      	mov	r0, r3
 800612c:	f000 f8aa 	bl	8006284 <RTC_Bcd2ToByte>
 8006130:	4603      	mov	r3, r0
 8006132:	461a      	mov	r2, r3
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3718      	adds	r7, #24
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b084      	sub	sp, #16
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800614a:	2300      	movs	r3, #0
 800614c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68da      	ldr	r2, [r3, #12]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800615c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800615e:	f7fe f86d 	bl	800423c <HAL_GetTick>
 8006162:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006164:	e009      	b.n	800617a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006166:	f7fe f869 	bl	800423c <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006174:	d901      	bls.n	800617a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e007      	b.n	800618a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	f003 0320 	and.w	r3, r3, #32
 8006184:	2b00      	cmp	r3, #0
 8006186:	d0ee      	beq.n	8006166 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b084      	sub	sp, #16
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800619a:	2300      	movs	r3, #0
 800619c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800619e:	2300      	movs	r3, #0
 80061a0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68db      	ldr	r3, [r3, #12]
 80061a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d122      	bne.n	80061f6 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	68da      	ldr	r2, [r3, #12]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061be:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80061c0:	f7fe f83c 	bl	800423c <HAL_GetTick>
 80061c4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80061c6:	e00c      	b.n	80061e2 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80061c8:	f7fe f838 	bl	800423c <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061d6:	d904      	bls.n	80061e2 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2204      	movs	r2, #4
 80061dc:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d102      	bne.n	80061f6 <RTC_EnterInitMode+0x64>
 80061f0:	7bfb      	ldrb	r3, [r7, #15]
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d1e8      	bne.n	80061c8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80061f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006208:	2300      	movs	r3, #0
 800620a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68da      	ldr	r2, [r3, #12]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800621a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f003 0320 	and.w	r3, r3, #32
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10a      	bne.n	8006240 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f7ff ff89 	bl	8006142 <HAL_RTC_WaitForSynchro>
 8006230:	4603      	mov	r3, r0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d004      	beq.n	8006240 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2204      	movs	r2, #4
 800623a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006240:	7bfb      	ldrb	r3, [r7, #15]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800624a:	b480      	push	{r7}
 800624c:	b085      	sub	sp, #20
 800624e:	af00      	add	r7, sp, #0
 8006250:	4603      	mov	r3, r0
 8006252:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006258:	e005      	b.n	8006266 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800625a:	7bfb      	ldrb	r3, [r7, #15]
 800625c:	3301      	adds	r3, #1
 800625e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006260:	79fb      	ldrb	r3, [r7, #7]
 8006262:	3b0a      	subs	r3, #10
 8006264:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006266:	79fb      	ldrb	r3, [r7, #7]
 8006268:	2b09      	cmp	r3, #9
 800626a:	d8f6      	bhi.n	800625a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	011b      	lsls	r3, r3, #4
 8006270:	b2da      	uxtb	r2, r3
 8006272:	79fb      	ldrb	r3, [r7, #7]
 8006274:	4313      	orrs	r3, r2
 8006276:	b2db      	uxtb	r3, r3
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr

08006284 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006284:	b480      	push	{r7}
 8006286:	b085      	sub	sp, #20
 8006288:	af00      	add	r7, sp, #0
 800628a:	4603      	mov	r3, r0
 800628c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800628e:	2300      	movs	r3, #0
 8006290:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006292:	79fb      	ldrb	r3, [r7, #7]
 8006294:	091b      	lsrs	r3, r3, #4
 8006296:	b2db      	uxtb	r3, r3
 8006298:	461a      	mov	r2, r3
 800629a:	0092      	lsls	r2, r2, #2
 800629c:	4413      	add	r3, r2
 800629e:	005b      	lsls	r3, r3, #1
 80062a0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80062a2:	79fb      	ldrb	r3, [r7, #7]
 80062a4:	f003 030f 	and.w	r3, r3, #15
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
 80062ac:	4413      	add	r3, r2
 80062ae:	b2db      	uxtb	r3, r3
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3714      	adds	r7, #20
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e041      	b.n	8006352 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d106      	bne.n	80062e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f7fd fb82 	bl	80039ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2202      	movs	r2, #2
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	3304      	adds	r3, #4
 80062f8:	4619      	mov	r1, r3
 80062fa:	4610      	mov	r0, r2
 80062fc:	f000 fe00 	bl	8006f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2201      	movs	r2, #1
 8006324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3708      	adds	r7, #8
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b082      	sub	sp, #8
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d101      	bne.n	800636c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e041      	b.n	80063f0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006372:	b2db      	uxtb	r3, r3
 8006374:	2b00      	cmp	r3, #0
 8006376:	d106      	bne.n	8006386 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f839 	bl	80063f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2202      	movs	r2, #2
 800638a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	3304      	adds	r3, #4
 8006396:	4619      	mov	r1, r3
 8006398:	4610      	mov	r0, r2
 800639a:	f000 fdb1 	bl	8006f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2201      	movs	r2, #1
 80063c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2201      	movs	r2, #1
 80063ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3708      	adds	r7, #8
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006400:	bf00      	nop
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d109      	bne.n	8006430 <HAL_TIM_PWM_Start+0x24>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006422:	b2db      	uxtb	r3, r3
 8006424:	2b01      	cmp	r3, #1
 8006426:	bf14      	ite	ne
 8006428:	2301      	movne	r3, #1
 800642a:	2300      	moveq	r3, #0
 800642c:	b2db      	uxtb	r3, r3
 800642e:	e022      	b.n	8006476 <HAL_TIM_PWM_Start+0x6a>
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	2b04      	cmp	r3, #4
 8006434:	d109      	bne.n	800644a <HAL_TIM_PWM_Start+0x3e>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b01      	cmp	r3, #1
 8006440:	bf14      	ite	ne
 8006442:	2301      	movne	r3, #1
 8006444:	2300      	moveq	r3, #0
 8006446:	b2db      	uxtb	r3, r3
 8006448:	e015      	b.n	8006476 <HAL_TIM_PWM_Start+0x6a>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b08      	cmp	r3, #8
 800644e:	d109      	bne.n	8006464 <HAL_TIM_PWM_Start+0x58>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006456:	b2db      	uxtb	r3, r3
 8006458:	2b01      	cmp	r3, #1
 800645a:	bf14      	ite	ne
 800645c:	2301      	movne	r3, #1
 800645e:	2300      	moveq	r3, #0
 8006460:	b2db      	uxtb	r3, r3
 8006462:	e008      	b.n	8006476 <HAL_TIM_PWM_Start+0x6a>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800646a:	b2db      	uxtb	r3, r3
 800646c:	2b01      	cmp	r3, #1
 800646e:	bf14      	ite	ne
 8006470:	2301      	movne	r3, #1
 8006472:	2300      	moveq	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d001      	beq.n	800647e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e068      	b.n	8006550 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d104      	bne.n	800648e <HAL_TIM_PWM_Start+0x82>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2202      	movs	r2, #2
 8006488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800648c:	e013      	b.n	80064b6 <HAL_TIM_PWM_Start+0xaa>
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	2b04      	cmp	r3, #4
 8006492:	d104      	bne.n	800649e <HAL_TIM_PWM_Start+0x92>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800649c:	e00b      	b.n	80064b6 <HAL_TIM_PWM_Start+0xaa>
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	2b08      	cmp	r3, #8
 80064a2:	d104      	bne.n	80064ae <HAL_TIM_PWM_Start+0xa2>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064ac:	e003      	b.n	80064b6 <HAL_TIM_PWM_Start+0xaa>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2202      	movs	r2, #2
 80064b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	2201      	movs	r2, #1
 80064bc:	6839      	ldr	r1, [r7, #0]
 80064be:	4618      	mov	r0, r3
 80064c0:	f001 f8e2 	bl	8007688 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a23      	ldr	r2, [pc, #140]	; (8006558 <HAL_TIM_PWM_Start+0x14c>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d107      	bne.n	80064de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80064dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a1d      	ldr	r2, [pc, #116]	; (8006558 <HAL_TIM_PWM_Start+0x14c>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d018      	beq.n	800651a <HAL_TIM_PWM_Start+0x10e>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064f0:	d013      	beq.n	800651a <HAL_TIM_PWM_Start+0x10e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a19      	ldr	r2, [pc, #100]	; (800655c <HAL_TIM_PWM_Start+0x150>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d00e      	beq.n	800651a <HAL_TIM_PWM_Start+0x10e>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a17      	ldr	r2, [pc, #92]	; (8006560 <HAL_TIM_PWM_Start+0x154>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d009      	beq.n	800651a <HAL_TIM_PWM_Start+0x10e>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a16      	ldr	r2, [pc, #88]	; (8006564 <HAL_TIM_PWM_Start+0x158>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d004      	beq.n	800651a <HAL_TIM_PWM_Start+0x10e>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a14      	ldr	r2, [pc, #80]	; (8006568 <HAL_TIM_PWM_Start+0x15c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d111      	bne.n	800653e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2b06      	cmp	r3, #6
 800652a:	d010      	beq.n	800654e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f042 0201 	orr.w	r2, r2, #1
 800653a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800653c:	e007      	b.n	800654e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f042 0201 	orr.w	r2, r2, #1
 800654c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	40010000 	.word	0x40010000
 800655c:	40000400 	.word	0x40000400
 8006560:	40000800 	.word	0x40000800
 8006564:	40000c00 	.word	0x40000c00
 8006568:	40014000 	.word	0x40014000

0800656c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b082      	sub	sp, #8
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e041      	b.n	8006602 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d106      	bne.n	8006598 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f839 	bl	800660a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2202      	movs	r2, #2
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	3304      	adds	r3, #4
 80065a8:	4619      	mov	r1, r3
 80065aa:	4610      	mov	r0, r2
 80065ac:	f000 fca8 	bl	8006f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3708      	adds	r7, #8
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006612:	bf00      	nop
 8006614:	370c      	adds	r7, #12
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
	...

08006620 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800662a:	2300      	movs	r3, #0
 800662c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d104      	bne.n	800663e <HAL_TIM_IC_Start_IT+0x1e>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800663a:	b2db      	uxtb	r3, r3
 800663c:	e013      	b.n	8006666 <HAL_TIM_IC_Start_IT+0x46>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	2b04      	cmp	r3, #4
 8006642:	d104      	bne.n	800664e <HAL_TIM_IC_Start_IT+0x2e>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800664a:	b2db      	uxtb	r3, r3
 800664c:	e00b      	b.n	8006666 <HAL_TIM_IC_Start_IT+0x46>
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2b08      	cmp	r3, #8
 8006652:	d104      	bne.n	800665e <HAL_TIM_IC_Start_IT+0x3e>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800665a:	b2db      	uxtb	r3, r3
 800665c:	e003      	b.n	8006666 <HAL_TIM_IC_Start_IT+0x46>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006664:	b2db      	uxtb	r3, r3
 8006666:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d104      	bne.n	8006678 <HAL_TIM_IC_Start_IT+0x58>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006674:	b2db      	uxtb	r3, r3
 8006676:	e013      	b.n	80066a0 <HAL_TIM_IC_Start_IT+0x80>
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2b04      	cmp	r3, #4
 800667c:	d104      	bne.n	8006688 <HAL_TIM_IC_Start_IT+0x68>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006684:	b2db      	uxtb	r3, r3
 8006686:	e00b      	b.n	80066a0 <HAL_TIM_IC_Start_IT+0x80>
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	2b08      	cmp	r3, #8
 800668c:	d104      	bne.n	8006698 <HAL_TIM_IC_Start_IT+0x78>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006694:	b2db      	uxtb	r3, r3
 8006696:	e003      	b.n	80066a0 <HAL_TIM_IC_Start_IT+0x80>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80066a2:	7bbb      	ldrb	r3, [r7, #14]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d102      	bne.n	80066ae <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80066a8:	7b7b      	ldrb	r3, [r7, #13]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d001      	beq.n	80066b2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e0c2      	b.n	8006838 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d104      	bne.n	80066c2 <HAL_TIM_IC_Start_IT+0xa2>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2202      	movs	r2, #2
 80066bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066c0:	e013      	b.n	80066ea <HAL_TIM_IC_Start_IT+0xca>
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	2b04      	cmp	r3, #4
 80066c6:	d104      	bne.n	80066d2 <HAL_TIM_IC_Start_IT+0xb2>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2202      	movs	r2, #2
 80066cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066d0:	e00b      	b.n	80066ea <HAL_TIM_IC_Start_IT+0xca>
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	2b08      	cmp	r3, #8
 80066d6:	d104      	bne.n	80066e2 <HAL_TIM_IC_Start_IT+0xc2>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066e0:	e003      	b.n	80066ea <HAL_TIM_IC_Start_IT+0xca>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2202      	movs	r2, #2
 80066e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d104      	bne.n	80066fa <HAL_TIM_IC_Start_IT+0xda>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066f8:	e013      	b.n	8006722 <HAL_TIM_IC_Start_IT+0x102>
 80066fa:	683b      	ldr	r3, [r7, #0]
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d104      	bne.n	800670a <HAL_TIM_IC_Start_IT+0xea>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006708:	e00b      	b.n	8006722 <HAL_TIM_IC_Start_IT+0x102>
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	2b08      	cmp	r3, #8
 800670e:	d104      	bne.n	800671a <HAL_TIM_IC_Start_IT+0xfa>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2202      	movs	r2, #2
 8006714:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006718:	e003      	b.n	8006722 <HAL_TIM_IC_Start_IT+0x102>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2202      	movs	r2, #2
 800671e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	2b0c      	cmp	r3, #12
 8006726:	d841      	bhi.n	80067ac <HAL_TIM_IC_Start_IT+0x18c>
 8006728:	a201      	add	r2, pc, #4	; (adr r2, 8006730 <HAL_TIM_IC_Start_IT+0x110>)
 800672a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800672e:	bf00      	nop
 8006730:	08006765 	.word	0x08006765
 8006734:	080067ad 	.word	0x080067ad
 8006738:	080067ad 	.word	0x080067ad
 800673c:	080067ad 	.word	0x080067ad
 8006740:	08006777 	.word	0x08006777
 8006744:	080067ad 	.word	0x080067ad
 8006748:	080067ad 	.word	0x080067ad
 800674c:	080067ad 	.word	0x080067ad
 8006750:	08006789 	.word	0x08006789
 8006754:	080067ad 	.word	0x080067ad
 8006758:	080067ad 	.word	0x080067ad
 800675c:	080067ad 	.word	0x080067ad
 8006760:	0800679b 	.word	0x0800679b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68da      	ldr	r2, [r3, #12]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f042 0202 	orr.w	r2, r2, #2
 8006772:	60da      	str	r2, [r3, #12]
      break;
 8006774:	e01d      	b.n	80067b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68da      	ldr	r2, [r3, #12]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f042 0204 	orr.w	r2, r2, #4
 8006784:	60da      	str	r2, [r3, #12]
      break;
 8006786:	e014      	b.n	80067b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68da      	ldr	r2, [r3, #12]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0208 	orr.w	r2, r2, #8
 8006796:	60da      	str	r2, [r3, #12]
      break;
 8006798:	e00b      	b.n	80067b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68da      	ldr	r2, [r3, #12]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0210 	orr.w	r2, r2, #16
 80067a8:	60da      	str	r2, [r3, #12]
      break;
 80067aa:	e002      	b.n	80067b2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	73fb      	strb	r3, [r7, #15]
      break;
 80067b0:	bf00      	nop
  }

  if (status == HAL_OK)
 80067b2:	7bfb      	ldrb	r3, [r7, #15]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d13e      	bne.n	8006836 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2201      	movs	r2, #1
 80067be:	6839      	ldr	r1, [r7, #0]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 ff61 	bl	8007688 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a1d      	ldr	r2, [pc, #116]	; (8006840 <HAL_TIM_IC_Start_IT+0x220>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d018      	beq.n	8006802 <HAL_TIM_IC_Start_IT+0x1e2>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067d8:	d013      	beq.n	8006802 <HAL_TIM_IC_Start_IT+0x1e2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a19      	ldr	r2, [pc, #100]	; (8006844 <HAL_TIM_IC_Start_IT+0x224>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d00e      	beq.n	8006802 <HAL_TIM_IC_Start_IT+0x1e2>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a17      	ldr	r2, [pc, #92]	; (8006848 <HAL_TIM_IC_Start_IT+0x228>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d009      	beq.n	8006802 <HAL_TIM_IC_Start_IT+0x1e2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a16      	ldr	r2, [pc, #88]	; (800684c <HAL_TIM_IC_Start_IT+0x22c>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d004      	beq.n	8006802 <HAL_TIM_IC_Start_IT+0x1e2>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a14      	ldr	r2, [pc, #80]	; (8006850 <HAL_TIM_IC_Start_IT+0x230>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d111      	bne.n	8006826 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	2b06      	cmp	r3, #6
 8006812:	d010      	beq.n	8006836 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f042 0201 	orr.w	r2, r2, #1
 8006822:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006824:	e007      	b.n	8006836 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0201 	orr.w	r2, r2, #1
 8006834:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006836:	7bfb      	ldrb	r3, [r7, #15]
}
 8006838:	4618      	mov	r0, r3
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}
 8006840:	40010000 	.word	0x40010000
 8006844:	40000400 	.word	0x40000400
 8006848:	40000800 	.word	0x40000800
 800684c:	40000c00 	.word	0x40000c00
 8006850:	40014000 	.word	0x40014000

08006854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	f003 0302 	and.w	r3, r3, #2
 8006866:	2b02      	cmp	r3, #2
 8006868:	d122      	bne.n	80068b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b02      	cmp	r3, #2
 8006876:	d11b      	bne.n	80068b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f06f 0202 	mvn.w	r2, #2
 8006880:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2201      	movs	r2, #1
 8006886:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	f003 0303 	and.w	r3, r3, #3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d003      	beq.n	800689e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7fb f814 	bl	80018c4 <HAL_TIM_IC_CaptureCallback>
 800689c:	e005      	b.n	80068aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 fb0f 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 fb16 	bl	8006ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	f003 0304 	and.w	r3, r3, #4
 80068ba:	2b04      	cmp	r3, #4
 80068bc:	d122      	bne.n	8006904 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b04      	cmp	r3, #4
 80068ca:	d11b      	bne.n	8006904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f06f 0204 	mvn.w	r2, #4
 80068d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2202      	movs	r2, #2
 80068da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d003      	beq.n	80068f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f7fa ffea 	bl	80018c4 <HAL_TIM_IC_CaptureCallback>
 80068f0:	e005      	b.n	80068fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 fae5 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f000 faec 	bl	8006ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	f003 0308 	and.w	r3, r3, #8
 800690e:	2b08      	cmp	r3, #8
 8006910:	d122      	bne.n	8006958 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b08      	cmp	r3, #8
 800691e:	d11b      	bne.n	8006958 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f06f 0208 	mvn.w	r2, #8
 8006928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2204      	movs	r2, #4
 800692e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	69db      	ldr	r3, [r3, #28]
 8006936:	f003 0303 	and.w	r3, r3, #3
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f7fa ffc0 	bl	80018c4 <HAL_TIM_IC_CaptureCallback>
 8006944:	e005      	b.n	8006952 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 fabb 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 fac2 	bl	8006ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	f003 0310 	and.w	r3, r3, #16
 8006962:	2b10      	cmp	r3, #16
 8006964:	d122      	bne.n	80069ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68db      	ldr	r3, [r3, #12]
 800696c:	f003 0310 	and.w	r3, r3, #16
 8006970:	2b10      	cmp	r3, #16
 8006972:	d11b      	bne.n	80069ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f06f 0210 	mvn.w	r2, #16
 800697c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2208      	movs	r2, #8
 8006982:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	69db      	ldr	r3, [r3, #28]
 800698a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800698e:	2b00      	cmp	r3, #0
 8006990:	d003      	beq.n	800699a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f7fa ff96 	bl	80018c4 <HAL_TIM_IC_CaptureCallback>
 8006998:	e005      	b.n	80069a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fa91 	bl	8006ec2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 fa98 	bl	8006ed6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d10e      	bne.n	80069d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d107      	bne.n	80069d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f06f 0201 	mvn.w	r2, #1
 80069d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 fa6b 	bl	8006eae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	691b      	ldr	r3, [r3, #16]
 80069de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069e2:	2b80      	cmp	r3, #128	; 0x80
 80069e4:	d10e      	bne.n	8006a04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069f0:	2b80      	cmp	r3, #128	; 0x80
 80069f2:	d107      	bne.n	8006a04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 fee0 	bl	80077c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a0e:	2b40      	cmp	r3, #64	; 0x40
 8006a10:	d10e      	bne.n	8006a30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1c:	2b40      	cmp	r3, #64	; 0x40
 8006a1e:	d107      	bne.n	8006a30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 fa5d 	bl	8006eea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b20      	cmp	r3, #32
 8006a3c:	d10e      	bne.n	8006a5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f003 0320 	and.w	r3, r3, #32
 8006a48:	2b20      	cmp	r3, #32
 8006a4a:	d107      	bne.n	8006a5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f06f 0220 	mvn.w	r2, #32
 8006a54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 feaa 	bl	80077b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a5c:	bf00      	nop
 8006a5e:	3708      	adds	r7, #8
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a70:	2300      	movs	r3, #0
 8006a72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e088      	b.n	8006b94 <HAL_TIM_IC_ConfigChannel+0x130>
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d11b      	bne.n	8006ac8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6818      	ldr	r0, [r3, #0]
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	6819      	ldr	r1, [r3, #0]
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	f000 fc3a 	bl	8007318 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	699a      	ldr	r2, [r3, #24]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 020c 	bic.w	r2, r2, #12
 8006ab2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	6999      	ldr	r1, [r3, #24]
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	689a      	ldr	r2, [r3, #8]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	619a      	str	r2, [r3, #24]
 8006ac6:	e060      	b.n	8006b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d11c      	bne.n	8006b08 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6818      	ldr	r0, [r3, #0]
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	6819      	ldr	r1, [r3, #0]
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	685a      	ldr	r2, [r3, #4]
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	f000 fcb2 	bl	8007446 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	699a      	ldr	r2, [r3, #24]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006af0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	6999      	ldr	r1, [r3, #24]
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	021a      	lsls	r2, r3, #8
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	430a      	orrs	r2, r1
 8006b04:	619a      	str	r2, [r3, #24]
 8006b06:	e040      	b.n	8006b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d11b      	bne.n	8006b46 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	6819      	ldr	r1, [r3, #0]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f000 fcff 	bl	8007520 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	69da      	ldr	r2, [r3, #28]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f022 020c 	bic.w	r2, r2, #12
 8006b30:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	69d9      	ldr	r1, [r3, #28]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	689a      	ldr	r2, [r3, #8]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	61da      	str	r2, [r3, #28]
 8006b44:	e021      	b.n	8006b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b0c      	cmp	r3, #12
 8006b4a:	d11c      	bne.n	8006b86 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6818      	ldr	r0, [r3, #0]
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	6819      	ldr	r1, [r3, #0]
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	f000 fd1c 	bl	8007598 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	69da      	ldr	r2, [r3, #28]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006b6e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	69d9      	ldr	r1, [r3, #28]
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	021a      	lsls	r2, r3, #8
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	61da      	str	r2, [r3, #28]
 8006b84:	e001      	b.n	8006b8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3718      	adds	r7, #24
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	60f8      	str	r0, [r7, #12]
 8006ba4:	60b9      	str	r1, [r7, #8]
 8006ba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d101      	bne.n	8006bba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bb6:	2302      	movs	r3, #2
 8006bb8:	e0ae      	b.n	8006d18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	2b0c      	cmp	r3, #12
 8006bc6:	f200 809f 	bhi.w	8006d08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006bca:	a201      	add	r2, pc, #4	; (adr r2, 8006bd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd0:	08006c05 	.word	0x08006c05
 8006bd4:	08006d09 	.word	0x08006d09
 8006bd8:	08006d09 	.word	0x08006d09
 8006bdc:	08006d09 	.word	0x08006d09
 8006be0:	08006c45 	.word	0x08006c45
 8006be4:	08006d09 	.word	0x08006d09
 8006be8:	08006d09 	.word	0x08006d09
 8006bec:	08006d09 	.word	0x08006d09
 8006bf0:	08006c87 	.word	0x08006c87
 8006bf4:	08006d09 	.word	0x08006d09
 8006bf8:	08006d09 	.word	0x08006d09
 8006bfc:	08006d09 	.word	0x08006d09
 8006c00:	08006cc7 	.word	0x08006cc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68b9      	ldr	r1, [r7, #8]
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 f9f8 	bl	8007000 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	699a      	ldr	r2, [r3, #24]
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f042 0208 	orr.w	r2, r2, #8
 8006c1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	699a      	ldr	r2, [r3, #24]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0204 	bic.w	r2, r2, #4
 8006c2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	6999      	ldr	r1, [r3, #24]
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	691a      	ldr	r2, [r3, #16]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	430a      	orrs	r2, r1
 8006c40:	619a      	str	r2, [r3, #24]
      break;
 8006c42:	e064      	b.n	8006d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68b9      	ldr	r1, [r7, #8]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fa3e 	bl	80070cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	699a      	ldr	r2, [r3, #24]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699a      	ldr	r2, [r3, #24]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6999      	ldr	r1, [r3, #24]
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	021a      	lsls	r2, r3, #8
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	430a      	orrs	r2, r1
 8006c82:	619a      	str	r2, [r3, #24]
      break;
 8006c84:	e043      	b.n	8006d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68b9      	ldr	r1, [r7, #8]
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f000 fa89 	bl	80071a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	69da      	ldr	r2, [r3, #28]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f042 0208 	orr.w	r2, r2, #8
 8006ca0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	69da      	ldr	r2, [r3, #28]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f022 0204 	bic.w	r2, r2, #4
 8006cb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	69d9      	ldr	r1, [r3, #28]
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	691a      	ldr	r2, [r3, #16]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	61da      	str	r2, [r3, #28]
      break;
 8006cc4:	e023      	b.n	8006d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68b9      	ldr	r1, [r7, #8]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 fad3 	bl	8007278 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	69da      	ldr	r2, [r3, #28]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ce0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	69da      	ldr	r2, [r3, #28]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	69d9      	ldr	r1, [r3, #28]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	021a      	lsls	r2, r3, #8
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	61da      	str	r2, [r3, #28]
      break;
 8006d06:	e002      	b.n	8006d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3718      	adds	r7, #24
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b084      	sub	sp, #16
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d101      	bne.n	8006d3c <HAL_TIM_ConfigClockSource+0x1c>
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e0b4      	b.n	8006ea6 <HAL_TIM_ConfigClockSource+0x186>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2202      	movs	r2, #2
 8006d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d74:	d03e      	beq.n	8006df4 <HAL_TIM_ConfigClockSource+0xd4>
 8006d76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d7a:	f200 8087 	bhi.w	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006d7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d82:	f000 8086 	beq.w	8006e92 <HAL_TIM_ConfigClockSource+0x172>
 8006d86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d8a:	d87f      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006d8c:	2b70      	cmp	r3, #112	; 0x70
 8006d8e:	d01a      	beq.n	8006dc6 <HAL_TIM_ConfigClockSource+0xa6>
 8006d90:	2b70      	cmp	r3, #112	; 0x70
 8006d92:	d87b      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006d94:	2b60      	cmp	r3, #96	; 0x60
 8006d96:	d050      	beq.n	8006e3a <HAL_TIM_ConfigClockSource+0x11a>
 8006d98:	2b60      	cmp	r3, #96	; 0x60
 8006d9a:	d877      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006d9c:	2b50      	cmp	r3, #80	; 0x50
 8006d9e:	d03c      	beq.n	8006e1a <HAL_TIM_ConfigClockSource+0xfa>
 8006da0:	2b50      	cmp	r3, #80	; 0x50
 8006da2:	d873      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006da4:	2b40      	cmp	r3, #64	; 0x40
 8006da6:	d058      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0x13a>
 8006da8:	2b40      	cmp	r3, #64	; 0x40
 8006daa:	d86f      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006dac:	2b30      	cmp	r3, #48	; 0x30
 8006dae:	d064      	beq.n	8006e7a <HAL_TIM_ConfigClockSource+0x15a>
 8006db0:	2b30      	cmp	r3, #48	; 0x30
 8006db2:	d86b      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006db4:	2b20      	cmp	r3, #32
 8006db6:	d060      	beq.n	8006e7a <HAL_TIM_ConfigClockSource+0x15a>
 8006db8:	2b20      	cmp	r3, #32
 8006dba:	d867      	bhi.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d05c      	beq.n	8006e7a <HAL_TIM_ConfigClockSource+0x15a>
 8006dc0:	2b10      	cmp	r3, #16
 8006dc2:	d05a      	beq.n	8006e7a <HAL_TIM_ConfigClockSource+0x15a>
 8006dc4:	e062      	b.n	8006e8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6818      	ldr	r0, [r3, #0]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	6899      	ldr	r1, [r3, #8]
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	685a      	ldr	r2, [r3, #4]
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	f000 fc37 	bl	8007648 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006de8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68ba      	ldr	r2, [r7, #8]
 8006df0:	609a      	str	r2, [r3, #8]
      break;
 8006df2:	e04f      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6818      	ldr	r0, [r3, #0]
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	6899      	ldr	r1, [r3, #8]
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	f000 fc20 	bl	8007648 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	689a      	ldr	r2, [r3, #8]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e16:	609a      	str	r2, [r3, #8]
      break;
 8006e18:	e03c      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	6859      	ldr	r1, [r3, #4]
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	68db      	ldr	r3, [r3, #12]
 8006e26:	461a      	mov	r2, r3
 8006e28:	f000 fade 	bl	80073e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2150      	movs	r1, #80	; 0x50
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 fbed 	bl	8007612 <TIM_ITRx_SetConfig>
      break;
 8006e38:	e02c      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	6859      	ldr	r1, [r3, #4]
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	461a      	mov	r2, r3
 8006e48:	f000 fb3a 	bl	80074c0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2160      	movs	r1, #96	; 0x60
 8006e52:	4618      	mov	r0, r3
 8006e54:	f000 fbdd 	bl	8007612 <TIM_ITRx_SetConfig>
      break;
 8006e58:	e01c      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6818      	ldr	r0, [r3, #0]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	6859      	ldr	r1, [r3, #4]
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	461a      	mov	r2, r3
 8006e68:	f000 fabe 	bl	80073e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2140      	movs	r1, #64	; 0x40
 8006e72:	4618      	mov	r0, r3
 8006e74:	f000 fbcd 	bl	8007612 <TIM_ITRx_SetConfig>
      break;
 8006e78:	e00c      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4619      	mov	r1, r3
 8006e84:	4610      	mov	r0, r2
 8006e86:	f000 fbc4 	bl	8007612 <TIM_ITRx_SetConfig>
      break;
 8006e8a:	e003      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e90:	e000      	b.n	8006e94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3710      	adds	r7, #16
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b083      	sub	sp, #12
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006eb6:	bf00      	nop
 8006eb8:	370c      	adds	r7, #12
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr

08006ec2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b083      	sub	sp, #12
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ed6:	b480      	push	{r7}
 8006ed8:	b083      	sub	sp, #12
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ede:	bf00      	nop
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006eea:	b480      	push	{r7}
 8006eec:	b083      	sub	sp, #12
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ef2:	bf00      	nop
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
	...

08006f00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b085      	sub	sp, #20
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	4a34      	ldr	r2, [pc, #208]	; (8006fe4 <TIM_Base_SetConfig+0xe4>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d00f      	beq.n	8006f38 <TIM_Base_SetConfig+0x38>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f1e:	d00b      	beq.n	8006f38 <TIM_Base_SetConfig+0x38>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4a31      	ldr	r2, [pc, #196]	; (8006fe8 <TIM_Base_SetConfig+0xe8>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d007      	beq.n	8006f38 <TIM_Base_SetConfig+0x38>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a30      	ldr	r2, [pc, #192]	; (8006fec <TIM_Base_SetConfig+0xec>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d003      	beq.n	8006f38 <TIM_Base_SetConfig+0x38>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4a2f      	ldr	r2, [pc, #188]	; (8006ff0 <TIM_Base_SetConfig+0xf0>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d108      	bne.n	8006f4a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	68fa      	ldr	r2, [r7, #12]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a25      	ldr	r2, [pc, #148]	; (8006fe4 <TIM_Base_SetConfig+0xe4>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d01b      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f58:	d017      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a22      	ldr	r2, [pc, #136]	; (8006fe8 <TIM_Base_SetConfig+0xe8>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d013      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a21      	ldr	r2, [pc, #132]	; (8006fec <TIM_Base_SetConfig+0xec>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d00f      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a20      	ldr	r2, [pc, #128]	; (8006ff0 <TIM_Base_SetConfig+0xf0>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d00b      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a1f      	ldr	r2, [pc, #124]	; (8006ff4 <TIM_Base_SetConfig+0xf4>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d007      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a1e      	ldr	r2, [pc, #120]	; (8006ff8 <TIM_Base_SetConfig+0xf8>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d003      	beq.n	8006f8a <TIM_Base_SetConfig+0x8a>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a1d      	ldr	r2, [pc, #116]	; (8006ffc <TIM_Base_SetConfig+0xfc>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d108      	bne.n	8006f9c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	695b      	ldr	r3, [r3, #20]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	689a      	ldr	r2, [r3, #8]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a08      	ldr	r2, [pc, #32]	; (8006fe4 <TIM_Base_SetConfig+0xe4>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d103      	bne.n	8006fd0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	691a      	ldr	r2, [r3, #16]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	615a      	str	r2, [r3, #20]
}
 8006fd6:	bf00      	nop
 8006fd8:	3714      	adds	r7, #20
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	40010000 	.word	0x40010000
 8006fe8:	40000400 	.word	0x40000400
 8006fec:	40000800 	.word	0x40000800
 8006ff0:	40000c00 	.word	0x40000c00
 8006ff4:	40014000 	.word	0x40014000
 8006ff8:	40014400 	.word	0x40014400
 8006ffc:	40014800 	.word	0x40014800

08007000 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007000:	b480      	push	{r7}
 8007002:	b087      	sub	sp, #28
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	f023 0201 	bic.w	r2, r3, #1
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a1b      	ldr	r3, [r3, #32]
 800701a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	699b      	ldr	r3, [r3, #24]
 8007026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800702e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	f023 0303 	bic.w	r3, r3, #3
 8007036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	4313      	orrs	r3, r2
 8007040:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f023 0302 	bic.w	r3, r3, #2
 8007048:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	4313      	orrs	r3, r2
 8007052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a1c      	ldr	r2, [pc, #112]	; (80070c8 <TIM_OC1_SetConfig+0xc8>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d10c      	bne.n	8007076 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f023 0308 	bic.w	r3, r3, #8
 8007062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	68db      	ldr	r3, [r3, #12]
 8007068:	697a      	ldr	r2, [r7, #20]
 800706a:	4313      	orrs	r3, r2
 800706c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f023 0304 	bic.w	r3, r3, #4
 8007074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a13      	ldr	r2, [pc, #76]	; (80070c8 <TIM_OC1_SetConfig+0xc8>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d111      	bne.n	80070a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800708c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	695b      	ldr	r3, [r3, #20]
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	4313      	orrs	r3, r2
 8007096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	697a      	ldr	r2, [r7, #20]
 80070ba:	621a      	str	r2, [r3, #32]
}
 80070bc:	bf00      	nop
 80070be:	371c      	adds	r7, #28
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	40010000 	.word	0x40010000

080070cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b087      	sub	sp, #28
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	f023 0210 	bic.w	r2, r3, #16
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a1b      	ldr	r3, [r3, #32]
 80070e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007102:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	021b      	lsls	r3, r3, #8
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	4313      	orrs	r3, r2
 800710e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f023 0320 	bic.w	r3, r3, #32
 8007116:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	689b      	ldr	r3, [r3, #8]
 800711c:	011b      	lsls	r3, r3, #4
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	4313      	orrs	r3, r2
 8007122:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a1e      	ldr	r2, [pc, #120]	; (80071a0 <TIM_OC2_SetConfig+0xd4>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d10d      	bne.n	8007148 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007132:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	011b      	lsls	r3, r3, #4
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	4313      	orrs	r3, r2
 800713e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007140:	697b      	ldr	r3, [r7, #20]
 8007142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007146:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a15      	ldr	r2, [pc, #84]	; (80071a0 <TIM_OC2_SetConfig+0xd4>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d113      	bne.n	8007178 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007156:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800715e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	695b      	ldr	r3, [r3, #20]
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	693a      	ldr	r2, [r7, #16]
 8007168:	4313      	orrs	r3, r2
 800716a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	693a      	ldr	r2, [r7, #16]
 8007174:	4313      	orrs	r3, r2
 8007176:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	68fa      	ldr	r2, [r7, #12]
 8007182:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	697a      	ldr	r2, [r7, #20]
 8007190:	621a      	str	r2, [r3, #32]
}
 8007192:	bf00      	nop
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
 800719e:	bf00      	nop
 80071a0:	40010000 	.word	0x40010000

080071a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f023 0303 	bic.w	r3, r3, #3
 80071da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	68fa      	ldr	r2, [r7, #12]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	021b      	lsls	r3, r3, #8
 80071f4:	697a      	ldr	r2, [r7, #20]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a1d      	ldr	r2, [pc, #116]	; (8007274 <TIM_OC3_SetConfig+0xd0>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d10d      	bne.n	800721e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007208:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	021b      	lsls	r3, r3, #8
 8007210:	697a      	ldr	r2, [r7, #20]
 8007212:	4313      	orrs	r3, r2
 8007214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800721c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a14      	ldr	r2, [pc, #80]	; (8007274 <TIM_OC3_SetConfig+0xd0>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d113      	bne.n	800724e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800722c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	011b      	lsls	r3, r3, #4
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	4313      	orrs	r3, r2
 8007240:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	699b      	ldr	r3, [r3, #24]
 8007246:	011b      	lsls	r3, r3, #4
 8007248:	693a      	ldr	r2, [r7, #16]
 800724a:	4313      	orrs	r3, r2
 800724c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	621a      	str	r2, [r3, #32]
}
 8007268:	bf00      	nop
 800726a:	371c      	adds	r7, #28
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr
 8007274:	40010000 	.word	0x40010000

08007278 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a1b      	ldr	r3, [r3, #32]
 8007292:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	69db      	ldr	r3, [r3, #28]
 800729e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80072bc:	693b      	ldr	r3, [r7, #16]
 80072be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	031b      	lsls	r3, r3, #12
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a10      	ldr	r2, [pc, #64]	; (8007314 <TIM_OC4_SetConfig+0x9c>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d109      	bne.n	80072ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80072de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	019b      	lsls	r3, r3, #6
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	68fa      	ldr	r2, [r7, #12]
 80072f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	685a      	ldr	r2, [r3, #4]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	693a      	ldr	r2, [r7, #16]
 8007304:	621a      	str	r2, [r3, #32]
}
 8007306:	bf00      	nop
 8007308:	371c      	adds	r7, #28
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	40010000 	.word	0x40010000

08007318 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007318:	b480      	push	{r7}
 800731a:	b087      	sub	sp, #28
 800731c:	af00      	add	r7, sp, #0
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	607a      	str	r2, [r7, #4]
 8007324:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6a1b      	ldr	r3, [r3, #32]
 800732a:	f023 0201 	bic.w	r2, r3, #1
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	699b      	ldr	r3, [r3, #24]
 8007336:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	4a24      	ldr	r2, [pc, #144]	; (80073d4 <TIM_TI1_SetConfig+0xbc>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d013      	beq.n	800736e <TIM_TI1_SetConfig+0x56>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800734c:	d00f      	beq.n	800736e <TIM_TI1_SetConfig+0x56>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	4a21      	ldr	r2, [pc, #132]	; (80073d8 <TIM_TI1_SetConfig+0xc0>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d00b      	beq.n	800736e <TIM_TI1_SetConfig+0x56>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	4a20      	ldr	r2, [pc, #128]	; (80073dc <TIM_TI1_SetConfig+0xc4>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d007      	beq.n	800736e <TIM_TI1_SetConfig+0x56>
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	4a1f      	ldr	r2, [pc, #124]	; (80073e0 <TIM_TI1_SetConfig+0xc8>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d003      	beq.n	800736e <TIM_TI1_SetConfig+0x56>
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	4a1e      	ldr	r2, [pc, #120]	; (80073e4 <TIM_TI1_SetConfig+0xcc>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d101      	bne.n	8007372 <TIM_TI1_SetConfig+0x5a>
 800736e:	2301      	movs	r3, #1
 8007370:	e000      	b.n	8007374 <TIM_TI1_SetConfig+0x5c>
 8007372:	2300      	movs	r3, #0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d008      	beq.n	800738a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	f023 0303 	bic.w	r3, r3, #3
 800737e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4313      	orrs	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
 8007388:	e003      	b.n	8007392 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	f043 0301 	orr.w	r3, r3, #1
 8007390:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007398:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	011b      	lsls	r3, r3, #4
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	f023 030a 	bic.w	r3, r3, #10
 80073ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	f003 030a 	and.w	r3, r3, #10
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	697a      	ldr	r2, [r7, #20]
 80073be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	693a      	ldr	r2, [r7, #16]
 80073c4:	621a      	str	r2, [r3, #32]
}
 80073c6:	bf00      	nop
 80073c8:	371c      	adds	r7, #28
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr
 80073d2:	bf00      	nop
 80073d4:	40010000 	.word	0x40010000
 80073d8:	40000400 	.word	0x40000400
 80073dc:	40000800 	.word	0x40000800
 80073e0:	40000c00 	.word	0x40000c00
 80073e4:	40014000 	.word	0x40014000

080073e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b087      	sub	sp, #28
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
 80073fe:	f023 0201 	bic.w	r2, r3, #1
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	011b      	lsls	r3, r3, #4
 8007418:	693a      	ldr	r2, [r7, #16]
 800741a:	4313      	orrs	r3, r2
 800741c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800741e:	697b      	ldr	r3, [r7, #20]
 8007420:	f023 030a 	bic.w	r3, r3, #10
 8007424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007426:	697a      	ldr	r2, [r7, #20]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	4313      	orrs	r3, r2
 800742c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	693a      	ldr	r2, [r7, #16]
 8007432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	621a      	str	r2, [r3, #32]
}
 800743a:	bf00      	nop
 800743c:	371c      	adds	r7, #28
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr

08007446 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007446:	b480      	push	{r7}
 8007448:	b087      	sub	sp, #28
 800744a:	af00      	add	r7, sp, #0
 800744c:	60f8      	str	r0, [r7, #12]
 800744e:	60b9      	str	r1, [r7, #8]
 8007450:	607a      	str	r2, [r7, #4]
 8007452:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6a1b      	ldr	r3, [r3, #32]
 8007458:	f023 0210 	bic.w	r2, r3, #16
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	699b      	ldr	r3, [r3, #24]
 8007464:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007472:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	021b      	lsls	r3, r3, #8
 8007478:	697a      	ldr	r2, [r7, #20]
 800747a:	4313      	orrs	r3, r2
 800747c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800747e:	697b      	ldr	r3, [r7, #20]
 8007480:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007484:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	031b      	lsls	r3, r3, #12
 800748a:	b29b      	uxth	r3, r3
 800748c:	697a      	ldr	r2, [r7, #20]
 800748e:	4313      	orrs	r3, r2
 8007490:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007498:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	011b      	lsls	r3, r3, #4
 800749e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	693a      	ldr	r2, [r7, #16]
 80074b2:	621a      	str	r2, [r3, #32]
}
 80074b4:	bf00      	nop
 80074b6:	371c      	adds	r7, #28
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr

080074c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b087      	sub	sp, #28
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6a1b      	ldr	r3, [r3, #32]
 80074d0:	f023 0210 	bic.w	r2, r3, #16
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	699b      	ldr	r3, [r3, #24]
 80074dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6a1b      	ldr	r3, [r3, #32]
 80074e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	031b      	lsls	r3, r3, #12
 80074f0:	697a      	ldr	r2, [r7, #20]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80074fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	011b      	lsls	r3, r3, #4
 8007502:	693a      	ldr	r2, [r7, #16]
 8007504:	4313      	orrs	r3, r2
 8007506:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	697a      	ldr	r2, [r7, #20]
 800750c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	693a      	ldr	r2, [r7, #16]
 8007512:	621a      	str	r2, [r3, #32]
}
 8007514:	bf00      	nop
 8007516:	371c      	adds	r7, #28
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007520:	b480      	push	{r7}
 8007522:	b087      	sub	sp, #28
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	607a      	str	r2, [r7, #4]
 800752c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6a1b      	ldr	r3, [r3, #32]
 8007532:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6a1b      	ldr	r3, [r3, #32]
 8007544:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	f023 0303 	bic.w	r3, r3, #3
 800754c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800754e:	697a      	ldr	r2, [r7, #20]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4313      	orrs	r3, r2
 8007554:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800755c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	011b      	lsls	r3, r3, #4
 8007562:	b2db      	uxtb	r3, r3
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	4313      	orrs	r3, r2
 8007568:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007570:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	021b      	lsls	r3, r3, #8
 8007576:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800757a:	693a      	ldr	r2, [r7, #16]
 800757c:	4313      	orrs	r3, r2
 800757e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	693a      	ldr	r2, [r7, #16]
 800758a:	621a      	str	r2, [r3, #32]
}
 800758c:	bf00      	nop
 800758e:	371c      	adds	r7, #28
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007598:	b480      	push	{r7}
 800759a:	b087      	sub	sp, #28
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
 80075a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6a1b      	ldr	r3, [r3, #32]
 80075aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	69db      	ldr	r3, [r3, #28]
 80075b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6a1b      	ldr	r3, [r3, #32]
 80075bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	031b      	lsls	r3, r3, #12
 80075dc:	b29b      	uxth	r3, r3
 80075de:	697a      	ldr	r2, [r7, #20]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80075ea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	031b      	lsls	r3, r3, #12
 80075f0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80075f4:	693a      	ldr	r2, [r7, #16]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	697a      	ldr	r2, [r7, #20]
 80075fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	693a      	ldr	r2, [r7, #16]
 8007604:	621a      	str	r2, [r3, #32]
}
 8007606:	bf00      	nop
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007612:	b480      	push	{r7}
 8007614:	b085      	sub	sp, #20
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
 800761a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	689b      	ldr	r3, [r3, #8]
 8007620:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007628:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	4313      	orrs	r3, r2
 8007630:	f043 0307 	orr.w	r3, r3, #7
 8007634:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	609a      	str	r2, [r3, #8]
}
 800763c:	bf00      	nop
 800763e:	3714      	adds	r7, #20
 8007640:	46bd      	mov	sp, r7
 8007642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007646:	4770      	bx	lr

08007648 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007648:	b480      	push	{r7}
 800764a:	b087      	sub	sp, #28
 800764c:	af00      	add	r7, sp, #0
 800764e:	60f8      	str	r0, [r7, #12]
 8007650:	60b9      	str	r1, [r7, #8]
 8007652:	607a      	str	r2, [r7, #4]
 8007654:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007662:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	021a      	lsls	r2, r3, #8
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	431a      	orrs	r2, r3
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	4313      	orrs	r3, r2
 8007670:	697a      	ldr	r2, [r7, #20]
 8007672:	4313      	orrs	r3, r2
 8007674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	697a      	ldr	r2, [r7, #20]
 800767a:	609a      	str	r2, [r3, #8]
}
 800767c:	bf00      	nop
 800767e:	371c      	adds	r7, #28
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f003 031f 	and.w	r3, r3, #31
 800769a:	2201      	movs	r2, #1
 800769c:	fa02 f303 	lsl.w	r3, r2, r3
 80076a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6a1a      	ldr	r2, [r3, #32]
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	43db      	mvns	r3, r3
 80076aa:	401a      	ands	r2, r3
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a1a      	ldr	r2, [r3, #32]
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	f003 031f 	and.w	r3, r3, #31
 80076ba:	6879      	ldr	r1, [r7, #4]
 80076bc:	fa01 f303 	lsl.w	r3, r1, r3
 80076c0:	431a      	orrs	r2, r3
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	621a      	str	r2, [r3, #32]
}
 80076c6:	bf00      	nop
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
	...

080076d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d101      	bne.n	80076ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076e8:	2302      	movs	r3, #2
 80076ea:	e050      	b.n	800778e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	68fa      	ldr	r2, [r7, #12]
 800771a:	4313      	orrs	r3, r2
 800771c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68fa      	ldr	r2, [r7, #12]
 8007724:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a1c      	ldr	r2, [pc, #112]	; (800779c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d018      	beq.n	8007762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007738:	d013      	beq.n	8007762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a18      	ldr	r2, [pc, #96]	; (80077a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d00e      	beq.n	8007762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a16      	ldr	r2, [pc, #88]	; (80077a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d009      	beq.n	8007762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a15      	ldr	r2, [pc, #84]	; (80077a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d004      	beq.n	8007762 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a13      	ldr	r2, [pc, #76]	; (80077ac <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d10c      	bne.n	800777c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007768:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	4313      	orrs	r3, r2
 8007772:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2201      	movs	r2, #1
 8007780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3714      	adds	r7, #20
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	40010000 	.word	0x40010000
 80077a0:	40000400 	.word	0x40000400
 80077a4:	40000800 	.word	0x40000800
 80077a8:	40000c00 	.word	0x40000c00
 80077ac:	40014000 	.word	0x40014000

080077b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b082      	sub	sp, #8
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d101      	bne.n	80077ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e03f      	b.n	800786a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d106      	bne.n	8007804 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fc f9a8 	bl	8003b54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2224      	movs	r2, #36	; 0x24
 8007808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68da      	ldr	r2, [r3, #12]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800781a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f000 fd23 	bl	8008268 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	691a      	ldr	r2, [r3, #16]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007830:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	695a      	ldr	r2, [r3, #20]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007840:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68da      	ldr	r2, [r3, #12]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007850:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2220      	movs	r2, #32
 800785c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2220      	movs	r2, #32
 8007864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3708      	adds	r7, #8
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007872:	b480      	push	{r7}
 8007874:	b085      	sub	sp, #20
 8007876:	af00      	add	r7, sp, #0
 8007878:	60f8      	str	r0, [r7, #12]
 800787a:	60b9      	str	r1, [r7, #8]
 800787c:	4613      	mov	r3, r2
 800787e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b20      	cmp	r3, #32
 800788a:	d130      	bne.n	80078ee <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d002      	beq.n	8007898 <HAL_UART_Transmit_IT+0x26>
 8007892:	88fb      	ldrh	r3, [r7, #6]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e029      	b.n	80078f0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078a2:	2b01      	cmp	r3, #1
 80078a4:	d101      	bne.n	80078aa <HAL_UART_Transmit_IT+0x38>
 80078a6:	2302      	movs	r3, #2
 80078a8:	e022      	b.n	80078f0 <HAL_UART_Transmit_IT+0x7e>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	68ba      	ldr	r2, [r7, #8]
 80078b6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	88fa      	ldrh	r2, [r7, #6]
 80078bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	88fa      	ldrh	r2, [r7, #6]
 80078c2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2221      	movs	r2, #33	; 0x21
 80078ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2200      	movs	r2, #0
 80078d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	68da      	ldr	r2, [r3, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80078e8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80078ea:	2300      	movs	r3, #0
 80078ec:	e000      	b.n	80078f0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80078ee:	2302      	movs	r3, #2
  }
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3714      	adds	r7, #20
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	4613      	mov	r3, r2
 8007908:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007910:	b2db      	uxtb	r3, r3
 8007912:	2b20      	cmp	r3, #32
 8007914:	d11d      	bne.n	8007952 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d002      	beq.n	8007922 <HAL_UART_Receive_IT+0x26>
 800791c:	88fb      	ldrh	r3, [r7, #6]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e016      	b.n	8007954 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800792c:	2b01      	cmp	r3, #1
 800792e:	d101      	bne.n	8007934 <HAL_UART_Receive_IT+0x38>
 8007930:	2302      	movs	r3, #2
 8007932:	e00f      	b.n	8007954 <HAL_UART_Receive_IT+0x58>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	2200      	movs	r2, #0
 8007940:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007942:	88fb      	ldrh	r3, [r7, #6]
 8007944:	461a      	mov	r2, r3
 8007946:	68b9      	ldr	r1, [r7, #8]
 8007948:	68f8      	ldr	r0, [r7, #12]
 800794a:	f000 fab5 	bl	8007eb8 <UART_Start_Receive_IT>
 800794e:	4603      	mov	r3, r0
 8007950:	e000      	b.n	8007954 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007952:	2302      	movs	r3, #2
  }
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b0ba      	sub	sp, #232	; 0xe8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	695b      	ldr	r3, [r3, #20]
 800797e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007982:	2300      	movs	r3, #0
 8007984:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007988:	2300      	movs	r3, #0
 800798a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800798e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007992:	f003 030f 	and.w	r3, r3, #15
 8007996:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800799a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10f      	bne.n	80079c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80079a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079a6:	f003 0320 	and.w	r3, r3, #32
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d009      	beq.n	80079c2 <HAL_UART_IRQHandler+0x66>
 80079ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079b2:	f003 0320 	and.w	r3, r3, #32
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d003      	beq.n	80079c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 fb99 	bl	80080f2 <UART_Receive_IT>
      return;
 80079c0:	e256      	b.n	8007e70 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80079c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 80de 	beq.w	8007b88 <HAL_UART_IRQHandler+0x22c>
 80079cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d106      	bne.n	80079e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80079d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	f000 80d1 	beq.w	8007b88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80079e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079ea:	f003 0301 	and.w	r3, r3, #1
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00b      	beq.n	8007a0a <HAL_UART_IRQHandler+0xae>
 80079f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d005      	beq.n	8007a0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a02:	f043 0201 	orr.w	r2, r3, #1
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a0e:	f003 0304 	and.w	r3, r3, #4
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00b      	beq.n	8007a2e <HAL_UART_IRQHandler+0xd2>
 8007a16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d005      	beq.n	8007a2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a26:	f043 0202 	orr.w	r2, r3, #2
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007a2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d00b      	beq.n	8007a52 <HAL_UART_IRQHandler+0xf6>
 8007a3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a3e:	f003 0301 	and.w	r3, r3, #1
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4a:	f043 0204 	orr.w	r2, r3, #4
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a56:	f003 0308 	and.w	r3, r3, #8
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d011      	beq.n	8007a82 <HAL_UART_IRQHandler+0x126>
 8007a5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a62:	f003 0320 	and.w	r3, r3, #32
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d105      	bne.n	8007a76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007a6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d005      	beq.n	8007a82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7a:	f043 0208 	orr.w	r2, r3, #8
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f000 81ed 	beq.w	8007e66 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a90:	f003 0320 	and.w	r3, r3, #32
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d008      	beq.n	8007aaa <HAL_UART_IRQHandler+0x14e>
 8007a98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a9c:	f003 0320 	and.w	r3, r3, #32
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d002      	beq.n	8007aaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 fb24 	bl	80080f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	695b      	ldr	r3, [r3, #20]
 8007ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab4:	2b40      	cmp	r3, #64	; 0x40
 8007ab6:	bf0c      	ite	eq
 8007ab8:	2301      	moveq	r3, #1
 8007aba:	2300      	movne	r3, #0
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac6:	f003 0308 	and.w	r3, r3, #8
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d103      	bne.n	8007ad6 <HAL_UART_IRQHandler+0x17a>
 8007ace:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d04f      	beq.n	8007b76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fa2c 	bl	8007f34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	695b      	ldr	r3, [r3, #20]
 8007ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ae6:	2b40      	cmp	r3, #64	; 0x40
 8007ae8:	d141      	bne.n	8007b6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3314      	adds	r3, #20
 8007af0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007af8:	e853 3f00 	ldrex	r3, [r3]
 8007afc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3314      	adds	r3, #20
 8007b12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007b16:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007b22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007b26:	e841 2300 	strex	r3, r2, [r1]
 8007b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007b2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d1d9      	bne.n	8007aea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d013      	beq.n	8007b66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b42:	4a7d      	ldr	r2, [pc, #500]	; (8007d38 <HAL_UART_IRQHandler+0x3dc>)
 8007b44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fd f919 	bl	8004d82 <HAL_DMA_Abort_IT>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d016      	beq.n	8007b84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b60:	4610      	mov	r0, r2
 8007b62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b64:	e00e      	b.n	8007b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 f990 	bl	8007e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b6c:	e00a      	b.n	8007b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 f98c 	bl	8007e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b74:	e006      	b.n	8007b84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 f988 	bl	8007e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007b82:	e170      	b.n	8007e66 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b84:	bf00      	nop
    return;
 8007b86:	e16e      	b.n	8007e66 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	f040 814a 	bne.w	8007e26 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b96:	f003 0310 	and.w	r3, r3, #16
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f000 8143 	beq.w	8007e26 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007ba0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ba4:	f003 0310 	and.w	r3, r3, #16
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	f000 813c 	beq.w	8007e26 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60bb      	str	r3, [r7, #8]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	60bb      	str	r3, [r7, #8]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	60bb      	str	r3, [r7, #8]
 8007bc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	695b      	ldr	r3, [r3, #20]
 8007bca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bce:	2b40      	cmp	r3, #64	; 0x40
 8007bd0:	f040 80b4 	bne.w	8007d3c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007be0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 8140 	beq.w	8007e6a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007bee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	f080 8139 	bcs.w	8007e6a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007bfe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c04:	69db      	ldr	r3, [r3, #28]
 8007c06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c0a:	f000 8088 	beq.w	8007d1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	330c      	adds	r3, #12
 8007c14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007c1c:	e853 3f00 	ldrex	r3, [r3]
 8007c20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007c24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007c28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	330c      	adds	r3, #12
 8007c36:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007c3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007c3e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c42:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007c46:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007c4a:	e841 2300 	strex	r3, r2, [r1]
 8007c4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007c52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1d9      	bne.n	8007c0e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	3314      	adds	r3, #20
 8007c60:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c64:	e853 3f00 	ldrex	r3, [r3]
 8007c68:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007c6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007c6c:	f023 0301 	bic.w	r3, r3, #1
 8007c70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3314      	adds	r3, #20
 8007c7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007c7e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007c82:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007c86:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007c8a:	e841 2300 	strex	r3, r2, [r1]
 8007c8e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007c90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1e1      	bne.n	8007c5a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	3314      	adds	r3, #20
 8007c9c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ca0:	e853 3f00 	ldrex	r3, [r3]
 8007ca4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007ca6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ca8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	3314      	adds	r3, #20
 8007cb6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007cba:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007cbc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cbe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007cc0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007cc2:	e841 2300 	strex	r3, r2, [r1]
 8007cc6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007cc8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1e3      	bne.n	8007c96 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	330c      	adds	r3, #12
 8007ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ce6:	e853 3f00 	ldrex	r3, [r3]
 8007cea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007cec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007cee:	f023 0310 	bic.w	r3, r3, #16
 8007cf2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	330c      	adds	r3, #12
 8007cfc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007d00:	65ba      	str	r2, [r7, #88]	; 0x58
 8007d02:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d04:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007d06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d08:	e841 2300 	strex	r3, r2, [r1]
 8007d0c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007d0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1e3      	bne.n	8007cdc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f7fc ffc2 	bl	8004ca2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	1ad3      	subs	r3, r2, r3
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f8b6 	bl	8007ea0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007d34:	e099      	b.n	8007e6a <HAL_UART_IRQHandler+0x50e>
 8007d36:	bf00      	nop
 8007d38:	08007ffb 	.word	0x08007ffb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	1ad3      	subs	r3, r2, r3
 8007d48:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d50:	b29b      	uxth	r3, r3
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f000 808b 	beq.w	8007e6e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007d58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f000 8086 	beq.w	8007e6e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	330c      	adds	r3, #12
 8007d68:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d6c:	e853 3f00 	ldrex	r3, [r3]
 8007d70:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007d78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	330c      	adds	r3, #12
 8007d82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007d86:	647a      	str	r2, [r7, #68]	; 0x44
 8007d88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007d8c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d8e:	e841 2300 	strex	r3, r2, [r1]
 8007d92:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007d94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1e3      	bne.n	8007d62 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	3314      	adds	r3, #20
 8007da0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007da4:	e853 3f00 	ldrex	r3, [r3]
 8007da8:	623b      	str	r3, [r7, #32]
   return(result);
 8007daa:	6a3b      	ldr	r3, [r7, #32]
 8007dac:	f023 0301 	bic.w	r3, r3, #1
 8007db0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	3314      	adds	r3, #20
 8007dba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007dbe:	633a      	str	r2, [r7, #48]	; 0x30
 8007dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007dc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dc6:	e841 2300 	strex	r3, r2, [r1]
 8007dca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1e3      	bne.n	8007d9a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	330c      	adds	r3, #12
 8007de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f023 0310 	bic.w	r3, r3, #16
 8007df6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	330c      	adds	r3, #12
 8007e00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007e04:	61fa      	str	r2, [r7, #28]
 8007e06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e08:	69b9      	ldr	r1, [r7, #24]
 8007e0a:	69fa      	ldr	r2, [r7, #28]
 8007e0c:	e841 2300 	strex	r3, r2, [r1]
 8007e10:	617b      	str	r3, [r7, #20]
   return(result);
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1e3      	bne.n	8007de0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007e18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f83e 	bl	8007ea0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e24:	e023      	b.n	8007e6e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d009      	beq.n	8007e46 <HAL_UART_IRQHandler+0x4ea>
 8007e32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d003      	beq.n	8007e46 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f8ef 	bl	8008022 <UART_Transmit_IT>
    return;
 8007e44:	e014      	b.n	8007e70 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d00e      	beq.n	8007e70 <HAL_UART_IRQHandler+0x514>
 8007e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d008      	beq.n	8007e70 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 f92f 	bl	80080c2 <UART_EndTransmit_IT>
    return;
 8007e64:	e004      	b.n	8007e70 <HAL_UART_IRQHandler+0x514>
    return;
 8007e66:	bf00      	nop
 8007e68:	e002      	b.n	8007e70 <HAL_UART_IRQHandler+0x514>
      return;
 8007e6a:	bf00      	nop
 8007e6c:	e000      	b.n	8007e70 <HAL_UART_IRQHandler+0x514>
      return;
 8007e6e:	bf00      	nop
  }
}
 8007e70:	37e8      	adds	r7, #232	; 0xe8
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop

08007e78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007e94:	bf00      	nop
 8007e96:	370c      	adds	r7, #12
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
 8007ea8:	460b      	mov	r3, r1
 8007eaa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007eac:	bf00      	nop
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr

08007eb8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	4613      	mov	r3, r2
 8007ec4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	68ba      	ldr	r2, [r7, #8]
 8007eca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	88fa      	ldrh	r2, [r7, #6]
 8007ed0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	88fa      	ldrh	r2, [r7, #6]
 8007ed6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2200      	movs	r2, #0
 8007edc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2222      	movs	r2, #34	; 0x22
 8007ee2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	691b      	ldr	r3, [r3, #16]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d007      	beq.n	8007f06 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	68da      	ldr	r2, [r3, #12]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f04:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	695a      	ldr	r2, [r3, #20]
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f042 0201 	orr.w	r2, r2, #1
 8007f14:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f042 0220 	orr.w	r2, r2, #32
 8007f24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b095      	sub	sp, #84	; 0x54
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	330c      	adds	r3, #12
 8007f42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f46:	e853 3f00 	ldrex	r3, [r3]
 8007f4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	330c      	adds	r3, #12
 8007f5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f5c:	643a      	str	r2, [r7, #64]	; 0x40
 8007f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f64:	e841 2300 	strex	r3, r2, [r1]
 8007f68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1e5      	bne.n	8007f3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	3314      	adds	r3, #20
 8007f76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f78:	6a3b      	ldr	r3, [r7, #32]
 8007f7a:	e853 3f00 	ldrex	r3, [r3]
 8007f7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f80:	69fb      	ldr	r3, [r7, #28]
 8007f82:	f023 0301 	bic.w	r3, r3, #1
 8007f86:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3314      	adds	r3, #20
 8007f8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f98:	e841 2300 	strex	r3, r2, [r1]
 8007f9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d1e5      	bne.n	8007f70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d119      	bne.n	8007fe0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	330c      	adds	r3, #12
 8007fb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	e853 3f00 	ldrex	r3, [r3]
 8007fba:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	f023 0310 	bic.w	r3, r3, #16
 8007fc2:	647b      	str	r3, [r7, #68]	; 0x44
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	330c      	adds	r3, #12
 8007fca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fcc:	61ba      	str	r2, [r7, #24]
 8007fce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd0:	6979      	ldr	r1, [r7, #20]
 8007fd2:	69ba      	ldr	r2, [r7, #24]
 8007fd4:	e841 2300 	strex	r3, r2, [r1]
 8007fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d1e5      	bne.n	8007fac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2220      	movs	r2, #32
 8007fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2200      	movs	r2, #0
 8007fec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007fee:	bf00      	nop
 8007ff0:	3754      	adds	r7, #84	; 0x54
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr

08007ffa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ffa:	b580      	push	{r7, lr}
 8007ffc:	b084      	sub	sp, #16
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008006:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2200      	movs	r2, #0
 8008012:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008014:	68f8      	ldr	r0, [r7, #12]
 8008016:	f7ff ff39 	bl	8007e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800801a:	bf00      	nop
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008022:	b480      	push	{r7}
 8008024:	b085      	sub	sp, #20
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b21      	cmp	r3, #33	; 0x21
 8008034:	d13e      	bne.n	80080b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800803e:	d114      	bne.n	800806a <UART_Transmit_IT+0x48>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d110      	bne.n	800806a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a1b      	ldr	r3, [r3, #32]
 800804c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	881b      	ldrh	r3, [r3, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800805c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a1b      	ldr	r3, [r3, #32]
 8008062:	1c9a      	adds	r2, r3, #2
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	621a      	str	r2, [r3, #32]
 8008068:	e008      	b.n	800807c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6a1b      	ldr	r3, [r3, #32]
 800806e:	1c59      	adds	r1, r3, #1
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	6211      	str	r1, [r2, #32]
 8008074:	781a      	ldrb	r2, [r3, #0]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008080:	b29b      	uxth	r3, r3
 8008082:	3b01      	subs	r3, #1
 8008084:	b29b      	uxth	r3, r3
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	4619      	mov	r1, r3
 800808a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10f      	bne.n	80080b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	68da      	ldr	r2, [r3, #12]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800809e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	68da      	ldr	r2, [r3, #12]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80080b0:	2300      	movs	r3, #0
 80080b2:	e000      	b.n	80080b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80080b4:	2302      	movs	r3, #2
  }
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3714      	adds	r7, #20
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b082      	sub	sp, #8
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2220      	movs	r2, #32
 80080de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7ff fec8 	bl	8007e78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3708      	adds	r7, #8
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b08c      	sub	sp, #48	; 0x30
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b22      	cmp	r3, #34	; 0x22
 8008104:	f040 80ab 	bne.w	800825e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008110:	d117      	bne.n	8008142 <UART_Receive_IT+0x50>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	691b      	ldr	r3, [r3, #16]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d113      	bne.n	8008142 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800811a:	2300      	movs	r3, #0
 800811c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008122:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	b29b      	uxth	r3, r3
 800812c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008130:	b29a      	uxth	r2, r3
 8008132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008134:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813a:	1c9a      	adds	r2, r3, #2
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	629a      	str	r2, [r3, #40]	; 0x28
 8008140:	e026      	b.n	8008190 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008146:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008148:	2300      	movs	r3, #0
 800814a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008154:	d007      	beq.n	8008166 <UART_Receive_IT+0x74>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10a      	bne.n	8008174 <UART_Receive_IT+0x82>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	691b      	ldr	r3, [r3, #16]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d106      	bne.n	8008174 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	b2da      	uxtb	r2, r3
 800816e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008170:	701a      	strb	r2, [r3, #0]
 8008172:	e008      	b.n	8008186 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	685b      	ldr	r3, [r3, #4]
 800817a:	b2db      	uxtb	r3, r3
 800817c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008180:	b2da      	uxtb	r2, r3
 8008182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008184:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800818a:	1c5a      	adds	r2, r3, #1
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008194:	b29b      	uxth	r3, r3
 8008196:	3b01      	subs	r3, #1
 8008198:	b29b      	uxth	r3, r3
 800819a:	687a      	ldr	r2, [r7, #4]
 800819c:	4619      	mov	r1, r3
 800819e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d15a      	bne.n	800825a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68da      	ldr	r2, [r3, #12]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f022 0220 	bic.w	r2, r2, #32
 80081b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	68da      	ldr	r2, [r3, #12]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	695a      	ldr	r2, [r3, #20]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f022 0201 	bic.w	r2, r2, #1
 80081d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d135      	bne.n	8008250 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	330c      	adds	r3, #12
 80081f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	e853 3f00 	ldrex	r3, [r3]
 80081f8:	613b      	str	r3, [r7, #16]
   return(result);
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	f023 0310 	bic.w	r3, r3, #16
 8008200:	627b      	str	r3, [r7, #36]	; 0x24
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	330c      	adds	r3, #12
 8008208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800820a:	623a      	str	r2, [r7, #32]
 800820c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820e:	69f9      	ldr	r1, [r7, #28]
 8008210:	6a3a      	ldr	r2, [r7, #32]
 8008212:	e841 2300 	strex	r3, r2, [r1]
 8008216:	61bb      	str	r3, [r7, #24]
   return(result);
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1e5      	bne.n	80081ea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f003 0310 	and.w	r3, r3, #16
 8008228:	2b10      	cmp	r3, #16
 800822a:	d10a      	bne.n	8008242 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800822c:	2300      	movs	r3, #0
 800822e:	60fb      	str	r3, [r7, #12]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	60fb      	str	r3, [r7, #12]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	60fb      	str	r3, [r7, #12]
 8008240:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7ff fe29 	bl	8007ea0 <HAL_UARTEx_RxEventCallback>
 800824e:	e002      	b.n	8008256 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f7f8 ffd9 	bl	8001208 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008256:	2300      	movs	r3, #0
 8008258:	e002      	b.n	8008260 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800825a:	2300      	movs	r3, #0
 800825c:	e000      	b.n	8008260 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800825e:	2302      	movs	r3, #2
  }
}
 8008260:	4618      	mov	r0, r3
 8008262:	3730      	adds	r7, #48	; 0x30
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}

08008268 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008268:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800826c:	b0c0      	sub	sp, #256	; 0x100
 800826e:	af00      	add	r7, sp, #0
 8008270:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008284:	68d9      	ldr	r1, [r3, #12]
 8008286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	ea40 0301 	orr.w	r3, r0, r1
 8008290:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008296:	689a      	ldr	r2, [r3, #8]
 8008298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	431a      	orrs	r2, r3
 80082a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082a4:	695b      	ldr	r3, [r3, #20]
 80082a6:	431a      	orrs	r2, r3
 80082a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082ac:	69db      	ldr	r3, [r3, #28]
 80082ae:	4313      	orrs	r3, r2
 80082b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80082b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80082c0:	f021 010c 	bic.w	r1, r1, #12
 80082c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082c8:	681a      	ldr	r2, [r3, #0]
 80082ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80082ce:	430b      	orrs	r3, r1
 80082d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80082d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80082de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082e2:	6999      	ldr	r1, [r3, #24]
 80082e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	ea40 0301 	orr.w	r3, r0, r1
 80082ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80082f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	4b8f      	ldr	r3, [pc, #572]	; (8008534 <UART_SetConfig+0x2cc>)
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d005      	beq.n	8008308 <UART_SetConfig+0xa0>
 80082fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	4b8d      	ldr	r3, [pc, #564]	; (8008538 <UART_SetConfig+0x2d0>)
 8008304:	429a      	cmp	r2, r3
 8008306:	d104      	bne.n	8008312 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008308:	f7fd fbd6 	bl	8005ab8 <HAL_RCC_GetPCLK2Freq>
 800830c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008310:	e003      	b.n	800831a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008312:	f7fd fbbd 	bl	8005a90 <HAL_RCC_GetPCLK1Freq>
 8008316:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800831a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008324:	f040 810c 	bne.w	8008540 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800832c:	2200      	movs	r2, #0
 800832e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008332:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008336:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800833a:	4622      	mov	r2, r4
 800833c:	462b      	mov	r3, r5
 800833e:	1891      	adds	r1, r2, r2
 8008340:	65b9      	str	r1, [r7, #88]	; 0x58
 8008342:	415b      	adcs	r3, r3
 8008344:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008346:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800834a:	4621      	mov	r1, r4
 800834c:	eb12 0801 	adds.w	r8, r2, r1
 8008350:	4629      	mov	r1, r5
 8008352:	eb43 0901 	adc.w	r9, r3, r1
 8008356:	f04f 0200 	mov.w	r2, #0
 800835a:	f04f 0300 	mov.w	r3, #0
 800835e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008362:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008366:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800836a:	4690      	mov	r8, r2
 800836c:	4699      	mov	r9, r3
 800836e:	4623      	mov	r3, r4
 8008370:	eb18 0303 	adds.w	r3, r8, r3
 8008374:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008378:	462b      	mov	r3, r5
 800837a:	eb49 0303 	adc.w	r3, r9, r3
 800837e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800838e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008392:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008396:	460b      	mov	r3, r1
 8008398:	18db      	adds	r3, r3, r3
 800839a:	653b      	str	r3, [r7, #80]	; 0x50
 800839c:	4613      	mov	r3, r2
 800839e:	eb42 0303 	adc.w	r3, r2, r3
 80083a2:	657b      	str	r3, [r7, #84]	; 0x54
 80083a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80083a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80083ac:	f7f8 fc74 	bl	8000c98 <__aeabi_uldivmod>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	4b61      	ldr	r3, [pc, #388]	; (800853c <UART_SetConfig+0x2d4>)
 80083b6:	fba3 2302 	umull	r2, r3, r3, r2
 80083ba:	095b      	lsrs	r3, r3, #5
 80083bc:	011c      	lsls	r4, r3, #4
 80083be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083c2:	2200      	movs	r2, #0
 80083c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80083c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80083cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80083d0:	4642      	mov	r2, r8
 80083d2:	464b      	mov	r3, r9
 80083d4:	1891      	adds	r1, r2, r2
 80083d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80083d8:	415b      	adcs	r3, r3
 80083da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80083e0:	4641      	mov	r1, r8
 80083e2:	eb12 0a01 	adds.w	sl, r2, r1
 80083e6:	4649      	mov	r1, r9
 80083e8:	eb43 0b01 	adc.w	fp, r3, r1
 80083ec:	f04f 0200 	mov.w	r2, #0
 80083f0:	f04f 0300 	mov.w	r3, #0
 80083f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80083f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80083fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008400:	4692      	mov	sl, r2
 8008402:	469b      	mov	fp, r3
 8008404:	4643      	mov	r3, r8
 8008406:	eb1a 0303 	adds.w	r3, sl, r3
 800840a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800840e:	464b      	mov	r3, r9
 8008410:	eb4b 0303 	adc.w	r3, fp, r3
 8008414:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	2200      	movs	r2, #0
 8008420:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008424:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008428:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800842c:	460b      	mov	r3, r1
 800842e:	18db      	adds	r3, r3, r3
 8008430:	643b      	str	r3, [r7, #64]	; 0x40
 8008432:	4613      	mov	r3, r2
 8008434:	eb42 0303 	adc.w	r3, r2, r3
 8008438:	647b      	str	r3, [r7, #68]	; 0x44
 800843a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800843e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008442:	f7f8 fc29 	bl	8000c98 <__aeabi_uldivmod>
 8008446:	4602      	mov	r2, r0
 8008448:	460b      	mov	r3, r1
 800844a:	4611      	mov	r1, r2
 800844c:	4b3b      	ldr	r3, [pc, #236]	; (800853c <UART_SetConfig+0x2d4>)
 800844e:	fba3 2301 	umull	r2, r3, r3, r1
 8008452:	095b      	lsrs	r3, r3, #5
 8008454:	2264      	movs	r2, #100	; 0x64
 8008456:	fb02 f303 	mul.w	r3, r2, r3
 800845a:	1acb      	subs	r3, r1, r3
 800845c:	00db      	lsls	r3, r3, #3
 800845e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008462:	4b36      	ldr	r3, [pc, #216]	; (800853c <UART_SetConfig+0x2d4>)
 8008464:	fba3 2302 	umull	r2, r3, r3, r2
 8008468:	095b      	lsrs	r3, r3, #5
 800846a:	005b      	lsls	r3, r3, #1
 800846c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008470:	441c      	add	r4, r3
 8008472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008476:	2200      	movs	r2, #0
 8008478:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800847c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008480:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008484:	4642      	mov	r2, r8
 8008486:	464b      	mov	r3, r9
 8008488:	1891      	adds	r1, r2, r2
 800848a:	63b9      	str	r1, [r7, #56]	; 0x38
 800848c:	415b      	adcs	r3, r3
 800848e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008490:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008494:	4641      	mov	r1, r8
 8008496:	1851      	adds	r1, r2, r1
 8008498:	6339      	str	r1, [r7, #48]	; 0x30
 800849a:	4649      	mov	r1, r9
 800849c:	414b      	adcs	r3, r1
 800849e:	637b      	str	r3, [r7, #52]	; 0x34
 80084a0:	f04f 0200 	mov.w	r2, #0
 80084a4:	f04f 0300 	mov.w	r3, #0
 80084a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80084ac:	4659      	mov	r1, fp
 80084ae:	00cb      	lsls	r3, r1, #3
 80084b0:	4651      	mov	r1, sl
 80084b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80084b6:	4651      	mov	r1, sl
 80084b8:	00ca      	lsls	r2, r1, #3
 80084ba:	4610      	mov	r0, r2
 80084bc:	4619      	mov	r1, r3
 80084be:	4603      	mov	r3, r0
 80084c0:	4642      	mov	r2, r8
 80084c2:	189b      	adds	r3, r3, r2
 80084c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80084c8:	464b      	mov	r3, r9
 80084ca:	460a      	mov	r2, r1
 80084cc:	eb42 0303 	adc.w	r3, r2, r3
 80084d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80084d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	2200      	movs	r2, #0
 80084dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80084e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80084e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80084e8:	460b      	mov	r3, r1
 80084ea:	18db      	adds	r3, r3, r3
 80084ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80084ee:	4613      	mov	r3, r2
 80084f0:	eb42 0303 	adc.w	r3, r2, r3
 80084f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80084fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80084fe:	f7f8 fbcb 	bl	8000c98 <__aeabi_uldivmod>
 8008502:	4602      	mov	r2, r0
 8008504:	460b      	mov	r3, r1
 8008506:	4b0d      	ldr	r3, [pc, #52]	; (800853c <UART_SetConfig+0x2d4>)
 8008508:	fba3 1302 	umull	r1, r3, r3, r2
 800850c:	095b      	lsrs	r3, r3, #5
 800850e:	2164      	movs	r1, #100	; 0x64
 8008510:	fb01 f303 	mul.w	r3, r1, r3
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	00db      	lsls	r3, r3, #3
 8008518:	3332      	adds	r3, #50	; 0x32
 800851a:	4a08      	ldr	r2, [pc, #32]	; (800853c <UART_SetConfig+0x2d4>)
 800851c:	fba2 2303 	umull	r2, r3, r2, r3
 8008520:	095b      	lsrs	r3, r3, #5
 8008522:	f003 0207 	and.w	r2, r3, #7
 8008526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4422      	add	r2, r4
 800852e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008530:	e105      	b.n	800873e <UART_SetConfig+0x4d6>
 8008532:	bf00      	nop
 8008534:	40011000 	.word	0x40011000
 8008538:	40011400 	.word	0x40011400
 800853c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008540:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008544:	2200      	movs	r2, #0
 8008546:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800854a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800854e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008552:	4642      	mov	r2, r8
 8008554:	464b      	mov	r3, r9
 8008556:	1891      	adds	r1, r2, r2
 8008558:	6239      	str	r1, [r7, #32]
 800855a:	415b      	adcs	r3, r3
 800855c:	627b      	str	r3, [r7, #36]	; 0x24
 800855e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008562:	4641      	mov	r1, r8
 8008564:	1854      	adds	r4, r2, r1
 8008566:	4649      	mov	r1, r9
 8008568:	eb43 0501 	adc.w	r5, r3, r1
 800856c:	f04f 0200 	mov.w	r2, #0
 8008570:	f04f 0300 	mov.w	r3, #0
 8008574:	00eb      	lsls	r3, r5, #3
 8008576:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800857a:	00e2      	lsls	r2, r4, #3
 800857c:	4614      	mov	r4, r2
 800857e:	461d      	mov	r5, r3
 8008580:	4643      	mov	r3, r8
 8008582:	18e3      	adds	r3, r4, r3
 8008584:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008588:	464b      	mov	r3, r9
 800858a:	eb45 0303 	adc.w	r3, r5, r3
 800858e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800859e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80085a2:	f04f 0200 	mov.w	r2, #0
 80085a6:	f04f 0300 	mov.w	r3, #0
 80085aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80085ae:	4629      	mov	r1, r5
 80085b0:	008b      	lsls	r3, r1, #2
 80085b2:	4621      	mov	r1, r4
 80085b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80085b8:	4621      	mov	r1, r4
 80085ba:	008a      	lsls	r2, r1, #2
 80085bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80085c0:	f7f8 fb6a 	bl	8000c98 <__aeabi_uldivmod>
 80085c4:	4602      	mov	r2, r0
 80085c6:	460b      	mov	r3, r1
 80085c8:	4b60      	ldr	r3, [pc, #384]	; (800874c <UART_SetConfig+0x4e4>)
 80085ca:	fba3 2302 	umull	r2, r3, r3, r2
 80085ce:	095b      	lsrs	r3, r3, #5
 80085d0:	011c      	lsls	r4, r3, #4
 80085d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085d6:	2200      	movs	r2, #0
 80085d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80085dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80085e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80085e4:	4642      	mov	r2, r8
 80085e6:	464b      	mov	r3, r9
 80085e8:	1891      	adds	r1, r2, r2
 80085ea:	61b9      	str	r1, [r7, #24]
 80085ec:	415b      	adcs	r3, r3
 80085ee:	61fb      	str	r3, [r7, #28]
 80085f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80085f4:	4641      	mov	r1, r8
 80085f6:	1851      	adds	r1, r2, r1
 80085f8:	6139      	str	r1, [r7, #16]
 80085fa:	4649      	mov	r1, r9
 80085fc:	414b      	adcs	r3, r1
 80085fe:	617b      	str	r3, [r7, #20]
 8008600:	f04f 0200 	mov.w	r2, #0
 8008604:	f04f 0300 	mov.w	r3, #0
 8008608:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800860c:	4659      	mov	r1, fp
 800860e:	00cb      	lsls	r3, r1, #3
 8008610:	4651      	mov	r1, sl
 8008612:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008616:	4651      	mov	r1, sl
 8008618:	00ca      	lsls	r2, r1, #3
 800861a:	4610      	mov	r0, r2
 800861c:	4619      	mov	r1, r3
 800861e:	4603      	mov	r3, r0
 8008620:	4642      	mov	r2, r8
 8008622:	189b      	adds	r3, r3, r2
 8008624:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008628:	464b      	mov	r3, r9
 800862a:	460a      	mov	r2, r1
 800862c:	eb42 0303 	adc.w	r3, r2, r3
 8008630:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	67bb      	str	r3, [r7, #120]	; 0x78
 800863e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008640:	f04f 0200 	mov.w	r2, #0
 8008644:	f04f 0300 	mov.w	r3, #0
 8008648:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800864c:	4649      	mov	r1, r9
 800864e:	008b      	lsls	r3, r1, #2
 8008650:	4641      	mov	r1, r8
 8008652:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008656:	4641      	mov	r1, r8
 8008658:	008a      	lsls	r2, r1, #2
 800865a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800865e:	f7f8 fb1b 	bl	8000c98 <__aeabi_uldivmod>
 8008662:	4602      	mov	r2, r0
 8008664:	460b      	mov	r3, r1
 8008666:	4b39      	ldr	r3, [pc, #228]	; (800874c <UART_SetConfig+0x4e4>)
 8008668:	fba3 1302 	umull	r1, r3, r3, r2
 800866c:	095b      	lsrs	r3, r3, #5
 800866e:	2164      	movs	r1, #100	; 0x64
 8008670:	fb01 f303 	mul.w	r3, r1, r3
 8008674:	1ad3      	subs	r3, r2, r3
 8008676:	011b      	lsls	r3, r3, #4
 8008678:	3332      	adds	r3, #50	; 0x32
 800867a:	4a34      	ldr	r2, [pc, #208]	; (800874c <UART_SetConfig+0x4e4>)
 800867c:	fba2 2303 	umull	r2, r3, r2, r3
 8008680:	095b      	lsrs	r3, r3, #5
 8008682:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008686:	441c      	add	r4, r3
 8008688:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800868c:	2200      	movs	r2, #0
 800868e:	673b      	str	r3, [r7, #112]	; 0x70
 8008690:	677a      	str	r2, [r7, #116]	; 0x74
 8008692:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008696:	4642      	mov	r2, r8
 8008698:	464b      	mov	r3, r9
 800869a:	1891      	adds	r1, r2, r2
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	415b      	adcs	r3, r3
 80086a0:	60fb      	str	r3, [r7, #12]
 80086a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80086a6:	4641      	mov	r1, r8
 80086a8:	1851      	adds	r1, r2, r1
 80086aa:	6039      	str	r1, [r7, #0]
 80086ac:	4649      	mov	r1, r9
 80086ae:	414b      	adcs	r3, r1
 80086b0:	607b      	str	r3, [r7, #4]
 80086b2:	f04f 0200 	mov.w	r2, #0
 80086b6:	f04f 0300 	mov.w	r3, #0
 80086ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80086be:	4659      	mov	r1, fp
 80086c0:	00cb      	lsls	r3, r1, #3
 80086c2:	4651      	mov	r1, sl
 80086c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80086c8:	4651      	mov	r1, sl
 80086ca:	00ca      	lsls	r2, r1, #3
 80086cc:	4610      	mov	r0, r2
 80086ce:	4619      	mov	r1, r3
 80086d0:	4603      	mov	r3, r0
 80086d2:	4642      	mov	r2, r8
 80086d4:	189b      	adds	r3, r3, r2
 80086d6:	66bb      	str	r3, [r7, #104]	; 0x68
 80086d8:	464b      	mov	r3, r9
 80086da:	460a      	mov	r2, r1
 80086dc:	eb42 0303 	adc.w	r3, r2, r3
 80086e0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80086e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	663b      	str	r3, [r7, #96]	; 0x60
 80086ec:	667a      	str	r2, [r7, #100]	; 0x64
 80086ee:	f04f 0200 	mov.w	r2, #0
 80086f2:	f04f 0300 	mov.w	r3, #0
 80086f6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80086fa:	4649      	mov	r1, r9
 80086fc:	008b      	lsls	r3, r1, #2
 80086fe:	4641      	mov	r1, r8
 8008700:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008704:	4641      	mov	r1, r8
 8008706:	008a      	lsls	r2, r1, #2
 8008708:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800870c:	f7f8 fac4 	bl	8000c98 <__aeabi_uldivmod>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4b0d      	ldr	r3, [pc, #52]	; (800874c <UART_SetConfig+0x4e4>)
 8008716:	fba3 1302 	umull	r1, r3, r3, r2
 800871a:	095b      	lsrs	r3, r3, #5
 800871c:	2164      	movs	r1, #100	; 0x64
 800871e:	fb01 f303 	mul.w	r3, r1, r3
 8008722:	1ad3      	subs	r3, r2, r3
 8008724:	011b      	lsls	r3, r3, #4
 8008726:	3332      	adds	r3, #50	; 0x32
 8008728:	4a08      	ldr	r2, [pc, #32]	; (800874c <UART_SetConfig+0x4e4>)
 800872a:	fba2 2303 	umull	r2, r3, r2, r3
 800872e:	095b      	lsrs	r3, r3, #5
 8008730:	f003 020f 	and.w	r2, r3, #15
 8008734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4422      	add	r2, r4
 800873c:	609a      	str	r2, [r3, #8]
}
 800873e:	bf00      	nop
 8008740:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008744:	46bd      	mov	sp, r7
 8008746:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800874a:	bf00      	nop
 800874c:	51eb851f 	.word	0x51eb851f

08008750 <__errno>:
 8008750:	4b01      	ldr	r3, [pc, #4]	; (8008758 <__errno+0x8>)
 8008752:	6818      	ldr	r0, [r3, #0]
 8008754:	4770      	bx	lr
 8008756:	bf00      	nop
 8008758:	20000040 	.word	0x20000040

0800875c <__libc_init_array>:
 800875c:	b570      	push	{r4, r5, r6, lr}
 800875e:	4d0d      	ldr	r5, [pc, #52]	; (8008794 <__libc_init_array+0x38>)
 8008760:	4c0d      	ldr	r4, [pc, #52]	; (8008798 <__libc_init_array+0x3c>)
 8008762:	1b64      	subs	r4, r4, r5
 8008764:	10a4      	asrs	r4, r4, #2
 8008766:	2600      	movs	r6, #0
 8008768:	42a6      	cmp	r6, r4
 800876a:	d109      	bne.n	8008780 <__libc_init_array+0x24>
 800876c:	4d0b      	ldr	r5, [pc, #44]	; (800879c <__libc_init_array+0x40>)
 800876e:	4c0c      	ldr	r4, [pc, #48]	; (80087a0 <__libc_init_array+0x44>)
 8008770:	f003 fe30 	bl	800c3d4 <_init>
 8008774:	1b64      	subs	r4, r4, r5
 8008776:	10a4      	asrs	r4, r4, #2
 8008778:	2600      	movs	r6, #0
 800877a:	42a6      	cmp	r6, r4
 800877c:	d105      	bne.n	800878a <__libc_init_array+0x2e>
 800877e:	bd70      	pop	{r4, r5, r6, pc}
 8008780:	f855 3b04 	ldr.w	r3, [r5], #4
 8008784:	4798      	blx	r3
 8008786:	3601      	adds	r6, #1
 8008788:	e7ee      	b.n	8008768 <__libc_init_array+0xc>
 800878a:	f855 3b04 	ldr.w	r3, [r5], #4
 800878e:	4798      	blx	r3
 8008790:	3601      	adds	r6, #1
 8008792:	e7f2      	b.n	800877a <__libc_init_array+0x1e>
 8008794:	0800c8f8 	.word	0x0800c8f8
 8008798:	0800c8f8 	.word	0x0800c8f8
 800879c:	0800c8f8 	.word	0x0800c8f8
 80087a0:	0800c8fc 	.word	0x0800c8fc

080087a4 <memset>:
 80087a4:	4402      	add	r2, r0
 80087a6:	4603      	mov	r3, r0
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d100      	bne.n	80087ae <memset+0xa>
 80087ac:	4770      	bx	lr
 80087ae:	f803 1b01 	strb.w	r1, [r3], #1
 80087b2:	e7f9      	b.n	80087a8 <memset+0x4>

080087b4 <__cvt>:
 80087b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087b8:	ec55 4b10 	vmov	r4, r5, d0
 80087bc:	2d00      	cmp	r5, #0
 80087be:	460e      	mov	r6, r1
 80087c0:	4619      	mov	r1, r3
 80087c2:	462b      	mov	r3, r5
 80087c4:	bfbb      	ittet	lt
 80087c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80087ca:	461d      	movlt	r5, r3
 80087cc:	2300      	movge	r3, #0
 80087ce:	232d      	movlt	r3, #45	; 0x2d
 80087d0:	700b      	strb	r3, [r1, #0]
 80087d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80087d8:	4691      	mov	r9, r2
 80087da:	f023 0820 	bic.w	r8, r3, #32
 80087de:	bfbc      	itt	lt
 80087e0:	4622      	movlt	r2, r4
 80087e2:	4614      	movlt	r4, r2
 80087e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80087e8:	d005      	beq.n	80087f6 <__cvt+0x42>
 80087ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80087ee:	d100      	bne.n	80087f2 <__cvt+0x3e>
 80087f0:	3601      	adds	r6, #1
 80087f2:	2102      	movs	r1, #2
 80087f4:	e000      	b.n	80087f8 <__cvt+0x44>
 80087f6:	2103      	movs	r1, #3
 80087f8:	ab03      	add	r3, sp, #12
 80087fa:	9301      	str	r3, [sp, #4]
 80087fc:	ab02      	add	r3, sp, #8
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	ec45 4b10 	vmov	d0, r4, r5
 8008804:	4653      	mov	r3, sl
 8008806:	4632      	mov	r2, r6
 8008808:	f000 fcfe 	bl	8009208 <_dtoa_r>
 800880c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008810:	4607      	mov	r7, r0
 8008812:	d102      	bne.n	800881a <__cvt+0x66>
 8008814:	f019 0f01 	tst.w	r9, #1
 8008818:	d022      	beq.n	8008860 <__cvt+0xac>
 800881a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800881e:	eb07 0906 	add.w	r9, r7, r6
 8008822:	d110      	bne.n	8008846 <__cvt+0x92>
 8008824:	783b      	ldrb	r3, [r7, #0]
 8008826:	2b30      	cmp	r3, #48	; 0x30
 8008828:	d10a      	bne.n	8008840 <__cvt+0x8c>
 800882a:	2200      	movs	r2, #0
 800882c:	2300      	movs	r3, #0
 800882e:	4620      	mov	r0, r4
 8008830:	4629      	mov	r1, r5
 8008832:	f7f8 f951 	bl	8000ad8 <__aeabi_dcmpeq>
 8008836:	b918      	cbnz	r0, 8008840 <__cvt+0x8c>
 8008838:	f1c6 0601 	rsb	r6, r6, #1
 800883c:	f8ca 6000 	str.w	r6, [sl]
 8008840:	f8da 3000 	ldr.w	r3, [sl]
 8008844:	4499      	add	r9, r3
 8008846:	2200      	movs	r2, #0
 8008848:	2300      	movs	r3, #0
 800884a:	4620      	mov	r0, r4
 800884c:	4629      	mov	r1, r5
 800884e:	f7f8 f943 	bl	8000ad8 <__aeabi_dcmpeq>
 8008852:	b108      	cbz	r0, 8008858 <__cvt+0xa4>
 8008854:	f8cd 900c 	str.w	r9, [sp, #12]
 8008858:	2230      	movs	r2, #48	; 0x30
 800885a:	9b03      	ldr	r3, [sp, #12]
 800885c:	454b      	cmp	r3, r9
 800885e:	d307      	bcc.n	8008870 <__cvt+0xbc>
 8008860:	9b03      	ldr	r3, [sp, #12]
 8008862:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008864:	1bdb      	subs	r3, r3, r7
 8008866:	4638      	mov	r0, r7
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	b004      	add	sp, #16
 800886c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008870:	1c59      	adds	r1, r3, #1
 8008872:	9103      	str	r1, [sp, #12]
 8008874:	701a      	strb	r2, [r3, #0]
 8008876:	e7f0      	b.n	800885a <__cvt+0xa6>

08008878 <__exponent>:
 8008878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800887a:	4603      	mov	r3, r0
 800887c:	2900      	cmp	r1, #0
 800887e:	bfb8      	it	lt
 8008880:	4249      	neglt	r1, r1
 8008882:	f803 2b02 	strb.w	r2, [r3], #2
 8008886:	bfb4      	ite	lt
 8008888:	222d      	movlt	r2, #45	; 0x2d
 800888a:	222b      	movge	r2, #43	; 0x2b
 800888c:	2909      	cmp	r1, #9
 800888e:	7042      	strb	r2, [r0, #1]
 8008890:	dd2a      	ble.n	80088e8 <__exponent+0x70>
 8008892:	f10d 0407 	add.w	r4, sp, #7
 8008896:	46a4      	mov	ip, r4
 8008898:	270a      	movs	r7, #10
 800889a:	46a6      	mov	lr, r4
 800889c:	460a      	mov	r2, r1
 800889e:	fb91 f6f7 	sdiv	r6, r1, r7
 80088a2:	fb07 1516 	mls	r5, r7, r6, r1
 80088a6:	3530      	adds	r5, #48	; 0x30
 80088a8:	2a63      	cmp	r2, #99	; 0x63
 80088aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80088ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80088b2:	4631      	mov	r1, r6
 80088b4:	dcf1      	bgt.n	800889a <__exponent+0x22>
 80088b6:	3130      	adds	r1, #48	; 0x30
 80088b8:	f1ae 0502 	sub.w	r5, lr, #2
 80088bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80088c0:	1c44      	adds	r4, r0, #1
 80088c2:	4629      	mov	r1, r5
 80088c4:	4561      	cmp	r1, ip
 80088c6:	d30a      	bcc.n	80088de <__exponent+0x66>
 80088c8:	f10d 0209 	add.w	r2, sp, #9
 80088cc:	eba2 020e 	sub.w	r2, r2, lr
 80088d0:	4565      	cmp	r5, ip
 80088d2:	bf88      	it	hi
 80088d4:	2200      	movhi	r2, #0
 80088d6:	4413      	add	r3, r2
 80088d8:	1a18      	subs	r0, r3, r0
 80088da:	b003      	add	sp, #12
 80088dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80088e6:	e7ed      	b.n	80088c4 <__exponent+0x4c>
 80088e8:	2330      	movs	r3, #48	; 0x30
 80088ea:	3130      	adds	r1, #48	; 0x30
 80088ec:	7083      	strb	r3, [r0, #2]
 80088ee:	70c1      	strb	r1, [r0, #3]
 80088f0:	1d03      	adds	r3, r0, #4
 80088f2:	e7f1      	b.n	80088d8 <__exponent+0x60>

080088f4 <_printf_float>:
 80088f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f8:	ed2d 8b02 	vpush	{d8}
 80088fc:	b08d      	sub	sp, #52	; 0x34
 80088fe:	460c      	mov	r4, r1
 8008900:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008904:	4616      	mov	r6, r2
 8008906:	461f      	mov	r7, r3
 8008908:	4605      	mov	r5, r0
 800890a:	f001 fa6b 	bl	8009de4 <_localeconv_r>
 800890e:	f8d0 a000 	ldr.w	sl, [r0]
 8008912:	4650      	mov	r0, sl
 8008914:	f7f7 fc64 	bl	80001e0 <strlen>
 8008918:	2300      	movs	r3, #0
 800891a:	930a      	str	r3, [sp, #40]	; 0x28
 800891c:	6823      	ldr	r3, [r4, #0]
 800891e:	9305      	str	r3, [sp, #20]
 8008920:	f8d8 3000 	ldr.w	r3, [r8]
 8008924:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008928:	3307      	adds	r3, #7
 800892a:	f023 0307 	bic.w	r3, r3, #7
 800892e:	f103 0208 	add.w	r2, r3, #8
 8008932:	f8c8 2000 	str.w	r2, [r8]
 8008936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800893a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800893e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008942:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008946:	9307      	str	r3, [sp, #28]
 8008948:	f8cd 8018 	str.w	r8, [sp, #24]
 800894c:	ee08 0a10 	vmov	s16, r0
 8008950:	4b9f      	ldr	r3, [pc, #636]	; (8008bd0 <_printf_float+0x2dc>)
 8008952:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008956:	f04f 32ff 	mov.w	r2, #4294967295
 800895a:	f7f8 f8ef 	bl	8000b3c <__aeabi_dcmpun>
 800895e:	bb88      	cbnz	r0, 80089c4 <_printf_float+0xd0>
 8008960:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008964:	4b9a      	ldr	r3, [pc, #616]	; (8008bd0 <_printf_float+0x2dc>)
 8008966:	f04f 32ff 	mov.w	r2, #4294967295
 800896a:	f7f8 f8c9 	bl	8000b00 <__aeabi_dcmple>
 800896e:	bb48      	cbnz	r0, 80089c4 <_printf_float+0xd0>
 8008970:	2200      	movs	r2, #0
 8008972:	2300      	movs	r3, #0
 8008974:	4640      	mov	r0, r8
 8008976:	4649      	mov	r1, r9
 8008978:	f7f8 f8b8 	bl	8000aec <__aeabi_dcmplt>
 800897c:	b110      	cbz	r0, 8008984 <_printf_float+0x90>
 800897e:	232d      	movs	r3, #45	; 0x2d
 8008980:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008984:	4b93      	ldr	r3, [pc, #588]	; (8008bd4 <_printf_float+0x2e0>)
 8008986:	4894      	ldr	r0, [pc, #592]	; (8008bd8 <_printf_float+0x2e4>)
 8008988:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800898c:	bf94      	ite	ls
 800898e:	4698      	movls	r8, r3
 8008990:	4680      	movhi	r8, r0
 8008992:	2303      	movs	r3, #3
 8008994:	6123      	str	r3, [r4, #16]
 8008996:	9b05      	ldr	r3, [sp, #20]
 8008998:	f023 0204 	bic.w	r2, r3, #4
 800899c:	6022      	str	r2, [r4, #0]
 800899e:	f04f 0900 	mov.w	r9, #0
 80089a2:	9700      	str	r7, [sp, #0]
 80089a4:	4633      	mov	r3, r6
 80089a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80089a8:	4621      	mov	r1, r4
 80089aa:	4628      	mov	r0, r5
 80089ac:	f000 f9d8 	bl	8008d60 <_printf_common>
 80089b0:	3001      	adds	r0, #1
 80089b2:	f040 8090 	bne.w	8008ad6 <_printf_float+0x1e2>
 80089b6:	f04f 30ff 	mov.w	r0, #4294967295
 80089ba:	b00d      	add	sp, #52	; 0x34
 80089bc:	ecbd 8b02 	vpop	{d8}
 80089c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c4:	4642      	mov	r2, r8
 80089c6:	464b      	mov	r3, r9
 80089c8:	4640      	mov	r0, r8
 80089ca:	4649      	mov	r1, r9
 80089cc:	f7f8 f8b6 	bl	8000b3c <__aeabi_dcmpun>
 80089d0:	b140      	cbz	r0, 80089e4 <_printf_float+0xf0>
 80089d2:	464b      	mov	r3, r9
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	bfbc      	itt	lt
 80089d8:	232d      	movlt	r3, #45	; 0x2d
 80089da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80089de:	487f      	ldr	r0, [pc, #508]	; (8008bdc <_printf_float+0x2e8>)
 80089e0:	4b7f      	ldr	r3, [pc, #508]	; (8008be0 <_printf_float+0x2ec>)
 80089e2:	e7d1      	b.n	8008988 <_printf_float+0x94>
 80089e4:	6863      	ldr	r3, [r4, #4]
 80089e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80089ea:	9206      	str	r2, [sp, #24]
 80089ec:	1c5a      	adds	r2, r3, #1
 80089ee:	d13f      	bne.n	8008a70 <_printf_float+0x17c>
 80089f0:	2306      	movs	r3, #6
 80089f2:	6063      	str	r3, [r4, #4]
 80089f4:	9b05      	ldr	r3, [sp, #20]
 80089f6:	6861      	ldr	r1, [r4, #4]
 80089f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80089fc:	2300      	movs	r3, #0
 80089fe:	9303      	str	r3, [sp, #12]
 8008a00:	ab0a      	add	r3, sp, #40	; 0x28
 8008a02:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008a06:	ab09      	add	r3, sp, #36	; 0x24
 8008a08:	ec49 8b10 	vmov	d0, r8, r9
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	6022      	str	r2, [r4, #0]
 8008a10:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008a14:	4628      	mov	r0, r5
 8008a16:	f7ff fecd 	bl	80087b4 <__cvt>
 8008a1a:	9b06      	ldr	r3, [sp, #24]
 8008a1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a1e:	2b47      	cmp	r3, #71	; 0x47
 8008a20:	4680      	mov	r8, r0
 8008a22:	d108      	bne.n	8008a36 <_printf_float+0x142>
 8008a24:	1cc8      	adds	r0, r1, #3
 8008a26:	db02      	blt.n	8008a2e <_printf_float+0x13a>
 8008a28:	6863      	ldr	r3, [r4, #4]
 8008a2a:	4299      	cmp	r1, r3
 8008a2c:	dd41      	ble.n	8008ab2 <_printf_float+0x1be>
 8008a2e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008a32:	fa5f fb8b 	uxtb.w	fp, fp
 8008a36:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008a3a:	d820      	bhi.n	8008a7e <_printf_float+0x18a>
 8008a3c:	3901      	subs	r1, #1
 8008a3e:	465a      	mov	r2, fp
 8008a40:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008a44:	9109      	str	r1, [sp, #36]	; 0x24
 8008a46:	f7ff ff17 	bl	8008878 <__exponent>
 8008a4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a4c:	1813      	adds	r3, r2, r0
 8008a4e:	2a01      	cmp	r2, #1
 8008a50:	4681      	mov	r9, r0
 8008a52:	6123      	str	r3, [r4, #16]
 8008a54:	dc02      	bgt.n	8008a5c <_printf_float+0x168>
 8008a56:	6822      	ldr	r2, [r4, #0]
 8008a58:	07d2      	lsls	r2, r2, #31
 8008a5a:	d501      	bpl.n	8008a60 <_printf_float+0x16c>
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	6123      	str	r3, [r4, #16]
 8008a60:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d09c      	beq.n	80089a2 <_printf_float+0xae>
 8008a68:	232d      	movs	r3, #45	; 0x2d
 8008a6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a6e:	e798      	b.n	80089a2 <_printf_float+0xae>
 8008a70:	9a06      	ldr	r2, [sp, #24]
 8008a72:	2a47      	cmp	r2, #71	; 0x47
 8008a74:	d1be      	bne.n	80089f4 <_printf_float+0x100>
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1bc      	bne.n	80089f4 <_printf_float+0x100>
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e7b9      	b.n	80089f2 <_printf_float+0xfe>
 8008a7e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008a82:	d118      	bne.n	8008ab6 <_printf_float+0x1c2>
 8008a84:	2900      	cmp	r1, #0
 8008a86:	6863      	ldr	r3, [r4, #4]
 8008a88:	dd0b      	ble.n	8008aa2 <_printf_float+0x1ae>
 8008a8a:	6121      	str	r1, [r4, #16]
 8008a8c:	b913      	cbnz	r3, 8008a94 <_printf_float+0x1a0>
 8008a8e:	6822      	ldr	r2, [r4, #0]
 8008a90:	07d0      	lsls	r0, r2, #31
 8008a92:	d502      	bpl.n	8008a9a <_printf_float+0x1a6>
 8008a94:	3301      	adds	r3, #1
 8008a96:	440b      	add	r3, r1
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a9c:	f04f 0900 	mov.w	r9, #0
 8008aa0:	e7de      	b.n	8008a60 <_printf_float+0x16c>
 8008aa2:	b913      	cbnz	r3, 8008aaa <_printf_float+0x1b6>
 8008aa4:	6822      	ldr	r2, [r4, #0]
 8008aa6:	07d2      	lsls	r2, r2, #31
 8008aa8:	d501      	bpl.n	8008aae <_printf_float+0x1ba>
 8008aaa:	3302      	adds	r3, #2
 8008aac:	e7f4      	b.n	8008a98 <_printf_float+0x1a4>
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e7f2      	b.n	8008a98 <_printf_float+0x1a4>
 8008ab2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab8:	4299      	cmp	r1, r3
 8008aba:	db05      	blt.n	8008ac8 <_printf_float+0x1d4>
 8008abc:	6823      	ldr	r3, [r4, #0]
 8008abe:	6121      	str	r1, [r4, #16]
 8008ac0:	07d8      	lsls	r0, r3, #31
 8008ac2:	d5ea      	bpl.n	8008a9a <_printf_float+0x1a6>
 8008ac4:	1c4b      	adds	r3, r1, #1
 8008ac6:	e7e7      	b.n	8008a98 <_printf_float+0x1a4>
 8008ac8:	2900      	cmp	r1, #0
 8008aca:	bfd4      	ite	le
 8008acc:	f1c1 0202 	rsble	r2, r1, #2
 8008ad0:	2201      	movgt	r2, #1
 8008ad2:	4413      	add	r3, r2
 8008ad4:	e7e0      	b.n	8008a98 <_printf_float+0x1a4>
 8008ad6:	6823      	ldr	r3, [r4, #0]
 8008ad8:	055a      	lsls	r2, r3, #21
 8008ada:	d407      	bmi.n	8008aec <_printf_float+0x1f8>
 8008adc:	6923      	ldr	r3, [r4, #16]
 8008ade:	4642      	mov	r2, r8
 8008ae0:	4631      	mov	r1, r6
 8008ae2:	4628      	mov	r0, r5
 8008ae4:	47b8      	blx	r7
 8008ae6:	3001      	adds	r0, #1
 8008ae8:	d12c      	bne.n	8008b44 <_printf_float+0x250>
 8008aea:	e764      	b.n	80089b6 <_printf_float+0xc2>
 8008aec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008af0:	f240 80e0 	bls.w	8008cb4 <_printf_float+0x3c0>
 8008af4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008af8:	2200      	movs	r2, #0
 8008afa:	2300      	movs	r3, #0
 8008afc:	f7f7 ffec 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	d034      	beq.n	8008b6e <_printf_float+0x27a>
 8008b04:	4a37      	ldr	r2, [pc, #220]	; (8008be4 <_printf_float+0x2f0>)
 8008b06:	2301      	movs	r3, #1
 8008b08:	4631      	mov	r1, r6
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	47b8      	blx	r7
 8008b0e:	3001      	adds	r0, #1
 8008b10:	f43f af51 	beq.w	80089b6 <_printf_float+0xc2>
 8008b14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	db02      	blt.n	8008b22 <_printf_float+0x22e>
 8008b1c:	6823      	ldr	r3, [r4, #0]
 8008b1e:	07d8      	lsls	r0, r3, #31
 8008b20:	d510      	bpl.n	8008b44 <_printf_float+0x250>
 8008b22:	ee18 3a10 	vmov	r3, s16
 8008b26:	4652      	mov	r2, sl
 8008b28:	4631      	mov	r1, r6
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	47b8      	blx	r7
 8008b2e:	3001      	adds	r0, #1
 8008b30:	f43f af41 	beq.w	80089b6 <_printf_float+0xc2>
 8008b34:	f04f 0800 	mov.w	r8, #0
 8008b38:	f104 091a 	add.w	r9, r4, #26
 8008b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	4543      	cmp	r3, r8
 8008b42:	dc09      	bgt.n	8008b58 <_printf_float+0x264>
 8008b44:	6823      	ldr	r3, [r4, #0]
 8008b46:	079b      	lsls	r3, r3, #30
 8008b48:	f100 8105 	bmi.w	8008d56 <_printf_float+0x462>
 8008b4c:	68e0      	ldr	r0, [r4, #12]
 8008b4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b50:	4298      	cmp	r0, r3
 8008b52:	bfb8      	it	lt
 8008b54:	4618      	movlt	r0, r3
 8008b56:	e730      	b.n	80089ba <_printf_float+0xc6>
 8008b58:	2301      	movs	r3, #1
 8008b5a:	464a      	mov	r2, r9
 8008b5c:	4631      	mov	r1, r6
 8008b5e:	4628      	mov	r0, r5
 8008b60:	47b8      	blx	r7
 8008b62:	3001      	adds	r0, #1
 8008b64:	f43f af27 	beq.w	80089b6 <_printf_float+0xc2>
 8008b68:	f108 0801 	add.w	r8, r8, #1
 8008b6c:	e7e6      	b.n	8008b3c <_printf_float+0x248>
 8008b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	dc39      	bgt.n	8008be8 <_printf_float+0x2f4>
 8008b74:	4a1b      	ldr	r2, [pc, #108]	; (8008be4 <_printf_float+0x2f0>)
 8008b76:	2301      	movs	r3, #1
 8008b78:	4631      	mov	r1, r6
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	47b8      	blx	r7
 8008b7e:	3001      	adds	r0, #1
 8008b80:	f43f af19 	beq.w	80089b6 <_printf_float+0xc2>
 8008b84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b88:	4313      	orrs	r3, r2
 8008b8a:	d102      	bne.n	8008b92 <_printf_float+0x29e>
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	07d9      	lsls	r1, r3, #31
 8008b90:	d5d8      	bpl.n	8008b44 <_printf_float+0x250>
 8008b92:	ee18 3a10 	vmov	r3, s16
 8008b96:	4652      	mov	r2, sl
 8008b98:	4631      	mov	r1, r6
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	47b8      	blx	r7
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	f43f af09 	beq.w	80089b6 <_printf_float+0xc2>
 8008ba4:	f04f 0900 	mov.w	r9, #0
 8008ba8:	f104 0a1a 	add.w	sl, r4, #26
 8008bac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bae:	425b      	negs	r3, r3
 8008bb0:	454b      	cmp	r3, r9
 8008bb2:	dc01      	bgt.n	8008bb8 <_printf_float+0x2c4>
 8008bb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bb6:	e792      	b.n	8008ade <_printf_float+0x1ea>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	4652      	mov	r2, sl
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	47b8      	blx	r7
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	f43f aef7 	beq.w	80089b6 <_printf_float+0xc2>
 8008bc8:	f109 0901 	add.w	r9, r9, #1
 8008bcc:	e7ee      	b.n	8008bac <_printf_float+0x2b8>
 8008bce:	bf00      	nop
 8008bd0:	7fefffff 	.word	0x7fefffff
 8008bd4:	0800c4e8 	.word	0x0800c4e8
 8008bd8:	0800c4ec 	.word	0x0800c4ec
 8008bdc:	0800c4f4 	.word	0x0800c4f4
 8008be0:	0800c4f0 	.word	0x0800c4f0
 8008be4:	0800c4f8 	.word	0x0800c4f8
 8008be8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bec:	429a      	cmp	r2, r3
 8008bee:	bfa8      	it	ge
 8008bf0:	461a      	movge	r2, r3
 8008bf2:	2a00      	cmp	r2, #0
 8008bf4:	4691      	mov	r9, r2
 8008bf6:	dc37      	bgt.n	8008c68 <_printf_float+0x374>
 8008bf8:	f04f 0b00 	mov.w	fp, #0
 8008bfc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c00:	f104 021a 	add.w	r2, r4, #26
 8008c04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c06:	9305      	str	r3, [sp, #20]
 8008c08:	eba3 0309 	sub.w	r3, r3, r9
 8008c0c:	455b      	cmp	r3, fp
 8008c0e:	dc33      	bgt.n	8008c78 <_printf_float+0x384>
 8008c10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c14:	429a      	cmp	r2, r3
 8008c16:	db3b      	blt.n	8008c90 <_printf_float+0x39c>
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	07da      	lsls	r2, r3, #31
 8008c1c:	d438      	bmi.n	8008c90 <_printf_float+0x39c>
 8008c1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c20:	9a05      	ldr	r2, [sp, #20]
 8008c22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c24:	1a9a      	subs	r2, r3, r2
 8008c26:	eba3 0901 	sub.w	r9, r3, r1
 8008c2a:	4591      	cmp	r9, r2
 8008c2c:	bfa8      	it	ge
 8008c2e:	4691      	movge	r9, r2
 8008c30:	f1b9 0f00 	cmp.w	r9, #0
 8008c34:	dc35      	bgt.n	8008ca2 <_printf_float+0x3ae>
 8008c36:	f04f 0800 	mov.w	r8, #0
 8008c3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c3e:	f104 0a1a 	add.w	sl, r4, #26
 8008c42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c46:	1a9b      	subs	r3, r3, r2
 8008c48:	eba3 0309 	sub.w	r3, r3, r9
 8008c4c:	4543      	cmp	r3, r8
 8008c4e:	f77f af79 	ble.w	8008b44 <_printf_float+0x250>
 8008c52:	2301      	movs	r3, #1
 8008c54:	4652      	mov	r2, sl
 8008c56:	4631      	mov	r1, r6
 8008c58:	4628      	mov	r0, r5
 8008c5a:	47b8      	blx	r7
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	f43f aeaa 	beq.w	80089b6 <_printf_float+0xc2>
 8008c62:	f108 0801 	add.w	r8, r8, #1
 8008c66:	e7ec      	b.n	8008c42 <_printf_float+0x34e>
 8008c68:	4613      	mov	r3, r2
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4642      	mov	r2, r8
 8008c6e:	4628      	mov	r0, r5
 8008c70:	47b8      	blx	r7
 8008c72:	3001      	adds	r0, #1
 8008c74:	d1c0      	bne.n	8008bf8 <_printf_float+0x304>
 8008c76:	e69e      	b.n	80089b6 <_printf_float+0xc2>
 8008c78:	2301      	movs	r3, #1
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	9205      	str	r2, [sp, #20]
 8008c80:	47b8      	blx	r7
 8008c82:	3001      	adds	r0, #1
 8008c84:	f43f ae97 	beq.w	80089b6 <_printf_float+0xc2>
 8008c88:	9a05      	ldr	r2, [sp, #20]
 8008c8a:	f10b 0b01 	add.w	fp, fp, #1
 8008c8e:	e7b9      	b.n	8008c04 <_printf_float+0x310>
 8008c90:	ee18 3a10 	vmov	r3, s16
 8008c94:	4652      	mov	r2, sl
 8008c96:	4631      	mov	r1, r6
 8008c98:	4628      	mov	r0, r5
 8008c9a:	47b8      	blx	r7
 8008c9c:	3001      	adds	r0, #1
 8008c9e:	d1be      	bne.n	8008c1e <_printf_float+0x32a>
 8008ca0:	e689      	b.n	80089b6 <_printf_float+0xc2>
 8008ca2:	9a05      	ldr	r2, [sp, #20]
 8008ca4:	464b      	mov	r3, r9
 8008ca6:	4442      	add	r2, r8
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	47b8      	blx	r7
 8008cae:	3001      	adds	r0, #1
 8008cb0:	d1c1      	bne.n	8008c36 <_printf_float+0x342>
 8008cb2:	e680      	b.n	80089b6 <_printf_float+0xc2>
 8008cb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008cb6:	2a01      	cmp	r2, #1
 8008cb8:	dc01      	bgt.n	8008cbe <_printf_float+0x3ca>
 8008cba:	07db      	lsls	r3, r3, #31
 8008cbc:	d538      	bpl.n	8008d30 <_printf_float+0x43c>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	4642      	mov	r2, r8
 8008cc2:	4631      	mov	r1, r6
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	47b8      	blx	r7
 8008cc8:	3001      	adds	r0, #1
 8008cca:	f43f ae74 	beq.w	80089b6 <_printf_float+0xc2>
 8008cce:	ee18 3a10 	vmov	r3, s16
 8008cd2:	4652      	mov	r2, sl
 8008cd4:	4631      	mov	r1, r6
 8008cd6:	4628      	mov	r0, r5
 8008cd8:	47b8      	blx	r7
 8008cda:	3001      	adds	r0, #1
 8008cdc:	f43f ae6b 	beq.w	80089b6 <_printf_float+0xc2>
 8008ce0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	f7f7 fef6 	bl	8000ad8 <__aeabi_dcmpeq>
 8008cec:	b9d8      	cbnz	r0, 8008d26 <_printf_float+0x432>
 8008cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cf0:	f108 0201 	add.w	r2, r8, #1
 8008cf4:	3b01      	subs	r3, #1
 8008cf6:	4631      	mov	r1, r6
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	47b8      	blx	r7
 8008cfc:	3001      	adds	r0, #1
 8008cfe:	d10e      	bne.n	8008d1e <_printf_float+0x42a>
 8008d00:	e659      	b.n	80089b6 <_printf_float+0xc2>
 8008d02:	2301      	movs	r3, #1
 8008d04:	4652      	mov	r2, sl
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	f43f ae52 	beq.w	80089b6 <_printf_float+0xc2>
 8008d12:	f108 0801 	add.w	r8, r8, #1
 8008d16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	4543      	cmp	r3, r8
 8008d1c:	dcf1      	bgt.n	8008d02 <_printf_float+0x40e>
 8008d1e:	464b      	mov	r3, r9
 8008d20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008d24:	e6dc      	b.n	8008ae0 <_printf_float+0x1ec>
 8008d26:	f04f 0800 	mov.w	r8, #0
 8008d2a:	f104 0a1a 	add.w	sl, r4, #26
 8008d2e:	e7f2      	b.n	8008d16 <_printf_float+0x422>
 8008d30:	2301      	movs	r3, #1
 8008d32:	4642      	mov	r2, r8
 8008d34:	e7df      	b.n	8008cf6 <_printf_float+0x402>
 8008d36:	2301      	movs	r3, #1
 8008d38:	464a      	mov	r2, r9
 8008d3a:	4631      	mov	r1, r6
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	47b8      	blx	r7
 8008d40:	3001      	adds	r0, #1
 8008d42:	f43f ae38 	beq.w	80089b6 <_printf_float+0xc2>
 8008d46:	f108 0801 	add.w	r8, r8, #1
 8008d4a:	68e3      	ldr	r3, [r4, #12]
 8008d4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d4e:	1a5b      	subs	r3, r3, r1
 8008d50:	4543      	cmp	r3, r8
 8008d52:	dcf0      	bgt.n	8008d36 <_printf_float+0x442>
 8008d54:	e6fa      	b.n	8008b4c <_printf_float+0x258>
 8008d56:	f04f 0800 	mov.w	r8, #0
 8008d5a:	f104 0919 	add.w	r9, r4, #25
 8008d5e:	e7f4      	b.n	8008d4a <_printf_float+0x456>

08008d60 <_printf_common>:
 8008d60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d64:	4616      	mov	r6, r2
 8008d66:	4699      	mov	r9, r3
 8008d68:	688a      	ldr	r2, [r1, #8]
 8008d6a:	690b      	ldr	r3, [r1, #16]
 8008d6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d70:	4293      	cmp	r3, r2
 8008d72:	bfb8      	it	lt
 8008d74:	4613      	movlt	r3, r2
 8008d76:	6033      	str	r3, [r6, #0]
 8008d78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d7c:	4607      	mov	r7, r0
 8008d7e:	460c      	mov	r4, r1
 8008d80:	b10a      	cbz	r2, 8008d86 <_printf_common+0x26>
 8008d82:	3301      	adds	r3, #1
 8008d84:	6033      	str	r3, [r6, #0]
 8008d86:	6823      	ldr	r3, [r4, #0]
 8008d88:	0699      	lsls	r1, r3, #26
 8008d8a:	bf42      	ittt	mi
 8008d8c:	6833      	ldrmi	r3, [r6, #0]
 8008d8e:	3302      	addmi	r3, #2
 8008d90:	6033      	strmi	r3, [r6, #0]
 8008d92:	6825      	ldr	r5, [r4, #0]
 8008d94:	f015 0506 	ands.w	r5, r5, #6
 8008d98:	d106      	bne.n	8008da8 <_printf_common+0x48>
 8008d9a:	f104 0a19 	add.w	sl, r4, #25
 8008d9e:	68e3      	ldr	r3, [r4, #12]
 8008da0:	6832      	ldr	r2, [r6, #0]
 8008da2:	1a9b      	subs	r3, r3, r2
 8008da4:	42ab      	cmp	r3, r5
 8008da6:	dc26      	bgt.n	8008df6 <_printf_common+0x96>
 8008da8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008dac:	1e13      	subs	r3, r2, #0
 8008dae:	6822      	ldr	r2, [r4, #0]
 8008db0:	bf18      	it	ne
 8008db2:	2301      	movne	r3, #1
 8008db4:	0692      	lsls	r2, r2, #26
 8008db6:	d42b      	bmi.n	8008e10 <_printf_common+0xb0>
 8008db8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008dbc:	4649      	mov	r1, r9
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	47c0      	blx	r8
 8008dc2:	3001      	adds	r0, #1
 8008dc4:	d01e      	beq.n	8008e04 <_printf_common+0xa4>
 8008dc6:	6823      	ldr	r3, [r4, #0]
 8008dc8:	68e5      	ldr	r5, [r4, #12]
 8008dca:	6832      	ldr	r2, [r6, #0]
 8008dcc:	f003 0306 	and.w	r3, r3, #6
 8008dd0:	2b04      	cmp	r3, #4
 8008dd2:	bf08      	it	eq
 8008dd4:	1aad      	subeq	r5, r5, r2
 8008dd6:	68a3      	ldr	r3, [r4, #8]
 8008dd8:	6922      	ldr	r2, [r4, #16]
 8008dda:	bf0c      	ite	eq
 8008ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008de0:	2500      	movne	r5, #0
 8008de2:	4293      	cmp	r3, r2
 8008de4:	bfc4      	itt	gt
 8008de6:	1a9b      	subgt	r3, r3, r2
 8008de8:	18ed      	addgt	r5, r5, r3
 8008dea:	2600      	movs	r6, #0
 8008dec:	341a      	adds	r4, #26
 8008dee:	42b5      	cmp	r5, r6
 8008df0:	d11a      	bne.n	8008e28 <_printf_common+0xc8>
 8008df2:	2000      	movs	r0, #0
 8008df4:	e008      	b.n	8008e08 <_printf_common+0xa8>
 8008df6:	2301      	movs	r3, #1
 8008df8:	4652      	mov	r2, sl
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	4638      	mov	r0, r7
 8008dfe:	47c0      	blx	r8
 8008e00:	3001      	adds	r0, #1
 8008e02:	d103      	bne.n	8008e0c <_printf_common+0xac>
 8008e04:	f04f 30ff 	mov.w	r0, #4294967295
 8008e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e0c:	3501      	adds	r5, #1
 8008e0e:	e7c6      	b.n	8008d9e <_printf_common+0x3e>
 8008e10:	18e1      	adds	r1, r4, r3
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	2030      	movs	r0, #48	; 0x30
 8008e16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008e1a:	4422      	add	r2, r4
 8008e1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008e20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008e24:	3302      	adds	r3, #2
 8008e26:	e7c7      	b.n	8008db8 <_printf_common+0x58>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	4649      	mov	r1, r9
 8008e2e:	4638      	mov	r0, r7
 8008e30:	47c0      	blx	r8
 8008e32:	3001      	adds	r0, #1
 8008e34:	d0e6      	beq.n	8008e04 <_printf_common+0xa4>
 8008e36:	3601      	adds	r6, #1
 8008e38:	e7d9      	b.n	8008dee <_printf_common+0x8e>
	...

08008e3c <_printf_i>:
 8008e3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e40:	7e0f      	ldrb	r7, [r1, #24]
 8008e42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e44:	2f78      	cmp	r7, #120	; 0x78
 8008e46:	4691      	mov	r9, r2
 8008e48:	4680      	mov	r8, r0
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	469a      	mov	sl, r3
 8008e4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e52:	d807      	bhi.n	8008e64 <_printf_i+0x28>
 8008e54:	2f62      	cmp	r7, #98	; 0x62
 8008e56:	d80a      	bhi.n	8008e6e <_printf_i+0x32>
 8008e58:	2f00      	cmp	r7, #0
 8008e5a:	f000 80d8 	beq.w	800900e <_printf_i+0x1d2>
 8008e5e:	2f58      	cmp	r7, #88	; 0x58
 8008e60:	f000 80a3 	beq.w	8008faa <_printf_i+0x16e>
 8008e64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e6c:	e03a      	b.n	8008ee4 <_printf_i+0xa8>
 8008e6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e72:	2b15      	cmp	r3, #21
 8008e74:	d8f6      	bhi.n	8008e64 <_printf_i+0x28>
 8008e76:	a101      	add	r1, pc, #4	; (adr r1, 8008e7c <_printf_i+0x40>)
 8008e78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e7c:	08008ed5 	.word	0x08008ed5
 8008e80:	08008ee9 	.word	0x08008ee9
 8008e84:	08008e65 	.word	0x08008e65
 8008e88:	08008e65 	.word	0x08008e65
 8008e8c:	08008e65 	.word	0x08008e65
 8008e90:	08008e65 	.word	0x08008e65
 8008e94:	08008ee9 	.word	0x08008ee9
 8008e98:	08008e65 	.word	0x08008e65
 8008e9c:	08008e65 	.word	0x08008e65
 8008ea0:	08008e65 	.word	0x08008e65
 8008ea4:	08008e65 	.word	0x08008e65
 8008ea8:	08008ff5 	.word	0x08008ff5
 8008eac:	08008f19 	.word	0x08008f19
 8008eb0:	08008fd7 	.word	0x08008fd7
 8008eb4:	08008e65 	.word	0x08008e65
 8008eb8:	08008e65 	.word	0x08008e65
 8008ebc:	08009017 	.word	0x08009017
 8008ec0:	08008e65 	.word	0x08008e65
 8008ec4:	08008f19 	.word	0x08008f19
 8008ec8:	08008e65 	.word	0x08008e65
 8008ecc:	08008e65 	.word	0x08008e65
 8008ed0:	08008fdf 	.word	0x08008fdf
 8008ed4:	682b      	ldr	r3, [r5, #0]
 8008ed6:	1d1a      	adds	r2, r3, #4
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	602a      	str	r2, [r5, #0]
 8008edc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ee0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	e0a3      	b.n	8009030 <_printf_i+0x1f4>
 8008ee8:	6820      	ldr	r0, [r4, #0]
 8008eea:	6829      	ldr	r1, [r5, #0]
 8008eec:	0606      	lsls	r6, r0, #24
 8008eee:	f101 0304 	add.w	r3, r1, #4
 8008ef2:	d50a      	bpl.n	8008f0a <_printf_i+0xce>
 8008ef4:	680e      	ldr	r6, [r1, #0]
 8008ef6:	602b      	str	r3, [r5, #0]
 8008ef8:	2e00      	cmp	r6, #0
 8008efa:	da03      	bge.n	8008f04 <_printf_i+0xc8>
 8008efc:	232d      	movs	r3, #45	; 0x2d
 8008efe:	4276      	negs	r6, r6
 8008f00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f04:	485e      	ldr	r0, [pc, #376]	; (8009080 <_printf_i+0x244>)
 8008f06:	230a      	movs	r3, #10
 8008f08:	e019      	b.n	8008f3e <_printf_i+0x102>
 8008f0a:	680e      	ldr	r6, [r1, #0]
 8008f0c:	602b      	str	r3, [r5, #0]
 8008f0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008f12:	bf18      	it	ne
 8008f14:	b236      	sxthne	r6, r6
 8008f16:	e7ef      	b.n	8008ef8 <_printf_i+0xbc>
 8008f18:	682b      	ldr	r3, [r5, #0]
 8008f1a:	6820      	ldr	r0, [r4, #0]
 8008f1c:	1d19      	adds	r1, r3, #4
 8008f1e:	6029      	str	r1, [r5, #0]
 8008f20:	0601      	lsls	r1, r0, #24
 8008f22:	d501      	bpl.n	8008f28 <_printf_i+0xec>
 8008f24:	681e      	ldr	r6, [r3, #0]
 8008f26:	e002      	b.n	8008f2e <_printf_i+0xf2>
 8008f28:	0646      	lsls	r6, r0, #25
 8008f2a:	d5fb      	bpl.n	8008f24 <_printf_i+0xe8>
 8008f2c:	881e      	ldrh	r6, [r3, #0]
 8008f2e:	4854      	ldr	r0, [pc, #336]	; (8009080 <_printf_i+0x244>)
 8008f30:	2f6f      	cmp	r7, #111	; 0x6f
 8008f32:	bf0c      	ite	eq
 8008f34:	2308      	moveq	r3, #8
 8008f36:	230a      	movne	r3, #10
 8008f38:	2100      	movs	r1, #0
 8008f3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f3e:	6865      	ldr	r5, [r4, #4]
 8008f40:	60a5      	str	r5, [r4, #8]
 8008f42:	2d00      	cmp	r5, #0
 8008f44:	bfa2      	ittt	ge
 8008f46:	6821      	ldrge	r1, [r4, #0]
 8008f48:	f021 0104 	bicge.w	r1, r1, #4
 8008f4c:	6021      	strge	r1, [r4, #0]
 8008f4e:	b90e      	cbnz	r6, 8008f54 <_printf_i+0x118>
 8008f50:	2d00      	cmp	r5, #0
 8008f52:	d04d      	beq.n	8008ff0 <_printf_i+0x1b4>
 8008f54:	4615      	mov	r5, r2
 8008f56:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f5a:	fb03 6711 	mls	r7, r3, r1, r6
 8008f5e:	5dc7      	ldrb	r7, [r0, r7]
 8008f60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f64:	4637      	mov	r7, r6
 8008f66:	42bb      	cmp	r3, r7
 8008f68:	460e      	mov	r6, r1
 8008f6a:	d9f4      	bls.n	8008f56 <_printf_i+0x11a>
 8008f6c:	2b08      	cmp	r3, #8
 8008f6e:	d10b      	bne.n	8008f88 <_printf_i+0x14c>
 8008f70:	6823      	ldr	r3, [r4, #0]
 8008f72:	07de      	lsls	r6, r3, #31
 8008f74:	d508      	bpl.n	8008f88 <_printf_i+0x14c>
 8008f76:	6923      	ldr	r3, [r4, #16]
 8008f78:	6861      	ldr	r1, [r4, #4]
 8008f7a:	4299      	cmp	r1, r3
 8008f7c:	bfde      	ittt	le
 8008f7e:	2330      	movle	r3, #48	; 0x30
 8008f80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f88:	1b52      	subs	r2, r2, r5
 8008f8a:	6122      	str	r2, [r4, #16]
 8008f8c:	f8cd a000 	str.w	sl, [sp]
 8008f90:	464b      	mov	r3, r9
 8008f92:	aa03      	add	r2, sp, #12
 8008f94:	4621      	mov	r1, r4
 8008f96:	4640      	mov	r0, r8
 8008f98:	f7ff fee2 	bl	8008d60 <_printf_common>
 8008f9c:	3001      	adds	r0, #1
 8008f9e:	d14c      	bne.n	800903a <_printf_i+0x1fe>
 8008fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa4:	b004      	add	sp, #16
 8008fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008faa:	4835      	ldr	r0, [pc, #212]	; (8009080 <_printf_i+0x244>)
 8008fac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008fb0:	6829      	ldr	r1, [r5, #0]
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	f851 6b04 	ldr.w	r6, [r1], #4
 8008fb8:	6029      	str	r1, [r5, #0]
 8008fba:	061d      	lsls	r5, r3, #24
 8008fbc:	d514      	bpl.n	8008fe8 <_printf_i+0x1ac>
 8008fbe:	07df      	lsls	r7, r3, #31
 8008fc0:	bf44      	itt	mi
 8008fc2:	f043 0320 	orrmi.w	r3, r3, #32
 8008fc6:	6023      	strmi	r3, [r4, #0]
 8008fc8:	b91e      	cbnz	r6, 8008fd2 <_printf_i+0x196>
 8008fca:	6823      	ldr	r3, [r4, #0]
 8008fcc:	f023 0320 	bic.w	r3, r3, #32
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	2310      	movs	r3, #16
 8008fd4:	e7b0      	b.n	8008f38 <_printf_i+0xfc>
 8008fd6:	6823      	ldr	r3, [r4, #0]
 8008fd8:	f043 0320 	orr.w	r3, r3, #32
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	2378      	movs	r3, #120	; 0x78
 8008fe0:	4828      	ldr	r0, [pc, #160]	; (8009084 <_printf_i+0x248>)
 8008fe2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008fe6:	e7e3      	b.n	8008fb0 <_printf_i+0x174>
 8008fe8:	0659      	lsls	r1, r3, #25
 8008fea:	bf48      	it	mi
 8008fec:	b2b6      	uxthmi	r6, r6
 8008fee:	e7e6      	b.n	8008fbe <_printf_i+0x182>
 8008ff0:	4615      	mov	r5, r2
 8008ff2:	e7bb      	b.n	8008f6c <_printf_i+0x130>
 8008ff4:	682b      	ldr	r3, [r5, #0]
 8008ff6:	6826      	ldr	r6, [r4, #0]
 8008ff8:	6961      	ldr	r1, [r4, #20]
 8008ffa:	1d18      	adds	r0, r3, #4
 8008ffc:	6028      	str	r0, [r5, #0]
 8008ffe:	0635      	lsls	r5, r6, #24
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	d501      	bpl.n	8009008 <_printf_i+0x1cc>
 8009004:	6019      	str	r1, [r3, #0]
 8009006:	e002      	b.n	800900e <_printf_i+0x1d2>
 8009008:	0670      	lsls	r0, r6, #25
 800900a:	d5fb      	bpl.n	8009004 <_printf_i+0x1c8>
 800900c:	8019      	strh	r1, [r3, #0]
 800900e:	2300      	movs	r3, #0
 8009010:	6123      	str	r3, [r4, #16]
 8009012:	4615      	mov	r5, r2
 8009014:	e7ba      	b.n	8008f8c <_printf_i+0x150>
 8009016:	682b      	ldr	r3, [r5, #0]
 8009018:	1d1a      	adds	r2, r3, #4
 800901a:	602a      	str	r2, [r5, #0]
 800901c:	681d      	ldr	r5, [r3, #0]
 800901e:	6862      	ldr	r2, [r4, #4]
 8009020:	2100      	movs	r1, #0
 8009022:	4628      	mov	r0, r5
 8009024:	f7f7 f8e4 	bl	80001f0 <memchr>
 8009028:	b108      	cbz	r0, 800902e <_printf_i+0x1f2>
 800902a:	1b40      	subs	r0, r0, r5
 800902c:	6060      	str	r0, [r4, #4]
 800902e:	6863      	ldr	r3, [r4, #4]
 8009030:	6123      	str	r3, [r4, #16]
 8009032:	2300      	movs	r3, #0
 8009034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009038:	e7a8      	b.n	8008f8c <_printf_i+0x150>
 800903a:	6923      	ldr	r3, [r4, #16]
 800903c:	462a      	mov	r2, r5
 800903e:	4649      	mov	r1, r9
 8009040:	4640      	mov	r0, r8
 8009042:	47d0      	blx	sl
 8009044:	3001      	adds	r0, #1
 8009046:	d0ab      	beq.n	8008fa0 <_printf_i+0x164>
 8009048:	6823      	ldr	r3, [r4, #0]
 800904a:	079b      	lsls	r3, r3, #30
 800904c:	d413      	bmi.n	8009076 <_printf_i+0x23a>
 800904e:	68e0      	ldr	r0, [r4, #12]
 8009050:	9b03      	ldr	r3, [sp, #12]
 8009052:	4298      	cmp	r0, r3
 8009054:	bfb8      	it	lt
 8009056:	4618      	movlt	r0, r3
 8009058:	e7a4      	b.n	8008fa4 <_printf_i+0x168>
 800905a:	2301      	movs	r3, #1
 800905c:	4632      	mov	r2, r6
 800905e:	4649      	mov	r1, r9
 8009060:	4640      	mov	r0, r8
 8009062:	47d0      	blx	sl
 8009064:	3001      	adds	r0, #1
 8009066:	d09b      	beq.n	8008fa0 <_printf_i+0x164>
 8009068:	3501      	adds	r5, #1
 800906a:	68e3      	ldr	r3, [r4, #12]
 800906c:	9903      	ldr	r1, [sp, #12]
 800906e:	1a5b      	subs	r3, r3, r1
 8009070:	42ab      	cmp	r3, r5
 8009072:	dcf2      	bgt.n	800905a <_printf_i+0x21e>
 8009074:	e7eb      	b.n	800904e <_printf_i+0x212>
 8009076:	2500      	movs	r5, #0
 8009078:	f104 0619 	add.w	r6, r4, #25
 800907c:	e7f5      	b.n	800906a <_printf_i+0x22e>
 800907e:	bf00      	nop
 8009080:	0800c4fa 	.word	0x0800c4fa
 8009084:	0800c50b 	.word	0x0800c50b

08009088 <sniprintf>:
 8009088:	b40c      	push	{r2, r3}
 800908a:	b530      	push	{r4, r5, lr}
 800908c:	4b17      	ldr	r3, [pc, #92]	; (80090ec <sniprintf+0x64>)
 800908e:	1e0c      	subs	r4, r1, #0
 8009090:	681d      	ldr	r5, [r3, #0]
 8009092:	b09d      	sub	sp, #116	; 0x74
 8009094:	da08      	bge.n	80090a8 <sniprintf+0x20>
 8009096:	238b      	movs	r3, #139	; 0x8b
 8009098:	602b      	str	r3, [r5, #0]
 800909a:	f04f 30ff 	mov.w	r0, #4294967295
 800909e:	b01d      	add	sp, #116	; 0x74
 80090a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090a4:	b002      	add	sp, #8
 80090a6:	4770      	bx	lr
 80090a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80090ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80090b0:	bf14      	ite	ne
 80090b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80090b6:	4623      	moveq	r3, r4
 80090b8:	9304      	str	r3, [sp, #16]
 80090ba:	9307      	str	r3, [sp, #28]
 80090bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80090c0:	9002      	str	r0, [sp, #8]
 80090c2:	9006      	str	r0, [sp, #24]
 80090c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80090c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80090ca:	ab21      	add	r3, sp, #132	; 0x84
 80090cc:	a902      	add	r1, sp, #8
 80090ce:	4628      	mov	r0, r5
 80090d0:	9301      	str	r3, [sp, #4]
 80090d2:	f001 fb77 	bl	800a7c4 <_svfiprintf_r>
 80090d6:	1c43      	adds	r3, r0, #1
 80090d8:	bfbc      	itt	lt
 80090da:	238b      	movlt	r3, #139	; 0x8b
 80090dc:	602b      	strlt	r3, [r5, #0]
 80090de:	2c00      	cmp	r4, #0
 80090e0:	d0dd      	beq.n	800909e <sniprintf+0x16>
 80090e2:	9b02      	ldr	r3, [sp, #8]
 80090e4:	2200      	movs	r2, #0
 80090e6:	701a      	strb	r2, [r3, #0]
 80090e8:	e7d9      	b.n	800909e <sniprintf+0x16>
 80090ea:	bf00      	nop
 80090ec:	20000040 	.word	0x20000040

080090f0 <quorem>:
 80090f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f4:	6903      	ldr	r3, [r0, #16]
 80090f6:	690c      	ldr	r4, [r1, #16]
 80090f8:	42a3      	cmp	r3, r4
 80090fa:	4607      	mov	r7, r0
 80090fc:	f2c0 8081 	blt.w	8009202 <quorem+0x112>
 8009100:	3c01      	subs	r4, #1
 8009102:	f101 0814 	add.w	r8, r1, #20
 8009106:	f100 0514 	add.w	r5, r0, #20
 800910a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800910e:	9301      	str	r3, [sp, #4]
 8009110:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009114:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009118:	3301      	adds	r3, #1
 800911a:	429a      	cmp	r2, r3
 800911c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009120:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009124:	fbb2 f6f3 	udiv	r6, r2, r3
 8009128:	d331      	bcc.n	800918e <quorem+0x9e>
 800912a:	f04f 0e00 	mov.w	lr, #0
 800912e:	4640      	mov	r0, r8
 8009130:	46ac      	mov	ip, r5
 8009132:	46f2      	mov	sl, lr
 8009134:	f850 2b04 	ldr.w	r2, [r0], #4
 8009138:	b293      	uxth	r3, r2
 800913a:	fb06 e303 	mla	r3, r6, r3, lr
 800913e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009142:	b29b      	uxth	r3, r3
 8009144:	ebaa 0303 	sub.w	r3, sl, r3
 8009148:	f8dc a000 	ldr.w	sl, [ip]
 800914c:	0c12      	lsrs	r2, r2, #16
 800914e:	fa13 f38a 	uxtah	r3, r3, sl
 8009152:	fb06 e202 	mla	r2, r6, r2, lr
 8009156:	9300      	str	r3, [sp, #0]
 8009158:	9b00      	ldr	r3, [sp, #0]
 800915a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800915e:	b292      	uxth	r2, r2
 8009160:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009164:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009168:	f8bd 3000 	ldrh.w	r3, [sp]
 800916c:	4581      	cmp	r9, r0
 800916e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009172:	f84c 3b04 	str.w	r3, [ip], #4
 8009176:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800917a:	d2db      	bcs.n	8009134 <quorem+0x44>
 800917c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009180:	b92b      	cbnz	r3, 800918e <quorem+0x9e>
 8009182:	9b01      	ldr	r3, [sp, #4]
 8009184:	3b04      	subs	r3, #4
 8009186:	429d      	cmp	r5, r3
 8009188:	461a      	mov	r2, r3
 800918a:	d32e      	bcc.n	80091ea <quorem+0xfa>
 800918c:	613c      	str	r4, [r7, #16]
 800918e:	4638      	mov	r0, r7
 8009190:	f001 f8c4 	bl	800a31c <__mcmp>
 8009194:	2800      	cmp	r0, #0
 8009196:	db24      	blt.n	80091e2 <quorem+0xf2>
 8009198:	3601      	adds	r6, #1
 800919a:	4628      	mov	r0, r5
 800919c:	f04f 0c00 	mov.w	ip, #0
 80091a0:	f858 2b04 	ldr.w	r2, [r8], #4
 80091a4:	f8d0 e000 	ldr.w	lr, [r0]
 80091a8:	b293      	uxth	r3, r2
 80091aa:	ebac 0303 	sub.w	r3, ip, r3
 80091ae:	0c12      	lsrs	r2, r2, #16
 80091b0:	fa13 f38e 	uxtah	r3, r3, lr
 80091b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80091b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80091bc:	b29b      	uxth	r3, r3
 80091be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80091c2:	45c1      	cmp	r9, r8
 80091c4:	f840 3b04 	str.w	r3, [r0], #4
 80091c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80091cc:	d2e8      	bcs.n	80091a0 <quorem+0xb0>
 80091ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80091d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80091d6:	b922      	cbnz	r2, 80091e2 <quorem+0xf2>
 80091d8:	3b04      	subs	r3, #4
 80091da:	429d      	cmp	r5, r3
 80091dc:	461a      	mov	r2, r3
 80091de:	d30a      	bcc.n	80091f6 <quorem+0x106>
 80091e0:	613c      	str	r4, [r7, #16]
 80091e2:	4630      	mov	r0, r6
 80091e4:	b003      	add	sp, #12
 80091e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ea:	6812      	ldr	r2, [r2, #0]
 80091ec:	3b04      	subs	r3, #4
 80091ee:	2a00      	cmp	r2, #0
 80091f0:	d1cc      	bne.n	800918c <quorem+0x9c>
 80091f2:	3c01      	subs	r4, #1
 80091f4:	e7c7      	b.n	8009186 <quorem+0x96>
 80091f6:	6812      	ldr	r2, [r2, #0]
 80091f8:	3b04      	subs	r3, #4
 80091fa:	2a00      	cmp	r2, #0
 80091fc:	d1f0      	bne.n	80091e0 <quorem+0xf0>
 80091fe:	3c01      	subs	r4, #1
 8009200:	e7eb      	b.n	80091da <quorem+0xea>
 8009202:	2000      	movs	r0, #0
 8009204:	e7ee      	b.n	80091e4 <quorem+0xf4>
	...

08009208 <_dtoa_r>:
 8009208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800920c:	ed2d 8b04 	vpush	{d8-d9}
 8009210:	ec57 6b10 	vmov	r6, r7, d0
 8009214:	b093      	sub	sp, #76	; 0x4c
 8009216:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009218:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800921c:	9106      	str	r1, [sp, #24]
 800921e:	ee10 aa10 	vmov	sl, s0
 8009222:	4604      	mov	r4, r0
 8009224:	9209      	str	r2, [sp, #36]	; 0x24
 8009226:	930c      	str	r3, [sp, #48]	; 0x30
 8009228:	46bb      	mov	fp, r7
 800922a:	b975      	cbnz	r5, 800924a <_dtoa_r+0x42>
 800922c:	2010      	movs	r0, #16
 800922e:	f000 fddd 	bl	8009dec <malloc>
 8009232:	4602      	mov	r2, r0
 8009234:	6260      	str	r0, [r4, #36]	; 0x24
 8009236:	b920      	cbnz	r0, 8009242 <_dtoa_r+0x3a>
 8009238:	4ba7      	ldr	r3, [pc, #668]	; (80094d8 <_dtoa_r+0x2d0>)
 800923a:	21ea      	movs	r1, #234	; 0xea
 800923c:	48a7      	ldr	r0, [pc, #668]	; (80094dc <_dtoa_r+0x2d4>)
 800923e:	f001 fbd1 	bl	800a9e4 <__assert_func>
 8009242:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009246:	6005      	str	r5, [r0, #0]
 8009248:	60c5      	str	r5, [r0, #12]
 800924a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800924c:	6819      	ldr	r1, [r3, #0]
 800924e:	b151      	cbz	r1, 8009266 <_dtoa_r+0x5e>
 8009250:	685a      	ldr	r2, [r3, #4]
 8009252:	604a      	str	r2, [r1, #4]
 8009254:	2301      	movs	r3, #1
 8009256:	4093      	lsls	r3, r2
 8009258:	608b      	str	r3, [r1, #8]
 800925a:	4620      	mov	r0, r4
 800925c:	f000 fe1c 	bl	8009e98 <_Bfree>
 8009260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009262:	2200      	movs	r2, #0
 8009264:	601a      	str	r2, [r3, #0]
 8009266:	1e3b      	subs	r3, r7, #0
 8009268:	bfaa      	itet	ge
 800926a:	2300      	movge	r3, #0
 800926c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009270:	f8c8 3000 	strge.w	r3, [r8]
 8009274:	4b9a      	ldr	r3, [pc, #616]	; (80094e0 <_dtoa_r+0x2d8>)
 8009276:	bfbc      	itt	lt
 8009278:	2201      	movlt	r2, #1
 800927a:	f8c8 2000 	strlt.w	r2, [r8]
 800927e:	ea33 030b 	bics.w	r3, r3, fp
 8009282:	d11b      	bne.n	80092bc <_dtoa_r+0xb4>
 8009284:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009286:	f242 730f 	movw	r3, #9999	; 0x270f
 800928a:	6013      	str	r3, [r2, #0]
 800928c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009290:	4333      	orrs	r3, r6
 8009292:	f000 8592 	beq.w	8009dba <_dtoa_r+0xbb2>
 8009296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009298:	b963      	cbnz	r3, 80092b4 <_dtoa_r+0xac>
 800929a:	4b92      	ldr	r3, [pc, #584]	; (80094e4 <_dtoa_r+0x2dc>)
 800929c:	e022      	b.n	80092e4 <_dtoa_r+0xdc>
 800929e:	4b92      	ldr	r3, [pc, #584]	; (80094e8 <_dtoa_r+0x2e0>)
 80092a0:	9301      	str	r3, [sp, #4]
 80092a2:	3308      	adds	r3, #8
 80092a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80092a6:	6013      	str	r3, [r2, #0]
 80092a8:	9801      	ldr	r0, [sp, #4]
 80092aa:	b013      	add	sp, #76	; 0x4c
 80092ac:	ecbd 8b04 	vpop	{d8-d9}
 80092b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b4:	4b8b      	ldr	r3, [pc, #556]	; (80094e4 <_dtoa_r+0x2dc>)
 80092b6:	9301      	str	r3, [sp, #4]
 80092b8:	3303      	adds	r3, #3
 80092ba:	e7f3      	b.n	80092a4 <_dtoa_r+0x9c>
 80092bc:	2200      	movs	r2, #0
 80092be:	2300      	movs	r3, #0
 80092c0:	4650      	mov	r0, sl
 80092c2:	4659      	mov	r1, fp
 80092c4:	f7f7 fc08 	bl	8000ad8 <__aeabi_dcmpeq>
 80092c8:	ec4b ab19 	vmov	d9, sl, fp
 80092cc:	4680      	mov	r8, r0
 80092ce:	b158      	cbz	r0, 80092e8 <_dtoa_r+0xe0>
 80092d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092d2:	2301      	movs	r3, #1
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80092d8:	2b00      	cmp	r3, #0
 80092da:	f000 856b 	beq.w	8009db4 <_dtoa_r+0xbac>
 80092de:	4883      	ldr	r0, [pc, #524]	; (80094ec <_dtoa_r+0x2e4>)
 80092e0:	6018      	str	r0, [r3, #0]
 80092e2:	1e43      	subs	r3, r0, #1
 80092e4:	9301      	str	r3, [sp, #4]
 80092e6:	e7df      	b.n	80092a8 <_dtoa_r+0xa0>
 80092e8:	ec4b ab10 	vmov	d0, sl, fp
 80092ec:	aa10      	add	r2, sp, #64	; 0x40
 80092ee:	a911      	add	r1, sp, #68	; 0x44
 80092f0:	4620      	mov	r0, r4
 80092f2:	f001 f8b9 	bl	800a468 <__d2b>
 80092f6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80092fa:	ee08 0a10 	vmov	s16, r0
 80092fe:	2d00      	cmp	r5, #0
 8009300:	f000 8084 	beq.w	800940c <_dtoa_r+0x204>
 8009304:	ee19 3a90 	vmov	r3, s19
 8009308:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800930c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009310:	4656      	mov	r6, sl
 8009312:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009316:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800931a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800931e:	4b74      	ldr	r3, [pc, #464]	; (80094f0 <_dtoa_r+0x2e8>)
 8009320:	2200      	movs	r2, #0
 8009322:	4630      	mov	r0, r6
 8009324:	4639      	mov	r1, r7
 8009326:	f7f6 ffb7 	bl	8000298 <__aeabi_dsub>
 800932a:	a365      	add	r3, pc, #404	; (adr r3, 80094c0 <_dtoa_r+0x2b8>)
 800932c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009330:	f7f7 f96a 	bl	8000608 <__aeabi_dmul>
 8009334:	a364      	add	r3, pc, #400	; (adr r3, 80094c8 <_dtoa_r+0x2c0>)
 8009336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800933a:	f7f6 ffaf 	bl	800029c <__adddf3>
 800933e:	4606      	mov	r6, r0
 8009340:	4628      	mov	r0, r5
 8009342:	460f      	mov	r7, r1
 8009344:	f7f7 f8f6 	bl	8000534 <__aeabi_i2d>
 8009348:	a361      	add	r3, pc, #388	; (adr r3, 80094d0 <_dtoa_r+0x2c8>)
 800934a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934e:	f7f7 f95b 	bl	8000608 <__aeabi_dmul>
 8009352:	4602      	mov	r2, r0
 8009354:	460b      	mov	r3, r1
 8009356:	4630      	mov	r0, r6
 8009358:	4639      	mov	r1, r7
 800935a:	f7f6 ff9f 	bl	800029c <__adddf3>
 800935e:	4606      	mov	r6, r0
 8009360:	460f      	mov	r7, r1
 8009362:	f7f7 fc01 	bl	8000b68 <__aeabi_d2iz>
 8009366:	2200      	movs	r2, #0
 8009368:	9000      	str	r0, [sp, #0]
 800936a:	2300      	movs	r3, #0
 800936c:	4630      	mov	r0, r6
 800936e:	4639      	mov	r1, r7
 8009370:	f7f7 fbbc 	bl	8000aec <__aeabi_dcmplt>
 8009374:	b150      	cbz	r0, 800938c <_dtoa_r+0x184>
 8009376:	9800      	ldr	r0, [sp, #0]
 8009378:	f7f7 f8dc 	bl	8000534 <__aeabi_i2d>
 800937c:	4632      	mov	r2, r6
 800937e:	463b      	mov	r3, r7
 8009380:	f7f7 fbaa 	bl	8000ad8 <__aeabi_dcmpeq>
 8009384:	b910      	cbnz	r0, 800938c <_dtoa_r+0x184>
 8009386:	9b00      	ldr	r3, [sp, #0]
 8009388:	3b01      	subs	r3, #1
 800938a:	9300      	str	r3, [sp, #0]
 800938c:	9b00      	ldr	r3, [sp, #0]
 800938e:	2b16      	cmp	r3, #22
 8009390:	d85a      	bhi.n	8009448 <_dtoa_r+0x240>
 8009392:	9a00      	ldr	r2, [sp, #0]
 8009394:	4b57      	ldr	r3, [pc, #348]	; (80094f4 <_dtoa_r+0x2ec>)
 8009396:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800939a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939e:	ec51 0b19 	vmov	r0, r1, d9
 80093a2:	f7f7 fba3 	bl	8000aec <__aeabi_dcmplt>
 80093a6:	2800      	cmp	r0, #0
 80093a8:	d050      	beq.n	800944c <_dtoa_r+0x244>
 80093aa:	9b00      	ldr	r3, [sp, #0]
 80093ac:	3b01      	subs	r3, #1
 80093ae:	9300      	str	r3, [sp, #0]
 80093b0:	2300      	movs	r3, #0
 80093b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80093b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80093b6:	1b5d      	subs	r5, r3, r5
 80093b8:	1e6b      	subs	r3, r5, #1
 80093ba:	9305      	str	r3, [sp, #20]
 80093bc:	bf45      	ittet	mi
 80093be:	f1c5 0301 	rsbmi	r3, r5, #1
 80093c2:	9304      	strmi	r3, [sp, #16]
 80093c4:	2300      	movpl	r3, #0
 80093c6:	2300      	movmi	r3, #0
 80093c8:	bf4c      	ite	mi
 80093ca:	9305      	strmi	r3, [sp, #20]
 80093cc:	9304      	strpl	r3, [sp, #16]
 80093ce:	9b00      	ldr	r3, [sp, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	db3d      	blt.n	8009450 <_dtoa_r+0x248>
 80093d4:	9b05      	ldr	r3, [sp, #20]
 80093d6:	9a00      	ldr	r2, [sp, #0]
 80093d8:	920a      	str	r2, [sp, #40]	; 0x28
 80093da:	4413      	add	r3, r2
 80093dc:	9305      	str	r3, [sp, #20]
 80093de:	2300      	movs	r3, #0
 80093e0:	9307      	str	r3, [sp, #28]
 80093e2:	9b06      	ldr	r3, [sp, #24]
 80093e4:	2b09      	cmp	r3, #9
 80093e6:	f200 8089 	bhi.w	80094fc <_dtoa_r+0x2f4>
 80093ea:	2b05      	cmp	r3, #5
 80093ec:	bfc4      	itt	gt
 80093ee:	3b04      	subgt	r3, #4
 80093f0:	9306      	strgt	r3, [sp, #24]
 80093f2:	9b06      	ldr	r3, [sp, #24]
 80093f4:	f1a3 0302 	sub.w	r3, r3, #2
 80093f8:	bfcc      	ite	gt
 80093fa:	2500      	movgt	r5, #0
 80093fc:	2501      	movle	r5, #1
 80093fe:	2b03      	cmp	r3, #3
 8009400:	f200 8087 	bhi.w	8009512 <_dtoa_r+0x30a>
 8009404:	e8df f003 	tbb	[pc, r3]
 8009408:	59383a2d 	.word	0x59383a2d
 800940c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009410:	441d      	add	r5, r3
 8009412:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009416:	2b20      	cmp	r3, #32
 8009418:	bfc1      	itttt	gt
 800941a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800941e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009422:	fa0b f303 	lslgt.w	r3, fp, r3
 8009426:	fa26 f000 	lsrgt.w	r0, r6, r0
 800942a:	bfda      	itte	le
 800942c:	f1c3 0320 	rsble	r3, r3, #32
 8009430:	fa06 f003 	lslle.w	r0, r6, r3
 8009434:	4318      	orrgt	r0, r3
 8009436:	f7f7 f86d 	bl	8000514 <__aeabi_ui2d>
 800943a:	2301      	movs	r3, #1
 800943c:	4606      	mov	r6, r0
 800943e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009442:	3d01      	subs	r5, #1
 8009444:	930e      	str	r3, [sp, #56]	; 0x38
 8009446:	e76a      	b.n	800931e <_dtoa_r+0x116>
 8009448:	2301      	movs	r3, #1
 800944a:	e7b2      	b.n	80093b2 <_dtoa_r+0x1aa>
 800944c:	900b      	str	r0, [sp, #44]	; 0x2c
 800944e:	e7b1      	b.n	80093b4 <_dtoa_r+0x1ac>
 8009450:	9b04      	ldr	r3, [sp, #16]
 8009452:	9a00      	ldr	r2, [sp, #0]
 8009454:	1a9b      	subs	r3, r3, r2
 8009456:	9304      	str	r3, [sp, #16]
 8009458:	4253      	negs	r3, r2
 800945a:	9307      	str	r3, [sp, #28]
 800945c:	2300      	movs	r3, #0
 800945e:	930a      	str	r3, [sp, #40]	; 0x28
 8009460:	e7bf      	b.n	80093e2 <_dtoa_r+0x1da>
 8009462:	2300      	movs	r3, #0
 8009464:	9308      	str	r3, [sp, #32]
 8009466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009468:	2b00      	cmp	r3, #0
 800946a:	dc55      	bgt.n	8009518 <_dtoa_r+0x310>
 800946c:	2301      	movs	r3, #1
 800946e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009472:	461a      	mov	r2, r3
 8009474:	9209      	str	r2, [sp, #36]	; 0x24
 8009476:	e00c      	b.n	8009492 <_dtoa_r+0x28a>
 8009478:	2301      	movs	r3, #1
 800947a:	e7f3      	b.n	8009464 <_dtoa_r+0x25c>
 800947c:	2300      	movs	r3, #0
 800947e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009480:	9308      	str	r3, [sp, #32]
 8009482:	9b00      	ldr	r3, [sp, #0]
 8009484:	4413      	add	r3, r2
 8009486:	9302      	str	r3, [sp, #8]
 8009488:	3301      	adds	r3, #1
 800948a:	2b01      	cmp	r3, #1
 800948c:	9303      	str	r3, [sp, #12]
 800948e:	bfb8      	it	lt
 8009490:	2301      	movlt	r3, #1
 8009492:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009494:	2200      	movs	r2, #0
 8009496:	6042      	str	r2, [r0, #4]
 8009498:	2204      	movs	r2, #4
 800949a:	f102 0614 	add.w	r6, r2, #20
 800949e:	429e      	cmp	r6, r3
 80094a0:	6841      	ldr	r1, [r0, #4]
 80094a2:	d93d      	bls.n	8009520 <_dtoa_r+0x318>
 80094a4:	4620      	mov	r0, r4
 80094a6:	f000 fcb7 	bl	8009e18 <_Balloc>
 80094aa:	9001      	str	r0, [sp, #4]
 80094ac:	2800      	cmp	r0, #0
 80094ae:	d13b      	bne.n	8009528 <_dtoa_r+0x320>
 80094b0:	4b11      	ldr	r3, [pc, #68]	; (80094f8 <_dtoa_r+0x2f0>)
 80094b2:	4602      	mov	r2, r0
 80094b4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80094b8:	e6c0      	b.n	800923c <_dtoa_r+0x34>
 80094ba:	2301      	movs	r3, #1
 80094bc:	e7df      	b.n	800947e <_dtoa_r+0x276>
 80094be:	bf00      	nop
 80094c0:	636f4361 	.word	0x636f4361
 80094c4:	3fd287a7 	.word	0x3fd287a7
 80094c8:	8b60c8b3 	.word	0x8b60c8b3
 80094cc:	3fc68a28 	.word	0x3fc68a28
 80094d0:	509f79fb 	.word	0x509f79fb
 80094d4:	3fd34413 	.word	0x3fd34413
 80094d8:	0800c529 	.word	0x0800c529
 80094dc:	0800c540 	.word	0x0800c540
 80094e0:	7ff00000 	.word	0x7ff00000
 80094e4:	0800c525 	.word	0x0800c525
 80094e8:	0800c51c 	.word	0x0800c51c
 80094ec:	0800c4f9 	.word	0x0800c4f9
 80094f0:	3ff80000 	.word	0x3ff80000
 80094f4:	0800c630 	.word	0x0800c630
 80094f8:	0800c59b 	.word	0x0800c59b
 80094fc:	2501      	movs	r5, #1
 80094fe:	2300      	movs	r3, #0
 8009500:	9306      	str	r3, [sp, #24]
 8009502:	9508      	str	r5, [sp, #32]
 8009504:	f04f 33ff 	mov.w	r3, #4294967295
 8009508:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800950c:	2200      	movs	r2, #0
 800950e:	2312      	movs	r3, #18
 8009510:	e7b0      	b.n	8009474 <_dtoa_r+0x26c>
 8009512:	2301      	movs	r3, #1
 8009514:	9308      	str	r3, [sp, #32]
 8009516:	e7f5      	b.n	8009504 <_dtoa_r+0x2fc>
 8009518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800951a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800951e:	e7b8      	b.n	8009492 <_dtoa_r+0x28a>
 8009520:	3101      	adds	r1, #1
 8009522:	6041      	str	r1, [r0, #4]
 8009524:	0052      	lsls	r2, r2, #1
 8009526:	e7b8      	b.n	800949a <_dtoa_r+0x292>
 8009528:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800952a:	9a01      	ldr	r2, [sp, #4]
 800952c:	601a      	str	r2, [r3, #0]
 800952e:	9b03      	ldr	r3, [sp, #12]
 8009530:	2b0e      	cmp	r3, #14
 8009532:	f200 809d 	bhi.w	8009670 <_dtoa_r+0x468>
 8009536:	2d00      	cmp	r5, #0
 8009538:	f000 809a 	beq.w	8009670 <_dtoa_r+0x468>
 800953c:	9b00      	ldr	r3, [sp, #0]
 800953e:	2b00      	cmp	r3, #0
 8009540:	dd32      	ble.n	80095a8 <_dtoa_r+0x3a0>
 8009542:	4ab7      	ldr	r2, [pc, #732]	; (8009820 <_dtoa_r+0x618>)
 8009544:	f003 030f 	and.w	r3, r3, #15
 8009548:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800954c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009550:	9b00      	ldr	r3, [sp, #0]
 8009552:	05d8      	lsls	r0, r3, #23
 8009554:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009558:	d516      	bpl.n	8009588 <_dtoa_r+0x380>
 800955a:	4bb2      	ldr	r3, [pc, #712]	; (8009824 <_dtoa_r+0x61c>)
 800955c:	ec51 0b19 	vmov	r0, r1, d9
 8009560:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009564:	f7f7 f97a 	bl	800085c <__aeabi_ddiv>
 8009568:	f007 070f 	and.w	r7, r7, #15
 800956c:	4682      	mov	sl, r0
 800956e:	468b      	mov	fp, r1
 8009570:	2503      	movs	r5, #3
 8009572:	4eac      	ldr	r6, [pc, #688]	; (8009824 <_dtoa_r+0x61c>)
 8009574:	b957      	cbnz	r7, 800958c <_dtoa_r+0x384>
 8009576:	4642      	mov	r2, r8
 8009578:	464b      	mov	r3, r9
 800957a:	4650      	mov	r0, sl
 800957c:	4659      	mov	r1, fp
 800957e:	f7f7 f96d 	bl	800085c <__aeabi_ddiv>
 8009582:	4682      	mov	sl, r0
 8009584:	468b      	mov	fp, r1
 8009586:	e028      	b.n	80095da <_dtoa_r+0x3d2>
 8009588:	2502      	movs	r5, #2
 800958a:	e7f2      	b.n	8009572 <_dtoa_r+0x36a>
 800958c:	07f9      	lsls	r1, r7, #31
 800958e:	d508      	bpl.n	80095a2 <_dtoa_r+0x39a>
 8009590:	4640      	mov	r0, r8
 8009592:	4649      	mov	r1, r9
 8009594:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009598:	f7f7 f836 	bl	8000608 <__aeabi_dmul>
 800959c:	3501      	adds	r5, #1
 800959e:	4680      	mov	r8, r0
 80095a0:	4689      	mov	r9, r1
 80095a2:	107f      	asrs	r7, r7, #1
 80095a4:	3608      	adds	r6, #8
 80095a6:	e7e5      	b.n	8009574 <_dtoa_r+0x36c>
 80095a8:	f000 809b 	beq.w	80096e2 <_dtoa_r+0x4da>
 80095ac:	9b00      	ldr	r3, [sp, #0]
 80095ae:	4f9d      	ldr	r7, [pc, #628]	; (8009824 <_dtoa_r+0x61c>)
 80095b0:	425e      	negs	r6, r3
 80095b2:	4b9b      	ldr	r3, [pc, #620]	; (8009820 <_dtoa_r+0x618>)
 80095b4:	f006 020f 	and.w	r2, r6, #15
 80095b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c0:	ec51 0b19 	vmov	r0, r1, d9
 80095c4:	f7f7 f820 	bl	8000608 <__aeabi_dmul>
 80095c8:	1136      	asrs	r6, r6, #4
 80095ca:	4682      	mov	sl, r0
 80095cc:	468b      	mov	fp, r1
 80095ce:	2300      	movs	r3, #0
 80095d0:	2502      	movs	r5, #2
 80095d2:	2e00      	cmp	r6, #0
 80095d4:	d17a      	bne.n	80096cc <_dtoa_r+0x4c4>
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d1d3      	bne.n	8009582 <_dtoa_r+0x37a>
 80095da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f000 8082 	beq.w	80096e6 <_dtoa_r+0x4de>
 80095e2:	4b91      	ldr	r3, [pc, #580]	; (8009828 <_dtoa_r+0x620>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	4650      	mov	r0, sl
 80095e8:	4659      	mov	r1, fp
 80095ea:	f7f7 fa7f 	bl	8000aec <__aeabi_dcmplt>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d079      	beq.n	80096e6 <_dtoa_r+0x4de>
 80095f2:	9b03      	ldr	r3, [sp, #12]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d076      	beq.n	80096e6 <_dtoa_r+0x4de>
 80095f8:	9b02      	ldr	r3, [sp, #8]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	dd36      	ble.n	800966c <_dtoa_r+0x464>
 80095fe:	9b00      	ldr	r3, [sp, #0]
 8009600:	4650      	mov	r0, sl
 8009602:	4659      	mov	r1, fp
 8009604:	1e5f      	subs	r7, r3, #1
 8009606:	2200      	movs	r2, #0
 8009608:	4b88      	ldr	r3, [pc, #544]	; (800982c <_dtoa_r+0x624>)
 800960a:	f7f6 fffd 	bl	8000608 <__aeabi_dmul>
 800960e:	9e02      	ldr	r6, [sp, #8]
 8009610:	4682      	mov	sl, r0
 8009612:	468b      	mov	fp, r1
 8009614:	3501      	adds	r5, #1
 8009616:	4628      	mov	r0, r5
 8009618:	f7f6 ff8c 	bl	8000534 <__aeabi_i2d>
 800961c:	4652      	mov	r2, sl
 800961e:	465b      	mov	r3, fp
 8009620:	f7f6 fff2 	bl	8000608 <__aeabi_dmul>
 8009624:	4b82      	ldr	r3, [pc, #520]	; (8009830 <_dtoa_r+0x628>)
 8009626:	2200      	movs	r2, #0
 8009628:	f7f6 fe38 	bl	800029c <__adddf3>
 800962c:	46d0      	mov	r8, sl
 800962e:	46d9      	mov	r9, fp
 8009630:	4682      	mov	sl, r0
 8009632:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009636:	2e00      	cmp	r6, #0
 8009638:	d158      	bne.n	80096ec <_dtoa_r+0x4e4>
 800963a:	4b7e      	ldr	r3, [pc, #504]	; (8009834 <_dtoa_r+0x62c>)
 800963c:	2200      	movs	r2, #0
 800963e:	4640      	mov	r0, r8
 8009640:	4649      	mov	r1, r9
 8009642:	f7f6 fe29 	bl	8000298 <__aeabi_dsub>
 8009646:	4652      	mov	r2, sl
 8009648:	465b      	mov	r3, fp
 800964a:	4680      	mov	r8, r0
 800964c:	4689      	mov	r9, r1
 800964e:	f7f7 fa6b 	bl	8000b28 <__aeabi_dcmpgt>
 8009652:	2800      	cmp	r0, #0
 8009654:	f040 8295 	bne.w	8009b82 <_dtoa_r+0x97a>
 8009658:	4652      	mov	r2, sl
 800965a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800965e:	4640      	mov	r0, r8
 8009660:	4649      	mov	r1, r9
 8009662:	f7f7 fa43 	bl	8000aec <__aeabi_dcmplt>
 8009666:	2800      	cmp	r0, #0
 8009668:	f040 8289 	bne.w	8009b7e <_dtoa_r+0x976>
 800966c:	ec5b ab19 	vmov	sl, fp, d9
 8009670:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009672:	2b00      	cmp	r3, #0
 8009674:	f2c0 8148 	blt.w	8009908 <_dtoa_r+0x700>
 8009678:	9a00      	ldr	r2, [sp, #0]
 800967a:	2a0e      	cmp	r2, #14
 800967c:	f300 8144 	bgt.w	8009908 <_dtoa_r+0x700>
 8009680:	4b67      	ldr	r3, [pc, #412]	; (8009820 <_dtoa_r+0x618>)
 8009682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009686:	e9d3 8900 	ldrd	r8, r9, [r3]
 800968a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800968c:	2b00      	cmp	r3, #0
 800968e:	f280 80d5 	bge.w	800983c <_dtoa_r+0x634>
 8009692:	9b03      	ldr	r3, [sp, #12]
 8009694:	2b00      	cmp	r3, #0
 8009696:	f300 80d1 	bgt.w	800983c <_dtoa_r+0x634>
 800969a:	f040 826f 	bne.w	8009b7c <_dtoa_r+0x974>
 800969e:	4b65      	ldr	r3, [pc, #404]	; (8009834 <_dtoa_r+0x62c>)
 80096a0:	2200      	movs	r2, #0
 80096a2:	4640      	mov	r0, r8
 80096a4:	4649      	mov	r1, r9
 80096a6:	f7f6 ffaf 	bl	8000608 <__aeabi_dmul>
 80096aa:	4652      	mov	r2, sl
 80096ac:	465b      	mov	r3, fp
 80096ae:	f7f7 fa31 	bl	8000b14 <__aeabi_dcmpge>
 80096b2:	9e03      	ldr	r6, [sp, #12]
 80096b4:	4637      	mov	r7, r6
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f040 8245 	bne.w	8009b46 <_dtoa_r+0x93e>
 80096bc:	9d01      	ldr	r5, [sp, #4]
 80096be:	2331      	movs	r3, #49	; 0x31
 80096c0:	f805 3b01 	strb.w	r3, [r5], #1
 80096c4:	9b00      	ldr	r3, [sp, #0]
 80096c6:	3301      	adds	r3, #1
 80096c8:	9300      	str	r3, [sp, #0]
 80096ca:	e240      	b.n	8009b4e <_dtoa_r+0x946>
 80096cc:	07f2      	lsls	r2, r6, #31
 80096ce:	d505      	bpl.n	80096dc <_dtoa_r+0x4d4>
 80096d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096d4:	f7f6 ff98 	bl	8000608 <__aeabi_dmul>
 80096d8:	3501      	adds	r5, #1
 80096da:	2301      	movs	r3, #1
 80096dc:	1076      	asrs	r6, r6, #1
 80096de:	3708      	adds	r7, #8
 80096e0:	e777      	b.n	80095d2 <_dtoa_r+0x3ca>
 80096e2:	2502      	movs	r5, #2
 80096e4:	e779      	b.n	80095da <_dtoa_r+0x3d2>
 80096e6:	9f00      	ldr	r7, [sp, #0]
 80096e8:	9e03      	ldr	r6, [sp, #12]
 80096ea:	e794      	b.n	8009616 <_dtoa_r+0x40e>
 80096ec:	9901      	ldr	r1, [sp, #4]
 80096ee:	4b4c      	ldr	r3, [pc, #304]	; (8009820 <_dtoa_r+0x618>)
 80096f0:	4431      	add	r1, r6
 80096f2:	910d      	str	r1, [sp, #52]	; 0x34
 80096f4:	9908      	ldr	r1, [sp, #32]
 80096f6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80096fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80096fe:	2900      	cmp	r1, #0
 8009700:	d043      	beq.n	800978a <_dtoa_r+0x582>
 8009702:	494d      	ldr	r1, [pc, #308]	; (8009838 <_dtoa_r+0x630>)
 8009704:	2000      	movs	r0, #0
 8009706:	f7f7 f8a9 	bl	800085c <__aeabi_ddiv>
 800970a:	4652      	mov	r2, sl
 800970c:	465b      	mov	r3, fp
 800970e:	f7f6 fdc3 	bl	8000298 <__aeabi_dsub>
 8009712:	9d01      	ldr	r5, [sp, #4]
 8009714:	4682      	mov	sl, r0
 8009716:	468b      	mov	fp, r1
 8009718:	4649      	mov	r1, r9
 800971a:	4640      	mov	r0, r8
 800971c:	f7f7 fa24 	bl	8000b68 <__aeabi_d2iz>
 8009720:	4606      	mov	r6, r0
 8009722:	f7f6 ff07 	bl	8000534 <__aeabi_i2d>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	4640      	mov	r0, r8
 800972c:	4649      	mov	r1, r9
 800972e:	f7f6 fdb3 	bl	8000298 <__aeabi_dsub>
 8009732:	3630      	adds	r6, #48	; 0x30
 8009734:	f805 6b01 	strb.w	r6, [r5], #1
 8009738:	4652      	mov	r2, sl
 800973a:	465b      	mov	r3, fp
 800973c:	4680      	mov	r8, r0
 800973e:	4689      	mov	r9, r1
 8009740:	f7f7 f9d4 	bl	8000aec <__aeabi_dcmplt>
 8009744:	2800      	cmp	r0, #0
 8009746:	d163      	bne.n	8009810 <_dtoa_r+0x608>
 8009748:	4642      	mov	r2, r8
 800974a:	464b      	mov	r3, r9
 800974c:	4936      	ldr	r1, [pc, #216]	; (8009828 <_dtoa_r+0x620>)
 800974e:	2000      	movs	r0, #0
 8009750:	f7f6 fda2 	bl	8000298 <__aeabi_dsub>
 8009754:	4652      	mov	r2, sl
 8009756:	465b      	mov	r3, fp
 8009758:	f7f7 f9c8 	bl	8000aec <__aeabi_dcmplt>
 800975c:	2800      	cmp	r0, #0
 800975e:	f040 80b5 	bne.w	80098cc <_dtoa_r+0x6c4>
 8009762:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009764:	429d      	cmp	r5, r3
 8009766:	d081      	beq.n	800966c <_dtoa_r+0x464>
 8009768:	4b30      	ldr	r3, [pc, #192]	; (800982c <_dtoa_r+0x624>)
 800976a:	2200      	movs	r2, #0
 800976c:	4650      	mov	r0, sl
 800976e:	4659      	mov	r1, fp
 8009770:	f7f6 ff4a 	bl	8000608 <__aeabi_dmul>
 8009774:	4b2d      	ldr	r3, [pc, #180]	; (800982c <_dtoa_r+0x624>)
 8009776:	4682      	mov	sl, r0
 8009778:	468b      	mov	fp, r1
 800977a:	4640      	mov	r0, r8
 800977c:	4649      	mov	r1, r9
 800977e:	2200      	movs	r2, #0
 8009780:	f7f6 ff42 	bl	8000608 <__aeabi_dmul>
 8009784:	4680      	mov	r8, r0
 8009786:	4689      	mov	r9, r1
 8009788:	e7c6      	b.n	8009718 <_dtoa_r+0x510>
 800978a:	4650      	mov	r0, sl
 800978c:	4659      	mov	r1, fp
 800978e:	f7f6 ff3b 	bl	8000608 <__aeabi_dmul>
 8009792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009794:	9d01      	ldr	r5, [sp, #4]
 8009796:	930f      	str	r3, [sp, #60]	; 0x3c
 8009798:	4682      	mov	sl, r0
 800979a:	468b      	mov	fp, r1
 800979c:	4649      	mov	r1, r9
 800979e:	4640      	mov	r0, r8
 80097a0:	f7f7 f9e2 	bl	8000b68 <__aeabi_d2iz>
 80097a4:	4606      	mov	r6, r0
 80097a6:	f7f6 fec5 	bl	8000534 <__aeabi_i2d>
 80097aa:	3630      	adds	r6, #48	; 0x30
 80097ac:	4602      	mov	r2, r0
 80097ae:	460b      	mov	r3, r1
 80097b0:	4640      	mov	r0, r8
 80097b2:	4649      	mov	r1, r9
 80097b4:	f7f6 fd70 	bl	8000298 <__aeabi_dsub>
 80097b8:	f805 6b01 	strb.w	r6, [r5], #1
 80097bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80097be:	429d      	cmp	r5, r3
 80097c0:	4680      	mov	r8, r0
 80097c2:	4689      	mov	r9, r1
 80097c4:	f04f 0200 	mov.w	r2, #0
 80097c8:	d124      	bne.n	8009814 <_dtoa_r+0x60c>
 80097ca:	4b1b      	ldr	r3, [pc, #108]	; (8009838 <_dtoa_r+0x630>)
 80097cc:	4650      	mov	r0, sl
 80097ce:	4659      	mov	r1, fp
 80097d0:	f7f6 fd64 	bl	800029c <__adddf3>
 80097d4:	4602      	mov	r2, r0
 80097d6:	460b      	mov	r3, r1
 80097d8:	4640      	mov	r0, r8
 80097da:	4649      	mov	r1, r9
 80097dc:	f7f7 f9a4 	bl	8000b28 <__aeabi_dcmpgt>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d173      	bne.n	80098cc <_dtoa_r+0x6c4>
 80097e4:	4652      	mov	r2, sl
 80097e6:	465b      	mov	r3, fp
 80097e8:	4913      	ldr	r1, [pc, #76]	; (8009838 <_dtoa_r+0x630>)
 80097ea:	2000      	movs	r0, #0
 80097ec:	f7f6 fd54 	bl	8000298 <__aeabi_dsub>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4640      	mov	r0, r8
 80097f6:	4649      	mov	r1, r9
 80097f8:	f7f7 f978 	bl	8000aec <__aeabi_dcmplt>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	f43f af35 	beq.w	800966c <_dtoa_r+0x464>
 8009802:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009804:	1e6b      	subs	r3, r5, #1
 8009806:	930f      	str	r3, [sp, #60]	; 0x3c
 8009808:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800980c:	2b30      	cmp	r3, #48	; 0x30
 800980e:	d0f8      	beq.n	8009802 <_dtoa_r+0x5fa>
 8009810:	9700      	str	r7, [sp, #0]
 8009812:	e049      	b.n	80098a8 <_dtoa_r+0x6a0>
 8009814:	4b05      	ldr	r3, [pc, #20]	; (800982c <_dtoa_r+0x624>)
 8009816:	f7f6 fef7 	bl	8000608 <__aeabi_dmul>
 800981a:	4680      	mov	r8, r0
 800981c:	4689      	mov	r9, r1
 800981e:	e7bd      	b.n	800979c <_dtoa_r+0x594>
 8009820:	0800c630 	.word	0x0800c630
 8009824:	0800c608 	.word	0x0800c608
 8009828:	3ff00000 	.word	0x3ff00000
 800982c:	40240000 	.word	0x40240000
 8009830:	401c0000 	.word	0x401c0000
 8009834:	40140000 	.word	0x40140000
 8009838:	3fe00000 	.word	0x3fe00000
 800983c:	9d01      	ldr	r5, [sp, #4]
 800983e:	4656      	mov	r6, sl
 8009840:	465f      	mov	r7, fp
 8009842:	4642      	mov	r2, r8
 8009844:	464b      	mov	r3, r9
 8009846:	4630      	mov	r0, r6
 8009848:	4639      	mov	r1, r7
 800984a:	f7f7 f807 	bl	800085c <__aeabi_ddiv>
 800984e:	f7f7 f98b 	bl	8000b68 <__aeabi_d2iz>
 8009852:	4682      	mov	sl, r0
 8009854:	f7f6 fe6e 	bl	8000534 <__aeabi_i2d>
 8009858:	4642      	mov	r2, r8
 800985a:	464b      	mov	r3, r9
 800985c:	f7f6 fed4 	bl	8000608 <__aeabi_dmul>
 8009860:	4602      	mov	r2, r0
 8009862:	460b      	mov	r3, r1
 8009864:	4630      	mov	r0, r6
 8009866:	4639      	mov	r1, r7
 8009868:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800986c:	f7f6 fd14 	bl	8000298 <__aeabi_dsub>
 8009870:	f805 6b01 	strb.w	r6, [r5], #1
 8009874:	9e01      	ldr	r6, [sp, #4]
 8009876:	9f03      	ldr	r7, [sp, #12]
 8009878:	1bae      	subs	r6, r5, r6
 800987a:	42b7      	cmp	r7, r6
 800987c:	4602      	mov	r2, r0
 800987e:	460b      	mov	r3, r1
 8009880:	d135      	bne.n	80098ee <_dtoa_r+0x6e6>
 8009882:	f7f6 fd0b 	bl	800029c <__adddf3>
 8009886:	4642      	mov	r2, r8
 8009888:	464b      	mov	r3, r9
 800988a:	4606      	mov	r6, r0
 800988c:	460f      	mov	r7, r1
 800988e:	f7f7 f94b 	bl	8000b28 <__aeabi_dcmpgt>
 8009892:	b9d0      	cbnz	r0, 80098ca <_dtoa_r+0x6c2>
 8009894:	4642      	mov	r2, r8
 8009896:	464b      	mov	r3, r9
 8009898:	4630      	mov	r0, r6
 800989a:	4639      	mov	r1, r7
 800989c:	f7f7 f91c 	bl	8000ad8 <__aeabi_dcmpeq>
 80098a0:	b110      	cbz	r0, 80098a8 <_dtoa_r+0x6a0>
 80098a2:	f01a 0f01 	tst.w	sl, #1
 80098a6:	d110      	bne.n	80098ca <_dtoa_r+0x6c2>
 80098a8:	4620      	mov	r0, r4
 80098aa:	ee18 1a10 	vmov	r1, s16
 80098ae:	f000 faf3 	bl	8009e98 <_Bfree>
 80098b2:	2300      	movs	r3, #0
 80098b4:	9800      	ldr	r0, [sp, #0]
 80098b6:	702b      	strb	r3, [r5, #0]
 80098b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098ba:	3001      	adds	r0, #1
 80098bc:	6018      	str	r0, [r3, #0]
 80098be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f43f acf1 	beq.w	80092a8 <_dtoa_r+0xa0>
 80098c6:	601d      	str	r5, [r3, #0]
 80098c8:	e4ee      	b.n	80092a8 <_dtoa_r+0xa0>
 80098ca:	9f00      	ldr	r7, [sp, #0]
 80098cc:	462b      	mov	r3, r5
 80098ce:	461d      	mov	r5, r3
 80098d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098d4:	2a39      	cmp	r2, #57	; 0x39
 80098d6:	d106      	bne.n	80098e6 <_dtoa_r+0x6de>
 80098d8:	9a01      	ldr	r2, [sp, #4]
 80098da:	429a      	cmp	r2, r3
 80098dc:	d1f7      	bne.n	80098ce <_dtoa_r+0x6c6>
 80098de:	9901      	ldr	r1, [sp, #4]
 80098e0:	2230      	movs	r2, #48	; 0x30
 80098e2:	3701      	adds	r7, #1
 80098e4:	700a      	strb	r2, [r1, #0]
 80098e6:	781a      	ldrb	r2, [r3, #0]
 80098e8:	3201      	adds	r2, #1
 80098ea:	701a      	strb	r2, [r3, #0]
 80098ec:	e790      	b.n	8009810 <_dtoa_r+0x608>
 80098ee:	4ba6      	ldr	r3, [pc, #664]	; (8009b88 <_dtoa_r+0x980>)
 80098f0:	2200      	movs	r2, #0
 80098f2:	f7f6 fe89 	bl	8000608 <__aeabi_dmul>
 80098f6:	2200      	movs	r2, #0
 80098f8:	2300      	movs	r3, #0
 80098fa:	4606      	mov	r6, r0
 80098fc:	460f      	mov	r7, r1
 80098fe:	f7f7 f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8009902:	2800      	cmp	r0, #0
 8009904:	d09d      	beq.n	8009842 <_dtoa_r+0x63a>
 8009906:	e7cf      	b.n	80098a8 <_dtoa_r+0x6a0>
 8009908:	9a08      	ldr	r2, [sp, #32]
 800990a:	2a00      	cmp	r2, #0
 800990c:	f000 80d7 	beq.w	8009abe <_dtoa_r+0x8b6>
 8009910:	9a06      	ldr	r2, [sp, #24]
 8009912:	2a01      	cmp	r2, #1
 8009914:	f300 80ba 	bgt.w	8009a8c <_dtoa_r+0x884>
 8009918:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800991a:	2a00      	cmp	r2, #0
 800991c:	f000 80b2 	beq.w	8009a84 <_dtoa_r+0x87c>
 8009920:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009924:	9e07      	ldr	r6, [sp, #28]
 8009926:	9d04      	ldr	r5, [sp, #16]
 8009928:	9a04      	ldr	r2, [sp, #16]
 800992a:	441a      	add	r2, r3
 800992c:	9204      	str	r2, [sp, #16]
 800992e:	9a05      	ldr	r2, [sp, #20]
 8009930:	2101      	movs	r1, #1
 8009932:	441a      	add	r2, r3
 8009934:	4620      	mov	r0, r4
 8009936:	9205      	str	r2, [sp, #20]
 8009938:	f000 fb66 	bl	800a008 <__i2b>
 800993c:	4607      	mov	r7, r0
 800993e:	2d00      	cmp	r5, #0
 8009940:	dd0c      	ble.n	800995c <_dtoa_r+0x754>
 8009942:	9b05      	ldr	r3, [sp, #20]
 8009944:	2b00      	cmp	r3, #0
 8009946:	dd09      	ble.n	800995c <_dtoa_r+0x754>
 8009948:	42ab      	cmp	r3, r5
 800994a:	9a04      	ldr	r2, [sp, #16]
 800994c:	bfa8      	it	ge
 800994e:	462b      	movge	r3, r5
 8009950:	1ad2      	subs	r2, r2, r3
 8009952:	9204      	str	r2, [sp, #16]
 8009954:	9a05      	ldr	r2, [sp, #20]
 8009956:	1aed      	subs	r5, r5, r3
 8009958:	1ad3      	subs	r3, r2, r3
 800995a:	9305      	str	r3, [sp, #20]
 800995c:	9b07      	ldr	r3, [sp, #28]
 800995e:	b31b      	cbz	r3, 80099a8 <_dtoa_r+0x7a0>
 8009960:	9b08      	ldr	r3, [sp, #32]
 8009962:	2b00      	cmp	r3, #0
 8009964:	f000 80af 	beq.w	8009ac6 <_dtoa_r+0x8be>
 8009968:	2e00      	cmp	r6, #0
 800996a:	dd13      	ble.n	8009994 <_dtoa_r+0x78c>
 800996c:	4639      	mov	r1, r7
 800996e:	4632      	mov	r2, r6
 8009970:	4620      	mov	r0, r4
 8009972:	f000 fc09 	bl	800a188 <__pow5mult>
 8009976:	ee18 2a10 	vmov	r2, s16
 800997a:	4601      	mov	r1, r0
 800997c:	4607      	mov	r7, r0
 800997e:	4620      	mov	r0, r4
 8009980:	f000 fb58 	bl	800a034 <__multiply>
 8009984:	ee18 1a10 	vmov	r1, s16
 8009988:	4680      	mov	r8, r0
 800998a:	4620      	mov	r0, r4
 800998c:	f000 fa84 	bl	8009e98 <_Bfree>
 8009990:	ee08 8a10 	vmov	s16, r8
 8009994:	9b07      	ldr	r3, [sp, #28]
 8009996:	1b9a      	subs	r2, r3, r6
 8009998:	d006      	beq.n	80099a8 <_dtoa_r+0x7a0>
 800999a:	ee18 1a10 	vmov	r1, s16
 800999e:	4620      	mov	r0, r4
 80099a0:	f000 fbf2 	bl	800a188 <__pow5mult>
 80099a4:	ee08 0a10 	vmov	s16, r0
 80099a8:	2101      	movs	r1, #1
 80099aa:	4620      	mov	r0, r4
 80099ac:	f000 fb2c 	bl	800a008 <__i2b>
 80099b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	4606      	mov	r6, r0
 80099b6:	f340 8088 	ble.w	8009aca <_dtoa_r+0x8c2>
 80099ba:	461a      	mov	r2, r3
 80099bc:	4601      	mov	r1, r0
 80099be:	4620      	mov	r0, r4
 80099c0:	f000 fbe2 	bl	800a188 <__pow5mult>
 80099c4:	9b06      	ldr	r3, [sp, #24]
 80099c6:	2b01      	cmp	r3, #1
 80099c8:	4606      	mov	r6, r0
 80099ca:	f340 8081 	ble.w	8009ad0 <_dtoa_r+0x8c8>
 80099ce:	f04f 0800 	mov.w	r8, #0
 80099d2:	6933      	ldr	r3, [r6, #16]
 80099d4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80099d8:	6918      	ldr	r0, [r3, #16]
 80099da:	f000 fac5 	bl	8009f68 <__hi0bits>
 80099de:	f1c0 0020 	rsb	r0, r0, #32
 80099e2:	9b05      	ldr	r3, [sp, #20]
 80099e4:	4418      	add	r0, r3
 80099e6:	f010 001f 	ands.w	r0, r0, #31
 80099ea:	f000 8092 	beq.w	8009b12 <_dtoa_r+0x90a>
 80099ee:	f1c0 0320 	rsb	r3, r0, #32
 80099f2:	2b04      	cmp	r3, #4
 80099f4:	f340 808a 	ble.w	8009b0c <_dtoa_r+0x904>
 80099f8:	f1c0 001c 	rsb	r0, r0, #28
 80099fc:	9b04      	ldr	r3, [sp, #16]
 80099fe:	4403      	add	r3, r0
 8009a00:	9304      	str	r3, [sp, #16]
 8009a02:	9b05      	ldr	r3, [sp, #20]
 8009a04:	4403      	add	r3, r0
 8009a06:	4405      	add	r5, r0
 8009a08:	9305      	str	r3, [sp, #20]
 8009a0a:	9b04      	ldr	r3, [sp, #16]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	dd07      	ble.n	8009a20 <_dtoa_r+0x818>
 8009a10:	ee18 1a10 	vmov	r1, s16
 8009a14:	461a      	mov	r2, r3
 8009a16:	4620      	mov	r0, r4
 8009a18:	f000 fc10 	bl	800a23c <__lshift>
 8009a1c:	ee08 0a10 	vmov	s16, r0
 8009a20:	9b05      	ldr	r3, [sp, #20]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	dd05      	ble.n	8009a32 <_dtoa_r+0x82a>
 8009a26:	4631      	mov	r1, r6
 8009a28:	461a      	mov	r2, r3
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f000 fc06 	bl	800a23c <__lshift>
 8009a30:	4606      	mov	r6, r0
 8009a32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d06e      	beq.n	8009b16 <_dtoa_r+0x90e>
 8009a38:	ee18 0a10 	vmov	r0, s16
 8009a3c:	4631      	mov	r1, r6
 8009a3e:	f000 fc6d 	bl	800a31c <__mcmp>
 8009a42:	2800      	cmp	r0, #0
 8009a44:	da67      	bge.n	8009b16 <_dtoa_r+0x90e>
 8009a46:	9b00      	ldr	r3, [sp, #0]
 8009a48:	3b01      	subs	r3, #1
 8009a4a:	ee18 1a10 	vmov	r1, s16
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	220a      	movs	r2, #10
 8009a52:	2300      	movs	r3, #0
 8009a54:	4620      	mov	r0, r4
 8009a56:	f000 fa41 	bl	8009edc <__multadd>
 8009a5a:	9b08      	ldr	r3, [sp, #32]
 8009a5c:	ee08 0a10 	vmov	s16, r0
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	f000 81b1 	beq.w	8009dc8 <_dtoa_r+0xbc0>
 8009a66:	2300      	movs	r3, #0
 8009a68:	4639      	mov	r1, r7
 8009a6a:	220a      	movs	r2, #10
 8009a6c:	4620      	mov	r0, r4
 8009a6e:	f000 fa35 	bl	8009edc <__multadd>
 8009a72:	9b02      	ldr	r3, [sp, #8]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	4607      	mov	r7, r0
 8009a78:	f300 808e 	bgt.w	8009b98 <_dtoa_r+0x990>
 8009a7c:	9b06      	ldr	r3, [sp, #24]
 8009a7e:	2b02      	cmp	r3, #2
 8009a80:	dc51      	bgt.n	8009b26 <_dtoa_r+0x91e>
 8009a82:	e089      	b.n	8009b98 <_dtoa_r+0x990>
 8009a84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a8a:	e74b      	b.n	8009924 <_dtoa_r+0x71c>
 8009a8c:	9b03      	ldr	r3, [sp, #12]
 8009a8e:	1e5e      	subs	r6, r3, #1
 8009a90:	9b07      	ldr	r3, [sp, #28]
 8009a92:	42b3      	cmp	r3, r6
 8009a94:	bfbf      	itttt	lt
 8009a96:	9b07      	ldrlt	r3, [sp, #28]
 8009a98:	9607      	strlt	r6, [sp, #28]
 8009a9a:	1af2      	sublt	r2, r6, r3
 8009a9c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009a9e:	bfb6      	itet	lt
 8009aa0:	189b      	addlt	r3, r3, r2
 8009aa2:	1b9e      	subge	r6, r3, r6
 8009aa4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009aa6:	9b03      	ldr	r3, [sp, #12]
 8009aa8:	bfb8      	it	lt
 8009aaa:	2600      	movlt	r6, #0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	bfb7      	itett	lt
 8009ab0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009ab4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009ab8:	1a9d      	sublt	r5, r3, r2
 8009aba:	2300      	movlt	r3, #0
 8009abc:	e734      	b.n	8009928 <_dtoa_r+0x720>
 8009abe:	9e07      	ldr	r6, [sp, #28]
 8009ac0:	9d04      	ldr	r5, [sp, #16]
 8009ac2:	9f08      	ldr	r7, [sp, #32]
 8009ac4:	e73b      	b.n	800993e <_dtoa_r+0x736>
 8009ac6:	9a07      	ldr	r2, [sp, #28]
 8009ac8:	e767      	b.n	800999a <_dtoa_r+0x792>
 8009aca:	9b06      	ldr	r3, [sp, #24]
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	dc18      	bgt.n	8009b02 <_dtoa_r+0x8fa>
 8009ad0:	f1ba 0f00 	cmp.w	sl, #0
 8009ad4:	d115      	bne.n	8009b02 <_dtoa_r+0x8fa>
 8009ad6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ada:	b993      	cbnz	r3, 8009b02 <_dtoa_r+0x8fa>
 8009adc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ae0:	0d1b      	lsrs	r3, r3, #20
 8009ae2:	051b      	lsls	r3, r3, #20
 8009ae4:	b183      	cbz	r3, 8009b08 <_dtoa_r+0x900>
 8009ae6:	9b04      	ldr	r3, [sp, #16]
 8009ae8:	3301      	adds	r3, #1
 8009aea:	9304      	str	r3, [sp, #16]
 8009aec:	9b05      	ldr	r3, [sp, #20]
 8009aee:	3301      	adds	r3, #1
 8009af0:	9305      	str	r3, [sp, #20]
 8009af2:	f04f 0801 	mov.w	r8, #1
 8009af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	f47f af6a 	bne.w	80099d2 <_dtoa_r+0x7ca>
 8009afe:	2001      	movs	r0, #1
 8009b00:	e76f      	b.n	80099e2 <_dtoa_r+0x7da>
 8009b02:	f04f 0800 	mov.w	r8, #0
 8009b06:	e7f6      	b.n	8009af6 <_dtoa_r+0x8ee>
 8009b08:	4698      	mov	r8, r3
 8009b0a:	e7f4      	b.n	8009af6 <_dtoa_r+0x8ee>
 8009b0c:	f43f af7d 	beq.w	8009a0a <_dtoa_r+0x802>
 8009b10:	4618      	mov	r0, r3
 8009b12:	301c      	adds	r0, #28
 8009b14:	e772      	b.n	80099fc <_dtoa_r+0x7f4>
 8009b16:	9b03      	ldr	r3, [sp, #12]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	dc37      	bgt.n	8009b8c <_dtoa_r+0x984>
 8009b1c:	9b06      	ldr	r3, [sp, #24]
 8009b1e:	2b02      	cmp	r3, #2
 8009b20:	dd34      	ble.n	8009b8c <_dtoa_r+0x984>
 8009b22:	9b03      	ldr	r3, [sp, #12]
 8009b24:	9302      	str	r3, [sp, #8]
 8009b26:	9b02      	ldr	r3, [sp, #8]
 8009b28:	b96b      	cbnz	r3, 8009b46 <_dtoa_r+0x93e>
 8009b2a:	4631      	mov	r1, r6
 8009b2c:	2205      	movs	r2, #5
 8009b2e:	4620      	mov	r0, r4
 8009b30:	f000 f9d4 	bl	8009edc <__multadd>
 8009b34:	4601      	mov	r1, r0
 8009b36:	4606      	mov	r6, r0
 8009b38:	ee18 0a10 	vmov	r0, s16
 8009b3c:	f000 fbee 	bl	800a31c <__mcmp>
 8009b40:	2800      	cmp	r0, #0
 8009b42:	f73f adbb 	bgt.w	80096bc <_dtoa_r+0x4b4>
 8009b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b48:	9d01      	ldr	r5, [sp, #4]
 8009b4a:	43db      	mvns	r3, r3
 8009b4c:	9300      	str	r3, [sp, #0]
 8009b4e:	f04f 0800 	mov.w	r8, #0
 8009b52:	4631      	mov	r1, r6
 8009b54:	4620      	mov	r0, r4
 8009b56:	f000 f99f 	bl	8009e98 <_Bfree>
 8009b5a:	2f00      	cmp	r7, #0
 8009b5c:	f43f aea4 	beq.w	80098a8 <_dtoa_r+0x6a0>
 8009b60:	f1b8 0f00 	cmp.w	r8, #0
 8009b64:	d005      	beq.n	8009b72 <_dtoa_r+0x96a>
 8009b66:	45b8      	cmp	r8, r7
 8009b68:	d003      	beq.n	8009b72 <_dtoa_r+0x96a>
 8009b6a:	4641      	mov	r1, r8
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	f000 f993 	bl	8009e98 <_Bfree>
 8009b72:	4639      	mov	r1, r7
 8009b74:	4620      	mov	r0, r4
 8009b76:	f000 f98f 	bl	8009e98 <_Bfree>
 8009b7a:	e695      	b.n	80098a8 <_dtoa_r+0x6a0>
 8009b7c:	2600      	movs	r6, #0
 8009b7e:	4637      	mov	r7, r6
 8009b80:	e7e1      	b.n	8009b46 <_dtoa_r+0x93e>
 8009b82:	9700      	str	r7, [sp, #0]
 8009b84:	4637      	mov	r7, r6
 8009b86:	e599      	b.n	80096bc <_dtoa_r+0x4b4>
 8009b88:	40240000 	.word	0x40240000
 8009b8c:	9b08      	ldr	r3, [sp, #32]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	f000 80ca 	beq.w	8009d28 <_dtoa_r+0xb20>
 8009b94:	9b03      	ldr	r3, [sp, #12]
 8009b96:	9302      	str	r3, [sp, #8]
 8009b98:	2d00      	cmp	r5, #0
 8009b9a:	dd05      	ble.n	8009ba8 <_dtoa_r+0x9a0>
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	462a      	mov	r2, r5
 8009ba0:	4620      	mov	r0, r4
 8009ba2:	f000 fb4b 	bl	800a23c <__lshift>
 8009ba6:	4607      	mov	r7, r0
 8009ba8:	f1b8 0f00 	cmp.w	r8, #0
 8009bac:	d05b      	beq.n	8009c66 <_dtoa_r+0xa5e>
 8009bae:	6879      	ldr	r1, [r7, #4]
 8009bb0:	4620      	mov	r0, r4
 8009bb2:	f000 f931 	bl	8009e18 <_Balloc>
 8009bb6:	4605      	mov	r5, r0
 8009bb8:	b928      	cbnz	r0, 8009bc6 <_dtoa_r+0x9be>
 8009bba:	4b87      	ldr	r3, [pc, #540]	; (8009dd8 <_dtoa_r+0xbd0>)
 8009bbc:	4602      	mov	r2, r0
 8009bbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009bc2:	f7ff bb3b 	b.w	800923c <_dtoa_r+0x34>
 8009bc6:	693a      	ldr	r2, [r7, #16]
 8009bc8:	3202      	adds	r2, #2
 8009bca:	0092      	lsls	r2, r2, #2
 8009bcc:	f107 010c 	add.w	r1, r7, #12
 8009bd0:	300c      	adds	r0, #12
 8009bd2:	f000 f913 	bl	8009dfc <memcpy>
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	4629      	mov	r1, r5
 8009bda:	4620      	mov	r0, r4
 8009bdc:	f000 fb2e 	bl	800a23c <__lshift>
 8009be0:	9b01      	ldr	r3, [sp, #4]
 8009be2:	f103 0901 	add.w	r9, r3, #1
 8009be6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009bea:	4413      	add	r3, r2
 8009bec:	9305      	str	r3, [sp, #20]
 8009bee:	f00a 0301 	and.w	r3, sl, #1
 8009bf2:	46b8      	mov	r8, r7
 8009bf4:	9304      	str	r3, [sp, #16]
 8009bf6:	4607      	mov	r7, r0
 8009bf8:	4631      	mov	r1, r6
 8009bfa:	ee18 0a10 	vmov	r0, s16
 8009bfe:	f7ff fa77 	bl	80090f0 <quorem>
 8009c02:	4641      	mov	r1, r8
 8009c04:	9002      	str	r0, [sp, #8]
 8009c06:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009c0a:	ee18 0a10 	vmov	r0, s16
 8009c0e:	f000 fb85 	bl	800a31c <__mcmp>
 8009c12:	463a      	mov	r2, r7
 8009c14:	9003      	str	r0, [sp, #12]
 8009c16:	4631      	mov	r1, r6
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f000 fb9b 	bl	800a354 <__mdiff>
 8009c1e:	68c2      	ldr	r2, [r0, #12]
 8009c20:	f109 3bff 	add.w	fp, r9, #4294967295
 8009c24:	4605      	mov	r5, r0
 8009c26:	bb02      	cbnz	r2, 8009c6a <_dtoa_r+0xa62>
 8009c28:	4601      	mov	r1, r0
 8009c2a:	ee18 0a10 	vmov	r0, s16
 8009c2e:	f000 fb75 	bl	800a31c <__mcmp>
 8009c32:	4602      	mov	r2, r0
 8009c34:	4629      	mov	r1, r5
 8009c36:	4620      	mov	r0, r4
 8009c38:	9207      	str	r2, [sp, #28]
 8009c3a:	f000 f92d 	bl	8009e98 <_Bfree>
 8009c3e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009c42:	ea43 0102 	orr.w	r1, r3, r2
 8009c46:	9b04      	ldr	r3, [sp, #16]
 8009c48:	430b      	orrs	r3, r1
 8009c4a:	464d      	mov	r5, r9
 8009c4c:	d10f      	bne.n	8009c6e <_dtoa_r+0xa66>
 8009c4e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c52:	d02a      	beq.n	8009caa <_dtoa_r+0xaa2>
 8009c54:	9b03      	ldr	r3, [sp, #12]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	dd02      	ble.n	8009c60 <_dtoa_r+0xa58>
 8009c5a:	9b02      	ldr	r3, [sp, #8]
 8009c5c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009c60:	f88b a000 	strb.w	sl, [fp]
 8009c64:	e775      	b.n	8009b52 <_dtoa_r+0x94a>
 8009c66:	4638      	mov	r0, r7
 8009c68:	e7ba      	b.n	8009be0 <_dtoa_r+0x9d8>
 8009c6a:	2201      	movs	r2, #1
 8009c6c:	e7e2      	b.n	8009c34 <_dtoa_r+0xa2c>
 8009c6e:	9b03      	ldr	r3, [sp, #12]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	db04      	blt.n	8009c7e <_dtoa_r+0xa76>
 8009c74:	9906      	ldr	r1, [sp, #24]
 8009c76:	430b      	orrs	r3, r1
 8009c78:	9904      	ldr	r1, [sp, #16]
 8009c7a:	430b      	orrs	r3, r1
 8009c7c:	d122      	bne.n	8009cc4 <_dtoa_r+0xabc>
 8009c7e:	2a00      	cmp	r2, #0
 8009c80:	ddee      	ble.n	8009c60 <_dtoa_r+0xa58>
 8009c82:	ee18 1a10 	vmov	r1, s16
 8009c86:	2201      	movs	r2, #1
 8009c88:	4620      	mov	r0, r4
 8009c8a:	f000 fad7 	bl	800a23c <__lshift>
 8009c8e:	4631      	mov	r1, r6
 8009c90:	ee08 0a10 	vmov	s16, r0
 8009c94:	f000 fb42 	bl	800a31c <__mcmp>
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	dc03      	bgt.n	8009ca4 <_dtoa_r+0xa9c>
 8009c9c:	d1e0      	bne.n	8009c60 <_dtoa_r+0xa58>
 8009c9e:	f01a 0f01 	tst.w	sl, #1
 8009ca2:	d0dd      	beq.n	8009c60 <_dtoa_r+0xa58>
 8009ca4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009ca8:	d1d7      	bne.n	8009c5a <_dtoa_r+0xa52>
 8009caa:	2339      	movs	r3, #57	; 0x39
 8009cac:	f88b 3000 	strb.w	r3, [fp]
 8009cb0:	462b      	mov	r3, r5
 8009cb2:	461d      	mov	r5, r3
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009cba:	2a39      	cmp	r2, #57	; 0x39
 8009cbc:	d071      	beq.n	8009da2 <_dtoa_r+0xb9a>
 8009cbe:	3201      	adds	r2, #1
 8009cc0:	701a      	strb	r2, [r3, #0]
 8009cc2:	e746      	b.n	8009b52 <_dtoa_r+0x94a>
 8009cc4:	2a00      	cmp	r2, #0
 8009cc6:	dd07      	ble.n	8009cd8 <_dtoa_r+0xad0>
 8009cc8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009ccc:	d0ed      	beq.n	8009caa <_dtoa_r+0xaa2>
 8009cce:	f10a 0301 	add.w	r3, sl, #1
 8009cd2:	f88b 3000 	strb.w	r3, [fp]
 8009cd6:	e73c      	b.n	8009b52 <_dtoa_r+0x94a>
 8009cd8:	9b05      	ldr	r3, [sp, #20]
 8009cda:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009cde:	4599      	cmp	r9, r3
 8009ce0:	d047      	beq.n	8009d72 <_dtoa_r+0xb6a>
 8009ce2:	ee18 1a10 	vmov	r1, s16
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	220a      	movs	r2, #10
 8009cea:	4620      	mov	r0, r4
 8009cec:	f000 f8f6 	bl	8009edc <__multadd>
 8009cf0:	45b8      	cmp	r8, r7
 8009cf2:	ee08 0a10 	vmov	s16, r0
 8009cf6:	f04f 0300 	mov.w	r3, #0
 8009cfa:	f04f 020a 	mov.w	r2, #10
 8009cfe:	4641      	mov	r1, r8
 8009d00:	4620      	mov	r0, r4
 8009d02:	d106      	bne.n	8009d12 <_dtoa_r+0xb0a>
 8009d04:	f000 f8ea 	bl	8009edc <__multadd>
 8009d08:	4680      	mov	r8, r0
 8009d0a:	4607      	mov	r7, r0
 8009d0c:	f109 0901 	add.w	r9, r9, #1
 8009d10:	e772      	b.n	8009bf8 <_dtoa_r+0x9f0>
 8009d12:	f000 f8e3 	bl	8009edc <__multadd>
 8009d16:	4639      	mov	r1, r7
 8009d18:	4680      	mov	r8, r0
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	220a      	movs	r2, #10
 8009d1e:	4620      	mov	r0, r4
 8009d20:	f000 f8dc 	bl	8009edc <__multadd>
 8009d24:	4607      	mov	r7, r0
 8009d26:	e7f1      	b.n	8009d0c <_dtoa_r+0xb04>
 8009d28:	9b03      	ldr	r3, [sp, #12]
 8009d2a:	9302      	str	r3, [sp, #8]
 8009d2c:	9d01      	ldr	r5, [sp, #4]
 8009d2e:	ee18 0a10 	vmov	r0, s16
 8009d32:	4631      	mov	r1, r6
 8009d34:	f7ff f9dc 	bl	80090f0 <quorem>
 8009d38:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009d3c:	9b01      	ldr	r3, [sp, #4]
 8009d3e:	f805 ab01 	strb.w	sl, [r5], #1
 8009d42:	1aea      	subs	r2, r5, r3
 8009d44:	9b02      	ldr	r3, [sp, #8]
 8009d46:	4293      	cmp	r3, r2
 8009d48:	dd09      	ble.n	8009d5e <_dtoa_r+0xb56>
 8009d4a:	ee18 1a10 	vmov	r1, s16
 8009d4e:	2300      	movs	r3, #0
 8009d50:	220a      	movs	r2, #10
 8009d52:	4620      	mov	r0, r4
 8009d54:	f000 f8c2 	bl	8009edc <__multadd>
 8009d58:	ee08 0a10 	vmov	s16, r0
 8009d5c:	e7e7      	b.n	8009d2e <_dtoa_r+0xb26>
 8009d5e:	9b02      	ldr	r3, [sp, #8]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	bfc8      	it	gt
 8009d64:	461d      	movgt	r5, r3
 8009d66:	9b01      	ldr	r3, [sp, #4]
 8009d68:	bfd8      	it	le
 8009d6a:	2501      	movle	r5, #1
 8009d6c:	441d      	add	r5, r3
 8009d6e:	f04f 0800 	mov.w	r8, #0
 8009d72:	ee18 1a10 	vmov	r1, s16
 8009d76:	2201      	movs	r2, #1
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f000 fa5f 	bl	800a23c <__lshift>
 8009d7e:	4631      	mov	r1, r6
 8009d80:	ee08 0a10 	vmov	s16, r0
 8009d84:	f000 faca 	bl	800a31c <__mcmp>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	dc91      	bgt.n	8009cb0 <_dtoa_r+0xaa8>
 8009d8c:	d102      	bne.n	8009d94 <_dtoa_r+0xb8c>
 8009d8e:	f01a 0f01 	tst.w	sl, #1
 8009d92:	d18d      	bne.n	8009cb0 <_dtoa_r+0xaa8>
 8009d94:	462b      	mov	r3, r5
 8009d96:	461d      	mov	r5, r3
 8009d98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d9c:	2a30      	cmp	r2, #48	; 0x30
 8009d9e:	d0fa      	beq.n	8009d96 <_dtoa_r+0xb8e>
 8009da0:	e6d7      	b.n	8009b52 <_dtoa_r+0x94a>
 8009da2:	9a01      	ldr	r2, [sp, #4]
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d184      	bne.n	8009cb2 <_dtoa_r+0xaaa>
 8009da8:	9b00      	ldr	r3, [sp, #0]
 8009daa:	3301      	adds	r3, #1
 8009dac:	9300      	str	r3, [sp, #0]
 8009dae:	2331      	movs	r3, #49	; 0x31
 8009db0:	7013      	strb	r3, [r2, #0]
 8009db2:	e6ce      	b.n	8009b52 <_dtoa_r+0x94a>
 8009db4:	4b09      	ldr	r3, [pc, #36]	; (8009ddc <_dtoa_r+0xbd4>)
 8009db6:	f7ff ba95 	b.w	80092e4 <_dtoa_r+0xdc>
 8009dba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	f47f aa6e 	bne.w	800929e <_dtoa_r+0x96>
 8009dc2:	4b07      	ldr	r3, [pc, #28]	; (8009de0 <_dtoa_r+0xbd8>)
 8009dc4:	f7ff ba8e 	b.w	80092e4 <_dtoa_r+0xdc>
 8009dc8:	9b02      	ldr	r3, [sp, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	dcae      	bgt.n	8009d2c <_dtoa_r+0xb24>
 8009dce:	9b06      	ldr	r3, [sp, #24]
 8009dd0:	2b02      	cmp	r3, #2
 8009dd2:	f73f aea8 	bgt.w	8009b26 <_dtoa_r+0x91e>
 8009dd6:	e7a9      	b.n	8009d2c <_dtoa_r+0xb24>
 8009dd8:	0800c59b 	.word	0x0800c59b
 8009ddc:	0800c4f8 	.word	0x0800c4f8
 8009de0:	0800c51c 	.word	0x0800c51c

08009de4 <_localeconv_r>:
 8009de4:	4800      	ldr	r0, [pc, #0]	; (8009de8 <_localeconv_r+0x4>)
 8009de6:	4770      	bx	lr
 8009de8:	20000194 	.word	0x20000194

08009dec <malloc>:
 8009dec:	4b02      	ldr	r3, [pc, #8]	; (8009df8 <malloc+0xc>)
 8009dee:	4601      	mov	r1, r0
 8009df0:	6818      	ldr	r0, [r3, #0]
 8009df2:	f000 bc17 	b.w	800a624 <_malloc_r>
 8009df6:	bf00      	nop
 8009df8:	20000040 	.word	0x20000040

08009dfc <memcpy>:
 8009dfc:	440a      	add	r2, r1
 8009dfe:	4291      	cmp	r1, r2
 8009e00:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e04:	d100      	bne.n	8009e08 <memcpy+0xc>
 8009e06:	4770      	bx	lr
 8009e08:	b510      	push	{r4, lr}
 8009e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e12:	4291      	cmp	r1, r2
 8009e14:	d1f9      	bne.n	8009e0a <memcpy+0xe>
 8009e16:	bd10      	pop	{r4, pc}

08009e18 <_Balloc>:
 8009e18:	b570      	push	{r4, r5, r6, lr}
 8009e1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	460d      	mov	r5, r1
 8009e20:	b976      	cbnz	r6, 8009e40 <_Balloc+0x28>
 8009e22:	2010      	movs	r0, #16
 8009e24:	f7ff ffe2 	bl	8009dec <malloc>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	6260      	str	r0, [r4, #36]	; 0x24
 8009e2c:	b920      	cbnz	r0, 8009e38 <_Balloc+0x20>
 8009e2e:	4b18      	ldr	r3, [pc, #96]	; (8009e90 <_Balloc+0x78>)
 8009e30:	4818      	ldr	r0, [pc, #96]	; (8009e94 <_Balloc+0x7c>)
 8009e32:	2166      	movs	r1, #102	; 0x66
 8009e34:	f000 fdd6 	bl	800a9e4 <__assert_func>
 8009e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e3c:	6006      	str	r6, [r0, #0]
 8009e3e:	60c6      	str	r6, [r0, #12]
 8009e40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009e42:	68f3      	ldr	r3, [r6, #12]
 8009e44:	b183      	cbz	r3, 8009e68 <_Balloc+0x50>
 8009e46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e4e:	b9b8      	cbnz	r0, 8009e80 <_Balloc+0x68>
 8009e50:	2101      	movs	r1, #1
 8009e52:	fa01 f605 	lsl.w	r6, r1, r5
 8009e56:	1d72      	adds	r2, r6, #5
 8009e58:	0092      	lsls	r2, r2, #2
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f000 fb60 	bl	800a520 <_calloc_r>
 8009e60:	b160      	cbz	r0, 8009e7c <_Balloc+0x64>
 8009e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e66:	e00e      	b.n	8009e86 <_Balloc+0x6e>
 8009e68:	2221      	movs	r2, #33	; 0x21
 8009e6a:	2104      	movs	r1, #4
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f000 fb57 	bl	800a520 <_calloc_r>
 8009e72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e74:	60f0      	str	r0, [r6, #12]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d1e4      	bne.n	8009e46 <_Balloc+0x2e>
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	bd70      	pop	{r4, r5, r6, pc}
 8009e80:	6802      	ldr	r2, [r0, #0]
 8009e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e86:	2300      	movs	r3, #0
 8009e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e8c:	e7f7      	b.n	8009e7e <_Balloc+0x66>
 8009e8e:	bf00      	nop
 8009e90:	0800c529 	.word	0x0800c529
 8009e94:	0800c5ac 	.word	0x0800c5ac

08009e98 <_Bfree>:
 8009e98:	b570      	push	{r4, r5, r6, lr}
 8009e9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	b976      	cbnz	r6, 8009ec0 <_Bfree+0x28>
 8009ea2:	2010      	movs	r0, #16
 8009ea4:	f7ff ffa2 	bl	8009dec <malloc>
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	6268      	str	r0, [r5, #36]	; 0x24
 8009eac:	b920      	cbnz	r0, 8009eb8 <_Bfree+0x20>
 8009eae:	4b09      	ldr	r3, [pc, #36]	; (8009ed4 <_Bfree+0x3c>)
 8009eb0:	4809      	ldr	r0, [pc, #36]	; (8009ed8 <_Bfree+0x40>)
 8009eb2:	218a      	movs	r1, #138	; 0x8a
 8009eb4:	f000 fd96 	bl	800a9e4 <__assert_func>
 8009eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ebc:	6006      	str	r6, [r0, #0]
 8009ebe:	60c6      	str	r6, [r0, #12]
 8009ec0:	b13c      	cbz	r4, 8009ed2 <_Bfree+0x3a>
 8009ec2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009ec4:	6862      	ldr	r2, [r4, #4]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ecc:	6021      	str	r1, [r4, #0]
 8009ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ed2:	bd70      	pop	{r4, r5, r6, pc}
 8009ed4:	0800c529 	.word	0x0800c529
 8009ed8:	0800c5ac 	.word	0x0800c5ac

08009edc <__multadd>:
 8009edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee0:	690d      	ldr	r5, [r1, #16]
 8009ee2:	4607      	mov	r7, r0
 8009ee4:	460c      	mov	r4, r1
 8009ee6:	461e      	mov	r6, r3
 8009ee8:	f101 0c14 	add.w	ip, r1, #20
 8009eec:	2000      	movs	r0, #0
 8009eee:	f8dc 3000 	ldr.w	r3, [ip]
 8009ef2:	b299      	uxth	r1, r3
 8009ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8009ef8:	0c1e      	lsrs	r6, r3, #16
 8009efa:	0c0b      	lsrs	r3, r1, #16
 8009efc:	fb02 3306 	mla	r3, r2, r6, r3
 8009f00:	b289      	uxth	r1, r1
 8009f02:	3001      	adds	r0, #1
 8009f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f08:	4285      	cmp	r5, r0
 8009f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8009f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f12:	dcec      	bgt.n	8009eee <__multadd+0x12>
 8009f14:	b30e      	cbz	r6, 8009f5a <__multadd+0x7e>
 8009f16:	68a3      	ldr	r3, [r4, #8]
 8009f18:	42ab      	cmp	r3, r5
 8009f1a:	dc19      	bgt.n	8009f50 <__multadd+0x74>
 8009f1c:	6861      	ldr	r1, [r4, #4]
 8009f1e:	4638      	mov	r0, r7
 8009f20:	3101      	adds	r1, #1
 8009f22:	f7ff ff79 	bl	8009e18 <_Balloc>
 8009f26:	4680      	mov	r8, r0
 8009f28:	b928      	cbnz	r0, 8009f36 <__multadd+0x5a>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	4b0c      	ldr	r3, [pc, #48]	; (8009f60 <__multadd+0x84>)
 8009f2e:	480d      	ldr	r0, [pc, #52]	; (8009f64 <__multadd+0x88>)
 8009f30:	21b5      	movs	r1, #181	; 0xb5
 8009f32:	f000 fd57 	bl	800a9e4 <__assert_func>
 8009f36:	6922      	ldr	r2, [r4, #16]
 8009f38:	3202      	adds	r2, #2
 8009f3a:	f104 010c 	add.w	r1, r4, #12
 8009f3e:	0092      	lsls	r2, r2, #2
 8009f40:	300c      	adds	r0, #12
 8009f42:	f7ff ff5b 	bl	8009dfc <memcpy>
 8009f46:	4621      	mov	r1, r4
 8009f48:	4638      	mov	r0, r7
 8009f4a:	f7ff ffa5 	bl	8009e98 <_Bfree>
 8009f4e:	4644      	mov	r4, r8
 8009f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f54:	3501      	adds	r5, #1
 8009f56:	615e      	str	r6, [r3, #20]
 8009f58:	6125      	str	r5, [r4, #16]
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f60:	0800c59b 	.word	0x0800c59b
 8009f64:	0800c5ac 	.word	0x0800c5ac

08009f68 <__hi0bits>:
 8009f68:	0c03      	lsrs	r3, r0, #16
 8009f6a:	041b      	lsls	r3, r3, #16
 8009f6c:	b9d3      	cbnz	r3, 8009fa4 <__hi0bits+0x3c>
 8009f6e:	0400      	lsls	r0, r0, #16
 8009f70:	2310      	movs	r3, #16
 8009f72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f76:	bf04      	itt	eq
 8009f78:	0200      	lsleq	r0, r0, #8
 8009f7a:	3308      	addeq	r3, #8
 8009f7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f80:	bf04      	itt	eq
 8009f82:	0100      	lsleq	r0, r0, #4
 8009f84:	3304      	addeq	r3, #4
 8009f86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f8a:	bf04      	itt	eq
 8009f8c:	0080      	lsleq	r0, r0, #2
 8009f8e:	3302      	addeq	r3, #2
 8009f90:	2800      	cmp	r0, #0
 8009f92:	db05      	blt.n	8009fa0 <__hi0bits+0x38>
 8009f94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f98:	f103 0301 	add.w	r3, r3, #1
 8009f9c:	bf08      	it	eq
 8009f9e:	2320      	moveq	r3, #32
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	4770      	bx	lr
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	e7e4      	b.n	8009f72 <__hi0bits+0xa>

08009fa8 <__lo0bits>:
 8009fa8:	6803      	ldr	r3, [r0, #0]
 8009faa:	f013 0207 	ands.w	r2, r3, #7
 8009fae:	4601      	mov	r1, r0
 8009fb0:	d00b      	beq.n	8009fca <__lo0bits+0x22>
 8009fb2:	07da      	lsls	r2, r3, #31
 8009fb4:	d423      	bmi.n	8009ffe <__lo0bits+0x56>
 8009fb6:	0798      	lsls	r0, r3, #30
 8009fb8:	bf49      	itett	mi
 8009fba:	085b      	lsrmi	r3, r3, #1
 8009fbc:	089b      	lsrpl	r3, r3, #2
 8009fbe:	2001      	movmi	r0, #1
 8009fc0:	600b      	strmi	r3, [r1, #0]
 8009fc2:	bf5c      	itt	pl
 8009fc4:	600b      	strpl	r3, [r1, #0]
 8009fc6:	2002      	movpl	r0, #2
 8009fc8:	4770      	bx	lr
 8009fca:	b298      	uxth	r0, r3
 8009fcc:	b9a8      	cbnz	r0, 8009ffa <__lo0bits+0x52>
 8009fce:	0c1b      	lsrs	r3, r3, #16
 8009fd0:	2010      	movs	r0, #16
 8009fd2:	b2da      	uxtb	r2, r3
 8009fd4:	b90a      	cbnz	r2, 8009fda <__lo0bits+0x32>
 8009fd6:	3008      	adds	r0, #8
 8009fd8:	0a1b      	lsrs	r3, r3, #8
 8009fda:	071a      	lsls	r2, r3, #28
 8009fdc:	bf04      	itt	eq
 8009fde:	091b      	lsreq	r3, r3, #4
 8009fe0:	3004      	addeq	r0, #4
 8009fe2:	079a      	lsls	r2, r3, #30
 8009fe4:	bf04      	itt	eq
 8009fe6:	089b      	lsreq	r3, r3, #2
 8009fe8:	3002      	addeq	r0, #2
 8009fea:	07da      	lsls	r2, r3, #31
 8009fec:	d403      	bmi.n	8009ff6 <__lo0bits+0x4e>
 8009fee:	085b      	lsrs	r3, r3, #1
 8009ff0:	f100 0001 	add.w	r0, r0, #1
 8009ff4:	d005      	beq.n	800a002 <__lo0bits+0x5a>
 8009ff6:	600b      	str	r3, [r1, #0]
 8009ff8:	4770      	bx	lr
 8009ffa:	4610      	mov	r0, r2
 8009ffc:	e7e9      	b.n	8009fd2 <__lo0bits+0x2a>
 8009ffe:	2000      	movs	r0, #0
 800a000:	4770      	bx	lr
 800a002:	2020      	movs	r0, #32
 800a004:	4770      	bx	lr
	...

0800a008 <__i2b>:
 800a008:	b510      	push	{r4, lr}
 800a00a:	460c      	mov	r4, r1
 800a00c:	2101      	movs	r1, #1
 800a00e:	f7ff ff03 	bl	8009e18 <_Balloc>
 800a012:	4602      	mov	r2, r0
 800a014:	b928      	cbnz	r0, 800a022 <__i2b+0x1a>
 800a016:	4b05      	ldr	r3, [pc, #20]	; (800a02c <__i2b+0x24>)
 800a018:	4805      	ldr	r0, [pc, #20]	; (800a030 <__i2b+0x28>)
 800a01a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a01e:	f000 fce1 	bl	800a9e4 <__assert_func>
 800a022:	2301      	movs	r3, #1
 800a024:	6144      	str	r4, [r0, #20]
 800a026:	6103      	str	r3, [r0, #16]
 800a028:	bd10      	pop	{r4, pc}
 800a02a:	bf00      	nop
 800a02c:	0800c59b 	.word	0x0800c59b
 800a030:	0800c5ac 	.word	0x0800c5ac

0800a034 <__multiply>:
 800a034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a038:	4691      	mov	r9, r2
 800a03a:	690a      	ldr	r2, [r1, #16]
 800a03c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a040:	429a      	cmp	r2, r3
 800a042:	bfb8      	it	lt
 800a044:	460b      	movlt	r3, r1
 800a046:	460c      	mov	r4, r1
 800a048:	bfbc      	itt	lt
 800a04a:	464c      	movlt	r4, r9
 800a04c:	4699      	movlt	r9, r3
 800a04e:	6927      	ldr	r7, [r4, #16]
 800a050:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a054:	68a3      	ldr	r3, [r4, #8]
 800a056:	6861      	ldr	r1, [r4, #4]
 800a058:	eb07 060a 	add.w	r6, r7, sl
 800a05c:	42b3      	cmp	r3, r6
 800a05e:	b085      	sub	sp, #20
 800a060:	bfb8      	it	lt
 800a062:	3101      	addlt	r1, #1
 800a064:	f7ff fed8 	bl	8009e18 <_Balloc>
 800a068:	b930      	cbnz	r0, 800a078 <__multiply+0x44>
 800a06a:	4602      	mov	r2, r0
 800a06c:	4b44      	ldr	r3, [pc, #272]	; (800a180 <__multiply+0x14c>)
 800a06e:	4845      	ldr	r0, [pc, #276]	; (800a184 <__multiply+0x150>)
 800a070:	f240 115d 	movw	r1, #349	; 0x15d
 800a074:	f000 fcb6 	bl	800a9e4 <__assert_func>
 800a078:	f100 0514 	add.w	r5, r0, #20
 800a07c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a080:	462b      	mov	r3, r5
 800a082:	2200      	movs	r2, #0
 800a084:	4543      	cmp	r3, r8
 800a086:	d321      	bcc.n	800a0cc <__multiply+0x98>
 800a088:	f104 0314 	add.w	r3, r4, #20
 800a08c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a090:	f109 0314 	add.w	r3, r9, #20
 800a094:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a098:	9202      	str	r2, [sp, #8]
 800a09a:	1b3a      	subs	r2, r7, r4
 800a09c:	3a15      	subs	r2, #21
 800a09e:	f022 0203 	bic.w	r2, r2, #3
 800a0a2:	3204      	adds	r2, #4
 800a0a4:	f104 0115 	add.w	r1, r4, #21
 800a0a8:	428f      	cmp	r7, r1
 800a0aa:	bf38      	it	cc
 800a0ac:	2204      	movcc	r2, #4
 800a0ae:	9201      	str	r2, [sp, #4]
 800a0b0:	9a02      	ldr	r2, [sp, #8]
 800a0b2:	9303      	str	r3, [sp, #12]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d80c      	bhi.n	800a0d2 <__multiply+0x9e>
 800a0b8:	2e00      	cmp	r6, #0
 800a0ba:	dd03      	ble.n	800a0c4 <__multiply+0x90>
 800a0bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d05a      	beq.n	800a17a <__multiply+0x146>
 800a0c4:	6106      	str	r6, [r0, #16]
 800a0c6:	b005      	add	sp, #20
 800a0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0cc:	f843 2b04 	str.w	r2, [r3], #4
 800a0d0:	e7d8      	b.n	800a084 <__multiply+0x50>
 800a0d2:	f8b3 a000 	ldrh.w	sl, [r3]
 800a0d6:	f1ba 0f00 	cmp.w	sl, #0
 800a0da:	d024      	beq.n	800a126 <__multiply+0xf2>
 800a0dc:	f104 0e14 	add.w	lr, r4, #20
 800a0e0:	46a9      	mov	r9, r5
 800a0e2:	f04f 0c00 	mov.w	ip, #0
 800a0e6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a0ea:	f8d9 1000 	ldr.w	r1, [r9]
 800a0ee:	fa1f fb82 	uxth.w	fp, r2
 800a0f2:	b289      	uxth	r1, r1
 800a0f4:	fb0a 110b 	mla	r1, sl, fp, r1
 800a0f8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a0fc:	f8d9 2000 	ldr.w	r2, [r9]
 800a100:	4461      	add	r1, ip
 800a102:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a106:	fb0a c20b 	mla	r2, sl, fp, ip
 800a10a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a10e:	b289      	uxth	r1, r1
 800a110:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a114:	4577      	cmp	r7, lr
 800a116:	f849 1b04 	str.w	r1, [r9], #4
 800a11a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a11e:	d8e2      	bhi.n	800a0e6 <__multiply+0xb2>
 800a120:	9a01      	ldr	r2, [sp, #4]
 800a122:	f845 c002 	str.w	ip, [r5, r2]
 800a126:	9a03      	ldr	r2, [sp, #12]
 800a128:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a12c:	3304      	adds	r3, #4
 800a12e:	f1b9 0f00 	cmp.w	r9, #0
 800a132:	d020      	beq.n	800a176 <__multiply+0x142>
 800a134:	6829      	ldr	r1, [r5, #0]
 800a136:	f104 0c14 	add.w	ip, r4, #20
 800a13a:	46ae      	mov	lr, r5
 800a13c:	f04f 0a00 	mov.w	sl, #0
 800a140:	f8bc b000 	ldrh.w	fp, [ip]
 800a144:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a148:	fb09 220b 	mla	r2, r9, fp, r2
 800a14c:	4492      	add	sl, r2
 800a14e:	b289      	uxth	r1, r1
 800a150:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a154:	f84e 1b04 	str.w	r1, [lr], #4
 800a158:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a15c:	f8be 1000 	ldrh.w	r1, [lr]
 800a160:	0c12      	lsrs	r2, r2, #16
 800a162:	fb09 1102 	mla	r1, r9, r2, r1
 800a166:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a16a:	4567      	cmp	r7, ip
 800a16c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a170:	d8e6      	bhi.n	800a140 <__multiply+0x10c>
 800a172:	9a01      	ldr	r2, [sp, #4]
 800a174:	50a9      	str	r1, [r5, r2]
 800a176:	3504      	adds	r5, #4
 800a178:	e79a      	b.n	800a0b0 <__multiply+0x7c>
 800a17a:	3e01      	subs	r6, #1
 800a17c:	e79c      	b.n	800a0b8 <__multiply+0x84>
 800a17e:	bf00      	nop
 800a180:	0800c59b 	.word	0x0800c59b
 800a184:	0800c5ac 	.word	0x0800c5ac

0800a188 <__pow5mult>:
 800a188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a18c:	4615      	mov	r5, r2
 800a18e:	f012 0203 	ands.w	r2, r2, #3
 800a192:	4606      	mov	r6, r0
 800a194:	460f      	mov	r7, r1
 800a196:	d007      	beq.n	800a1a8 <__pow5mult+0x20>
 800a198:	4c25      	ldr	r4, [pc, #148]	; (800a230 <__pow5mult+0xa8>)
 800a19a:	3a01      	subs	r2, #1
 800a19c:	2300      	movs	r3, #0
 800a19e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1a2:	f7ff fe9b 	bl	8009edc <__multadd>
 800a1a6:	4607      	mov	r7, r0
 800a1a8:	10ad      	asrs	r5, r5, #2
 800a1aa:	d03d      	beq.n	800a228 <__pow5mult+0xa0>
 800a1ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a1ae:	b97c      	cbnz	r4, 800a1d0 <__pow5mult+0x48>
 800a1b0:	2010      	movs	r0, #16
 800a1b2:	f7ff fe1b 	bl	8009dec <malloc>
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	6270      	str	r0, [r6, #36]	; 0x24
 800a1ba:	b928      	cbnz	r0, 800a1c8 <__pow5mult+0x40>
 800a1bc:	4b1d      	ldr	r3, [pc, #116]	; (800a234 <__pow5mult+0xac>)
 800a1be:	481e      	ldr	r0, [pc, #120]	; (800a238 <__pow5mult+0xb0>)
 800a1c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a1c4:	f000 fc0e 	bl	800a9e4 <__assert_func>
 800a1c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1cc:	6004      	str	r4, [r0, #0]
 800a1ce:	60c4      	str	r4, [r0, #12]
 800a1d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a1d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a1d8:	b94c      	cbnz	r4, 800a1ee <__pow5mult+0x66>
 800a1da:	f240 2171 	movw	r1, #625	; 0x271
 800a1de:	4630      	mov	r0, r6
 800a1e0:	f7ff ff12 	bl	800a008 <__i2b>
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	6003      	str	r3, [r0, #0]
 800a1ee:	f04f 0900 	mov.w	r9, #0
 800a1f2:	07eb      	lsls	r3, r5, #31
 800a1f4:	d50a      	bpl.n	800a20c <__pow5mult+0x84>
 800a1f6:	4639      	mov	r1, r7
 800a1f8:	4622      	mov	r2, r4
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	f7ff ff1a 	bl	800a034 <__multiply>
 800a200:	4639      	mov	r1, r7
 800a202:	4680      	mov	r8, r0
 800a204:	4630      	mov	r0, r6
 800a206:	f7ff fe47 	bl	8009e98 <_Bfree>
 800a20a:	4647      	mov	r7, r8
 800a20c:	106d      	asrs	r5, r5, #1
 800a20e:	d00b      	beq.n	800a228 <__pow5mult+0xa0>
 800a210:	6820      	ldr	r0, [r4, #0]
 800a212:	b938      	cbnz	r0, 800a224 <__pow5mult+0x9c>
 800a214:	4622      	mov	r2, r4
 800a216:	4621      	mov	r1, r4
 800a218:	4630      	mov	r0, r6
 800a21a:	f7ff ff0b 	bl	800a034 <__multiply>
 800a21e:	6020      	str	r0, [r4, #0]
 800a220:	f8c0 9000 	str.w	r9, [r0]
 800a224:	4604      	mov	r4, r0
 800a226:	e7e4      	b.n	800a1f2 <__pow5mult+0x6a>
 800a228:	4638      	mov	r0, r7
 800a22a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a22e:	bf00      	nop
 800a230:	0800c6f8 	.word	0x0800c6f8
 800a234:	0800c529 	.word	0x0800c529
 800a238:	0800c5ac 	.word	0x0800c5ac

0800a23c <__lshift>:
 800a23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a240:	460c      	mov	r4, r1
 800a242:	6849      	ldr	r1, [r1, #4]
 800a244:	6923      	ldr	r3, [r4, #16]
 800a246:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a24a:	68a3      	ldr	r3, [r4, #8]
 800a24c:	4607      	mov	r7, r0
 800a24e:	4691      	mov	r9, r2
 800a250:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a254:	f108 0601 	add.w	r6, r8, #1
 800a258:	42b3      	cmp	r3, r6
 800a25a:	db0b      	blt.n	800a274 <__lshift+0x38>
 800a25c:	4638      	mov	r0, r7
 800a25e:	f7ff fddb 	bl	8009e18 <_Balloc>
 800a262:	4605      	mov	r5, r0
 800a264:	b948      	cbnz	r0, 800a27a <__lshift+0x3e>
 800a266:	4602      	mov	r2, r0
 800a268:	4b2a      	ldr	r3, [pc, #168]	; (800a314 <__lshift+0xd8>)
 800a26a:	482b      	ldr	r0, [pc, #172]	; (800a318 <__lshift+0xdc>)
 800a26c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a270:	f000 fbb8 	bl	800a9e4 <__assert_func>
 800a274:	3101      	adds	r1, #1
 800a276:	005b      	lsls	r3, r3, #1
 800a278:	e7ee      	b.n	800a258 <__lshift+0x1c>
 800a27a:	2300      	movs	r3, #0
 800a27c:	f100 0114 	add.w	r1, r0, #20
 800a280:	f100 0210 	add.w	r2, r0, #16
 800a284:	4618      	mov	r0, r3
 800a286:	4553      	cmp	r3, sl
 800a288:	db37      	blt.n	800a2fa <__lshift+0xbe>
 800a28a:	6920      	ldr	r0, [r4, #16]
 800a28c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a290:	f104 0314 	add.w	r3, r4, #20
 800a294:	f019 091f 	ands.w	r9, r9, #31
 800a298:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a29c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a2a0:	d02f      	beq.n	800a302 <__lshift+0xc6>
 800a2a2:	f1c9 0e20 	rsb	lr, r9, #32
 800a2a6:	468a      	mov	sl, r1
 800a2a8:	f04f 0c00 	mov.w	ip, #0
 800a2ac:	681a      	ldr	r2, [r3, #0]
 800a2ae:	fa02 f209 	lsl.w	r2, r2, r9
 800a2b2:	ea42 020c 	orr.w	r2, r2, ip
 800a2b6:	f84a 2b04 	str.w	r2, [sl], #4
 800a2ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2be:	4298      	cmp	r0, r3
 800a2c0:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a2c4:	d8f2      	bhi.n	800a2ac <__lshift+0x70>
 800a2c6:	1b03      	subs	r3, r0, r4
 800a2c8:	3b15      	subs	r3, #21
 800a2ca:	f023 0303 	bic.w	r3, r3, #3
 800a2ce:	3304      	adds	r3, #4
 800a2d0:	f104 0215 	add.w	r2, r4, #21
 800a2d4:	4290      	cmp	r0, r2
 800a2d6:	bf38      	it	cc
 800a2d8:	2304      	movcc	r3, #4
 800a2da:	f841 c003 	str.w	ip, [r1, r3]
 800a2de:	f1bc 0f00 	cmp.w	ip, #0
 800a2e2:	d001      	beq.n	800a2e8 <__lshift+0xac>
 800a2e4:	f108 0602 	add.w	r6, r8, #2
 800a2e8:	3e01      	subs	r6, #1
 800a2ea:	4638      	mov	r0, r7
 800a2ec:	612e      	str	r6, [r5, #16]
 800a2ee:	4621      	mov	r1, r4
 800a2f0:	f7ff fdd2 	bl	8009e98 <_Bfree>
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2fe:	3301      	adds	r3, #1
 800a300:	e7c1      	b.n	800a286 <__lshift+0x4a>
 800a302:	3904      	subs	r1, #4
 800a304:	f853 2b04 	ldr.w	r2, [r3], #4
 800a308:	f841 2f04 	str.w	r2, [r1, #4]!
 800a30c:	4298      	cmp	r0, r3
 800a30e:	d8f9      	bhi.n	800a304 <__lshift+0xc8>
 800a310:	e7ea      	b.n	800a2e8 <__lshift+0xac>
 800a312:	bf00      	nop
 800a314:	0800c59b 	.word	0x0800c59b
 800a318:	0800c5ac 	.word	0x0800c5ac

0800a31c <__mcmp>:
 800a31c:	b530      	push	{r4, r5, lr}
 800a31e:	6902      	ldr	r2, [r0, #16]
 800a320:	690c      	ldr	r4, [r1, #16]
 800a322:	1b12      	subs	r2, r2, r4
 800a324:	d10e      	bne.n	800a344 <__mcmp+0x28>
 800a326:	f100 0314 	add.w	r3, r0, #20
 800a32a:	3114      	adds	r1, #20
 800a32c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a330:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a334:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a338:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a33c:	42a5      	cmp	r5, r4
 800a33e:	d003      	beq.n	800a348 <__mcmp+0x2c>
 800a340:	d305      	bcc.n	800a34e <__mcmp+0x32>
 800a342:	2201      	movs	r2, #1
 800a344:	4610      	mov	r0, r2
 800a346:	bd30      	pop	{r4, r5, pc}
 800a348:	4283      	cmp	r3, r0
 800a34a:	d3f3      	bcc.n	800a334 <__mcmp+0x18>
 800a34c:	e7fa      	b.n	800a344 <__mcmp+0x28>
 800a34e:	f04f 32ff 	mov.w	r2, #4294967295
 800a352:	e7f7      	b.n	800a344 <__mcmp+0x28>

0800a354 <__mdiff>:
 800a354:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a358:	460c      	mov	r4, r1
 800a35a:	4606      	mov	r6, r0
 800a35c:	4611      	mov	r1, r2
 800a35e:	4620      	mov	r0, r4
 800a360:	4690      	mov	r8, r2
 800a362:	f7ff ffdb 	bl	800a31c <__mcmp>
 800a366:	1e05      	subs	r5, r0, #0
 800a368:	d110      	bne.n	800a38c <__mdiff+0x38>
 800a36a:	4629      	mov	r1, r5
 800a36c:	4630      	mov	r0, r6
 800a36e:	f7ff fd53 	bl	8009e18 <_Balloc>
 800a372:	b930      	cbnz	r0, 800a382 <__mdiff+0x2e>
 800a374:	4b3a      	ldr	r3, [pc, #232]	; (800a460 <__mdiff+0x10c>)
 800a376:	4602      	mov	r2, r0
 800a378:	f240 2132 	movw	r1, #562	; 0x232
 800a37c:	4839      	ldr	r0, [pc, #228]	; (800a464 <__mdiff+0x110>)
 800a37e:	f000 fb31 	bl	800a9e4 <__assert_func>
 800a382:	2301      	movs	r3, #1
 800a384:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a388:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38c:	bfa4      	itt	ge
 800a38e:	4643      	movge	r3, r8
 800a390:	46a0      	movge	r8, r4
 800a392:	4630      	mov	r0, r6
 800a394:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a398:	bfa6      	itte	ge
 800a39a:	461c      	movge	r4, r3
 800a39c:	2500      	movge	r5, #0
 800a39e:	2501      	movlt	r5, #1
 800a3a0:	f7ff fd3a 	bl	8009e18 <_Balloc>
 800a3a4:	b920      	cbnz	r0, 800a3b0 <__mdiff+0x5c>
 800a3a6:	4b2e      	ldr	r3, [pc, #184]	; (800a460 <__mdiff+0x10c>)
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3ae:	e7e5      	b.n	800a37c <__mdiff+0x28>
 800a3b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a3b4:	6926      	ldr	r6, [r4, #16]
 800a3b6:	60c5      	str	r5, [r0, #12]
 800a3b8:	f104 0914 	add.w	r9, r4, #20
 800a3bc:	f108 0514 	add.w	r5, r8, #20
 800a3c0:	f100 0e14 	add.w	lr, r0, #20
 800a3c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a3c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a3cc:	f108 0210 	add.w	r2, r8, #16
 800a3d0:	46f2      	mov	sl, lr
 800a3d2:	2100      	movs	r1, #0
 800a3d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800a3d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a3dc:	fa1f f883 	uxth.w	r8, r3
 800a3e0:	fa11 f18b 	uxtah	r1, r1, fp
 800a3e4:	0c1b      	lsrs	r3, r3, #16
 800a3e6:	eba1 0808 	sub.w	r8, r1, r8
 800a3ea:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a3ee:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a3f2:	fa1f f888 	uxth.w	r8, r8
 800a3f6:	1419      	asrs	r1, r3, #16
 800a3f8:	454e      	cmp	r6, r9
 800a3fa:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a3fe:	f84a 3b04 	str.w	r3, [sl], #4
 800a402:	d8e7      	bhi.n	800a3d4 <__mdiff+0x80>
 800a404:	1b33      	subs	r3, r6, r4
 800a406:	3b15      	subs	r3, #21
 800a408:	f023 0303 	bic.w	r3, r3, #3
 800a40c:	3304      	adds	r3, #4
 800a40e:	3415      	adds	r4, #21
 800a410:	42a6      	cmp	r6, r4
 800a412:	bf38      	it	cc
 800a414:	2304      	movcc	r3, #4
 800a416:	441d      	add	r5, r3
 800a418:	4473      	add	r3, lr
 800a41a:	469e      	mov	lr, r3
 800a41c:	462e      	mov	r6, r5
 800a41e:	4566      	cmp	r6, ip
 800a420:	d30e      	bcc.n	800a440 <__mdiff+0xec>
 800a422:	f10c 0203 	add.w	r2, ip, #3
 800a426:	1b52      	subs	r2, r2, r5
 800a428:	f022 0203 	bic.w	r2, r2, #3
 800a42c:	3d03      	subs	r5, #3
 800a42e:	45ac      	cmp	ip, r5
 800a430:	bf38      	it	cc
 800a432:	2200      	movcc	r2, #0
 800a434:	441a      	add	r2, r3
 800a436:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a43a:	b17b      	cbz	r3, 800a45c <__mdiff+0x108>
 800a43c:	6107      	str	r7, [r0, #16]
 800a43e:	e7a3      	b.n	800a388 <__mdiff+0x34>
 800a440:	f856 8b04 	ldr.w	r8, [r6], #4
 800a444:	fa11 f288 	uxtah	r2, r1, r8
 800a448:	1414      	asrs	r4, r2, #16
 800a44a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a44e:	b292      	uxth	r2, r2
 800a450:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a454:	f84e 2b04 	str.w	r2, [lr], #4
 800a458:	1421      	asrs	r1, r4, #16
 800a45a:	e7e0      	b.n	800a41e <__mdiff+0xca>
 800a45c:	3f01      	subs	r7, #1
 800a45e:	e7ea      	b.n	800a436 <__mdiff+0xe2>
 800a460:	0800c59b 	.word	0x0800c59b
 800a464:	0800c5ac 	.word	0x0800c5ac

0800a468 <__d2b>:
 800a468:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a46c:	4689      	mov	r9, r1
 800a46e:	2101      	movs	r1, #1
 800a470:	ec57 6b10 	vmov	r6, r7, d0
 800a474:	4690      	mov	r8, r2
 800a476:	f7ff fccf 	bl	8009e18 <_Balloc>
 800a47a:	4604      	mov	r4, r0
 800a47c:	b930      	cbnz	r0, 800a48c <__d2b+0x24>
 800a47e:	4602      	mov	r2, r0
 800a480:	4b25      	ldr	r3, [pc, #148]	; (800a518 <__d2b+0xb0>)
 800a482:	4826      	ldr	r0, [pc, #152]	; (800a51c <__d2b+0xb4>)
 800a484:	f240 310a 	movw	r1, #778	; 0x30a
 800a488:	f000 faac 	bl	800a9e4 <__assert_func>
 800a48c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a490:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a494:	bb35      	cbnz	r5, 800a4e4 <__d2b+0x7c>
 800a496:	2e00      	cmp	r6, #0
 800a498:	9301      	str	r3, [sp, #4]
 800a49a:	d028      	beq.n	800a4ee <__d2b+0x86>
 800a49c:	4668      	mov	r0, sp
 800a49e:	9600      	str	r6, [sp, #0]
 800a4a0:	f7ff fd82 	bl	8009fa8 <__lo0bits>
 800a4a4:	9900      	ldr	r1, [sp, #0]
 800a4a6:	b300      	cbz	r0, 800a4ea <__d2b+0x82>
 800a4a8:	9a01      	ldr	r2, [sp, #4]
 800a4aa:	f1c0 0320 	rsb	r3, r0, #32
 800a4ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a4b2:	430b      	orrs	r3, r1
 800a4b4:	40c2      	lsrs	r2, r0
 800a4b6:	6163      	str	r3, [r4, #20]
 800a4b8:	9201      	str	r2, [sp, #4]
 800a4ba:	9b01      	ldr	r3, [sp, #4]
 800a4bc:	61a3      	str	r3, [r4, #24]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	bf14      	ite	ne
 800a4c2:	2202      	movne	r2, #2
 800a4c4:	2201      	moveq	r2, #1
 800a4c6:	6122      	str	r2, [r4, #16]
 800a4c8:	b1d5      	cbz	r5, 800a500 <__d2b+0x98>
 800a4ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a4ce:	4405      	add	r5, r0
 800a4d0:	f8c9 5000 	str.w	r5, [r9]
 800a4d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a4d8:	f8c8 0000 	str.w	r0, [r8]
 800a4dc:	4620      	mov	r0, r4
 800a4de:	b003      	add	sp, #12
 800a4e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a4e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4e8:	e7d5      	b.n	800a496 <__d2b+0x2e>
 800a4ea:	6161      	str	r1, [r4, #20]
 800a4ec:	e7e5      	b.n	800a4ba <__d2b+0x52>
 800a4ee:	a801      	add	r0, sp, #4
 800a4f0:	f7ff fd5a 	bl	8009fa8 <__lo0bits>
 800a4f4:	9b01      	ldr	r3, [sp, #4]
 800a4f6:	6163      	str	r3, [r4, #20]
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	6122      	str	r2, [r4, #16]
 800a4fc:	3020      	adds	r0, #32
 800a4fe:	e7e3      	b.n	800a4c8 <__d2b+0x60>
 800a500:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a504:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a508:	f8c9 0000 	str.w	r0, [r9]
 800a50c:	6918      	ldr	r0, [r3, #16]
 800a50e:	f7ff fd2b 	bl	8009f68 <__hi0bits>
 800a512:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a516:	e7df      	b.n	800a4d8 <__d2b+0x70>
 800a518:	0800c59b 	.word	0x0800c59b
 800a51c:	0800c5ac 	.word	0x0800c5ac

0800a520 <_calloc_r>:
 800a520:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a522:	fba1 2402 	umull	r2, r4, r1, r2
 800a526:	b94c      	cbnz	r4, 800a53c <_calloc_r+0x1c>
 800a528:	4611      	mov	r1, r2
 800a52a:	9201      	str	r2, [sp, #4]
 800a52c:	f000 f87a 	bl	800a624 <_malloc_r>
 800a530:	9a01      	ldr	r2, [sp, #4]
 800a532:	4605      	mov	r5, r0
 800a534:	b930      	cbnz	r0, 800a544 <_calloc_r+0x24>
 800a536:	4628      	mov	r0, r5
 800a538:	b003      	add	sp, #12
 800a53a:	bd30      	pop	{r4, r5, pc}
 800a53c:	220c      	movs	r2, #12
 800a53e:	6002      	str	r2, [r0, #0]
 800a540:	2500      	movs	r5, #0
 800a542:	e7f8      	b.n	800a536 <_calloc_r+0x16>
 800a544:	4621      	mov	r1, r4
 800a546:	f7fe f92d 	bl	80087a4 <memset>
 800a54a:	e7f4      	b.n	800a536 <_calloc_r+0x16>

0800a54c <_free_r>:
 800a54c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a54e:	2900      	cmp	r1, #0
 800a550:	d044      	beq.n	800a5dc <_free_r+0x90>
 800a552:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a556:	9001      	str	r0, [sp, #4]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f1a1 0404 	sub.w	r4, r1, #4
 800a55e:	bfb8      	it	lt
 800a560:	18e4      	addlt	r4, r4, r3
 800a562:	f000 fa9b 	bl	800aa9c <__malloc_lock>
 800a566:	4a1e      	ldr	r2, [pc, #120]	; (800a5e0 <_free_r+0x94>)
 800a568:	9801      	ldr	r0, [sp, #4]
 800a56a:	6813      	ldr	r3, [r2, #0]
 800a56c:	b933      	cbnz	r3, 800a57c <_free_r+0x30>
 800a56e:	6063      	str	r3, [r4, #4]
 800a570:	6014      	str	r4, [r2, #0]
 800a572:	b003      	add	sp, #12
 800a574:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a578:	f000 ba96 	b.w	800aaa8 <__malloc_unlock>
 800a57c:	42a3      	cmp	r3, r4
 800a57e:	d908      	bls.n	800a592 <_free_r+0x46>
 800a580:	6825      	ldr	r5, [r4, #0]
 800a582:	1961      	adds	r1, r4, r5
 800a584:	428b      	cmp	r3, r1
 800a586:	bf01      	itttt	eq
 800a588:	6819      	ldreq	r1, [r3, #0]
 800a58a:	685b      	ldreq	r3, [r3, #4]
 800a58c:	1949      	addeq	r1, r1, r5
 800a58e:	6021      	streq	r1, [r4, #0]
 800a590:	e7ed      	b.n	800a56e <_free_r+0x22>
 800a592:	461a      	mov	r2, r3
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	b10b      	cbz	r3, 800a59c <_free_r+0x50>
 800a598:	42a3      	cmp	r3, r4
 800a59a:	d9fa      	bls.n	800a592 <_free_r+0x46>
 800a59c:	6811      	ldr	r1, [r2, #0]
 800a59e:	1855      	adds	r5, r2, r1
 800a5a0:	42a5      	cmp	r5, r4
 800a5a2:	d10b      	bne.n	800a5bc <_free_r+0x70>
 800a5a4:	6824      	ldr	r4, [r4, #0]
 800a5a6:	4421      	add	r1, r4
 800a5a8:	1854      	adds	r4, r2, r1
 800a5aa:	42a3      	cmp	r3, r4
 800a5ac:	6011      	str	r1, [r2, #0]
 800a5ae:	d1e0      	bne.n	800a572 <_free_r+0x26>
 800a5b0:	681c      	ldr	r4, [r3, #0]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	6053      	str	r3, [r2, #4]
 800a5b6:	4421      	add	r1, r4
 800a5b8:	6011      	str	r1, [r2, #0]
 800a5ba:	e7da      	b.n	800a572 <_free_r+0x26>
 800a5bc:	d902      	bls.n	800a5c4 <_free_r+0x78>
 800a5be:	230c      	movs	r3, #12
 800a5c0:	6003      	str	r3, [r0, #0]
 800a5c2:	e7d6      	b.n	800a572 <_free_r+0x26>
 800a5c4:	6825      	ldr	r5, [r4, #0]
 800a5c6:	1961      	adds	r1, r4, r5
 800a5c8:	428b      	cmp	r3, r1
 800a5ca:	bf04      	itt	eq
 800a5cc:	6819      	ldreq	r1, [r3, #0]
 800a5ce:	685b      	ldreq	r3, [r3, #4]
 800a5d0:	6063      	str	r3, [r4, #4]
 800a5d2:	bf04      	itt	eq
 800a5d4:	1949      	addeq	r1, r1, r5
 800a5d6:	6021      	streq	r1, [r4, #0]
 800a5d8:	6054      	str	r4, [r2, #4]
 800a5da:	e7ca      	b.n	800a572 <_free_r+0x26>
 800a5dc:	b003      	add	sp, #12
 800a5de:	bd30      	pop	{r4, r5, pc}
 800a5e0:	20000560 	.word	0x20000560

0800a5e4 <sbrk_aligned>:
 800a5e4:	b570      	push	{r4, r5, r6, lr}
 800a5e6:	4e0e      	ldr	r6, [pc, #56]	; (800a620 <sbrk_aligned+0x3c>)
 800a5e8:	460c      	mov	r4, r1
 800a5ea:	6831      	ldr	r1, [r6, #0]
 800a5ec:	4605      	mov	r5, r0
 800a5ee:	b911      	cbnz	r1, 800a5f6 <sbrk_aligned+0x12>
 800a5f0:	f000 f9e8 	bl	800a9c4 <_sbrk_r>
 800a5f4:	6030      	str	r0, [r6, #0]
 800a5f6:	4621      	mov	r1, r4
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	f000 f9e3 	bl	800a9c4 <_sbrk_r>
 800a5fe:	1c43      	adds	r3, r0, #1
 800a600:	d00a      	beq.n	800a618 <sbrk_aligned+0x34>
 800a602:	1cc4      	adds	r4, r0, #3
 800a604:	f024 0403 	bic.w	r4, r4, #3
 800a608:	42a0      	cmp	r0, r4
 800a60a:	d007      	beq.n	800a61c <sbrk_aligned+0x38>
 800a60c:	1a21      	subs	r1, r4, r0
 800a60e:	4628      	mov	r0, r5
 800a610:	f000 f9d8 	bl	800a9c4 <_sbrk_r>
 800a614:	3001      	adds	r0, #1
 800a616:	d101      	bne.n	800a61c <sbrk_aligned+0x38>
 800a618:	f04f 34ff 	mov.w	r4, #4294967295
 800a61c:	4620      	mov	r0, r4
 800a61e:	bd70      	pop	{r4, r5, r6, pc}
 800a620:	20000564 	.word	0x20000564

0800a624 <_malloc_r>:
 800a624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a628:	1ccd      	adds	r5, r1, #3
 800a62a:	f025 0503 	bic.w	r5, r5, #3
 800a62e:	3508      	adds	r5, #8
 800a630:	2d0c      	cmp	r5, #12
 800a632:	bf38      	it	cc
 800a634:	250c      	movcc	r5, #12
 800a636:	2d00      	cmp	r5, #0
 800a638:	4607      	mov	r7, r0
 800a63a:	db01      	blt.n	800a640 <_malloc_r+0x1c>
 800a63c:	42a9      	cmp	r1, r5
 800a63e:	d905      	bls.n	800a64c <_malloc_r+0x28>
 800a640:	230c      	movs	r3, #12
 800a642:	603b      	str	r3, [r7, #0]
 800a644:	2600      	movs	r6, #0
 800a646:	4630      	mov	r0, r6
 800a648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a64c:	4e2e      	ldr	r6, [pc, #184]	; (800a708 <_malloc_r+0xe4>)
 800a64e:	f000 fa25 	bl	800aa9c <__malloc_lock>
 800a652:	6833      	ldr	r3, [r6, #0]
 800a654:	461c      	mov	r4, r3
 800a656:	bb34      	cbnz	r4, 800a6a6 <_malloc_r+0x82>
 800a658:	4629      	mov	r1, r5
 800a65a:	4638      	mov	r0, r7
 800a65c:	f7ff ffc2 	bl	800a5e4 <sbrk_aligned>
 800a660:	1c43      	adds	r3, r0, #1
 800a662:	4604      	mov	r4, r0
 800a664:	d14d      	bne.n	800a702 <_malloc_r+0xde>
 800a666:	6834      	ldr	r4, [r6, #0]
 800a668:	4626      	mov	r6, r4
 800a66a:	2e00      	cmp	r6, #0
 800a66c:	d140      	bne.n	800a6f0 <_malloc_r+0xcc>
 800a66e:	6823      	ldr	r3, [r4, #0]
 800a670:	4631      	mov	r1, r6
 800a672:	4638      	mov	r0, r7
 800a674:	eb04 0803 	add.w	r8, r4, r3
 800a678:	f000 f9a4 	bl	800a9c4 <_sbrk_r>
 800a67c:	4580      	cmp	r8, r0
 800a67e:	d13a      	bne.n	800a6f6 <_malloc_r+0xd2>
 800a680:	6821      	ldr	r1, [r4, #0]
 800a682:	3503      	adds	r5, #3
 800a684:	1a6d      	subs	r5, r5, r1
 800a686:	f025 0503 	bic.w	r5, r5, #3
 800a68a:	3508      	adds	r5, #8
 800a68c:	2d0c      	cmp	r5, #12
 800a68e:	bf38      	it	cc
 800a690:	250c      	movcc	r5, #12
 800a692:	4629      	mov	r1, r5
 800a694:	4638      	mov	r0, r7
 800a696:	f7ff ffa5 	bl	800a5e4 <sbrk_aligned>
 800a69a:	3001      	adds	r0, #1
 800a69c:	d02b      	beq.n	800a6f6 <_malloc_r+0xd2>
 800a69e:	6823      	ldr	r3, [r4, #0]
 800a6a0:	442b      	add	r3, r5
 800a6a2:	6023      	str	r3, [r4, #0]
 800a6a4:	e00e      	b.n	800a6c4 <_malloc_r+0xa0>
 800a6a6:	6822      	ldr	r2, [r4, #0]
 800a6a8:	1b52      	subs	r2, r2, r5
 800a6aa:	d41e      	bmi.n	800a6ea <_malloc_r+0xc6>
 800a6ac:	2a0b      	cmp	r2, #11
 800a6ae:	d916      	bls.n	800a6de <_malloc_r+0xba>
 800a6b0:	1961      	adds	r1, r4, r5
 800a6b2:	42a3      	cmp	r3, r4
 800a6b4:	6025      	str	r5, [r4, #0]
 800a6b6:	bf18      	it	ne
 800a6b8:	6059      	strne	r1, [r3, #4]
 800a6ba:	6863      	ldr	r3, [r4, #4]
 800a6bc:	bf08      	it	eq
 800a6be:	6031      	streq	r1, [r6, #0]
 800a6c0:	5162      	str	r2, [r4, r5]
 800a6c2:	604b      	str	r3, [r1, #4]
 800a6c4:	4638      	mov	r0, r7
 800a6c6:	f104 060b 	add.w	r6, r4, #11
 800a6ca:	f000 f9ed 	bl	800aaa8 <__malloc_unlock>
 800a6ce:	f026 0607 	bic.w	r6, r6, #7
 800a6d2:	1d23      	adds	r3, r4, #4
 800a6d4:	1af2      	subs	r2, r6, r3
 800a6d6:	d0b6      	beq.n	800a646 <_malloc_r+0x22>
 800a6d8:	1b9b      	subs	r3, r3, r6
 800a6da:	50a3      	str	r3, [r4, r2]
 800a6dc:	e7b3      	b.n	800a646 <_malloc_r+0x22>
 800a6de:	6862      	ldr	r2, [r4, #4]
 800a6e0:	42a3      	cmp	r3, r4
 800a6e2:	bf0c      	ite	eq
 800a6e4:	6032      	streq	r2, [r6, #0]
 800a6e6:	605a      	strne	r2, [r3, #4]
 800a6e8:	e7ec      	b.n	800a6c4 <_malloc_r+0xa0>
 800a6ea:	4623      	mov	r3, r4
 800a6ec:	6864      	ldr	r4, [r4, #4]
 800a6ee:	e7b2      	b.n	800a656 <_malloc_r+0x32>
 800a6f0:	4634      	mov	r4, r6
 800a6f2:	6876      	ldr	r6, [r6, #4]
 800a6f4:	e7b9      	b.n	800a66a <_malloc_r+0x46>
 800a6f6:	230c      	movs	r3, #12
 800a6f8:	603b      	str	r3, [r7, #0]
 800a6fa:	4638      	mov	r0, r7
 800a6fc:	f000 f9d4 	bl	800aaa8 <__malloc_unlock>
 800a700:	e7a1      	b.n	800a646 <_malloc_r+0x22>
 800a702:	6025      	str	r5, [r4, #0]
 800a704:	e7de      	b.n	800a6c4 <_malloc_r+0xa0>
 800a706:	bf00      	nop
 800a708:	20000560 	.word	0x20000560

0800a70c <__ssputs_r>:
 800a70c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a710:	688e      	ldr	r6, [r1, #8]
 800a712:	429e      	cmp	r6, r3
 800a714:	4682      	mov	sl, r0
 800a716:	460c      	mov	r4, r1
 800a718:	4690      	mov	r8, r2
 800a71a:	461f      	mov	r7, r3
 800a71c:	d838      	bhi.n	800a790 <__ssputs_r+0x84>
 800a71e:	898a      	ldrh	r2, [r1, #12]
 800a720:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a724:	d032      	beq.n	800a78c <__ssputs_r+0x80>
 800a726:	6825      	ldr	r5, [r4, #0]
 800a728:	6909      	ldr	r1, [r1, #16]
 800a72a:	eba5 0901 	sub.w	r9, r5, r1
 800a72e:	6965      	ldr	r5, [r4, #20]
 800a730:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a734:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a738:	3301      	adds	r3, #1
 800a73a:	444b      	add	r3, r9
 800a73c:	106d      	asrs	r5, r5, #1
 800a73e:	429d      	cmp	r5, r3
 800a740:	bf38      	it	cc
 800a742:	461d      	movcc	r5, r3
 800a744:	0553      	lsls	r3, r2, #21
 800a746:	d531      	bpl.n	800a7ac <__ssputs_r+0xa0>
 800a748:	4629      	mov	r1, r5
 800a74a:	f7ff ff6b 	bl	800a624 <_malloc_r>
 800a74e:	4606      	mov	r6, r0
 800a750:	b950      	cbnz	r0, 800a768 <__ssputs_r+0x5c>
 800a752:	230c      	movs	r3, #12
 800a754:	f8ca 3000 	str.w	r3, [sl]
 800a758:	89a3      	ldrh	r3, [r4, #12]
 800a75a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a75e:	81a3      	strh	r3, [r4, #12]
 800a760:	f04f 30ff 	mov.w	r0, #4294967295
 800a764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a768:	6921      	ldr	r1, [r4, #16]
 800a76a:	464a      	mov	r2, r9
 800a76c:	f7ff fb46 	bl	8009dfc <memcpy>
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a776:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a77a:	81a3      	strh	r3, [r4, #12]
 800a77c:	6126      	str	r6, [r4, #16]
 800a77e:	6165      	str	r5, [r4, #20]
 800a780:	444e      	add	r6, r9
 800a782:	eba5 0509 	sub.w	r5, r5, r9
 800a786:	6026      	str	r6, [r4, #0]
 800a788:	60a5      	str	r5, [r4, #8]
 800a78a:	463e      	mov	r6, r7
 800a78c:	42be      	cmp	r6, r7
 800a78e:	d900      	bls.n	800a792 <__ssputs_r+0x86>
 800a790:	463e      	mov	r6, r7
 800a792:	6820      	ldr	r0, [r4, #0]
 800a794:	4632      	mov	r2, r6
 800a796:	4641      	mov	r1, r8
 800a798:	f000 f966 	bl	800aa68 <memmove>
 800a79c:	68a3      	ldr	r3, [r4, #8]
 800a79e:	1b9b      	subs	r3, r3, r6
 800a7a0:	60a3      	str	r3, [r4, #8]
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	4433      	add	r3, r6
 800a7a6:	6023      	str	r3, [r4, #0]
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	e7db      	b.n	800a764 <__ssputs_r+0x58>
 800a7ac:	462a      	mov	r2, r5
 800a7ae:	f000 f981 	bl	800aab4 <_realloc_r>
 800a7b2:	4606      	mov	r6, r0
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	d1e1      	bne.n	800a77c <__ssputs_r+0x70>
 800a7b8:	6921      	ldr	r1, [r4, #16]
 800a7ba:	4650      	mov	r0, sl
 800a7bc:	f7ff fec6 	bl	800a54c <_free_r>
 800a7c0:	e7c7      	b.n	800a752 <__ssputs_r+0x46>
	...

0800a7c4 <_svfiprintf_r>:
 800a7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c8:	4698      	mov	r8, r3
 800a7ca:	898b      	ldrh	r3, [r1, #12]
 800a7cc:	061b      	lsls	r3, r3, #24
 800a7ce:	b09d      	sub	sp, #116	; 0x74
 800a7d0:	4607      	mov	r7, r0
 800a7d2:	460d      	mov	r5, r1
 800a7d4:	4614      	mov	r4, r2
 800a7d6:	d50e      	bpl.n	800a7f6 <_svfiprintf_r+0x32>
 800a7d8:	690b      	ldr	r3, [r1, #16]
 800a7da:	b963      	cbnz	r3, 800a7f6 <_svfiprintf_r+0x32>
 800a7dc:	2140      	movs	r1, #64	; 0x40
 800a7de:	f7ff ff21 	bl	800a624 <_malloc_r>
 800a7e2:	6028      	str	r0, [r5, #0]
 800a7e4:	6128      	str	r0, [r5, #16]
 800a7e6:	b920      	cbnz	r0, 800a7f2 <_svfiprintf_r+0x2e>
 800a7e8:	230c      	movs	r3, #12
 800a7ea:	603b      	str	r3, [r7, #0]
 800a7ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f0:	e0d1      	b.n	800a996 <_svfiprintf_r+0x1d2>
 800a7f2:	2340      	movs	r3, #64	; 0x40
 800a7f4:	616b      	str	r3, [r5, #20]
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7fa:	2320      	movs	r3, #32
 800a7fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a800:	f8cd 800c 	str.w	r8, [sp, #12]
 800a804:	2330      	movs	r3, #48	; 0x30
 800a806:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a9b0 <_svfiprintf_r+0x1ec>
 800a80a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a80e:	f04f 0901 	mov.w	r9, #1
 800a812:	4623      	mov	r3, r4
 800a814:	469a      	mov	sl, r3
 800a816:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a81a:	b10a      	cbz	r2, 800a820 <_svfiprintf_r+0x5c>
 800a81c:	2a25      	cmp	r2, #37	; 0x25
 800a81e:	d1f9      	bne.n	800a814 <_svfiprintf_r+0x50>
 800a820:	ebba 0b04 	subs.w	fp, sl, r4
 800a824:	d00b      	beq.n	800a83e <_svfiprintf_r+0x7a>
 800a826:	465b      	mov	r3, fp
 800a828:	4622      	mov	r2, r4
 800a82a:	4629      	mov	r1, r5
 800a82c:	4638      	mov	r0, r7
 800a82e:	f7ff ff6d 	bl	800a70c <__ssputs_r>
 800a832:	3001      	adds	r0, #1
 800a834:	f000 80aa 	beq.w	800a98c <_svfiprintf_r+0x1c8>
 800a838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a83a:	445a      	add	r2, fp
 800a83c:	9209      	str	r2, [sp, #36]	; 0x24
 800a83e:	f89a 3000 	ldrb.w	r3, [sl]
 800a842:	2b00      	cmp	r3, #0
 800a844:	f000 80a2 	beq.w	800a98c <_svfiprintf_r+0x1c8>
 800a848:	2300      	movs	r3, #0
 800a84a:	f04f 32ff 	mov.w	r2, #4294967295
 800a84e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a852:	f10a 0a01 	add.w	sl, sl, #1
 800a856:	9304      	str	r3, [sp, #16]
 800a858:	9307      	str	r3, [sp, #28]
 800a85a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a85e:	931a      	str	r3, [sp, #104]	; 0x68
 800a860:	4654      	mov	r4, sl
 800a862:	2205      	movs	r2, #5
 800a864:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a868:	4851      	ldr	r0, [pc, #324]	; (800a9b0 <_svfiprintf_r+0x1ec>)
 800a86a:	f7f5 fcc1 	bl	80001f0 <memchr>
 800a86e:	9a04      	ldr	r2, [sp, #16]
 800a870:	b9d8      	cbnz	r0, 800a8aa <_svfiprintf_r+0xe6>
 800a872:	06d0      	lsls	r0, r2, #27
 800a874:	bf44      	itt	mi
 800a876:	2320      	movmi	r3, #32
 800a878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a87c:	0711      	lsls	r1, r2, #28
 800a87e:	bf44      	itt	mi
 800a880:	232b      	movmi	r3, #43	; 0x2b
 800a882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a886:	f89a 3000 	ldrb.w	r3, [sl]
 800a88a:	2b2a      	cmp	r3, #42	; 0x2a
 800a88c:	d015      	beq.n	800a8ba <_svfiprintf_r+0xf6>
 800a88e:	9a07      	ldr	r2, [sp, #28]
 800a890:	4654      	mov	r4, sl
 800a892:	2000      	movs	r0, #0
 800a894:	f04f 0c0a 	mov.w	ip, #10
 800a898:	4621      	mov	r1, r4
 800a89a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a89e:	3b30      	subs	r3, #48	; 0x30
 800a8a0:	2b09      	cmp	r3, #9
 800a8a2:	d94e      	bls.n	800a942 <_svfiprintf_r+0x17e>
 800a8a4:	b1b0      	cbz	r0, 800a8d4 <_svfiprintf_r+0x110>
 800a8a6:	9207      	str	r2, [sp, #28]
 800a8a8:	e014      	b.n	800a8d4 <_svfiprintf_r+0x110>
 800a8aa:	eba0 0308 	sub.w	r3, r0, r8
 800a8ae:	fa09 f303 	lsl.w	r3, r9, r3
 800a8b2:	4313      	orrs	r3, r2
 800a8b4:	9304      	str	r3, [sp, #16]
 800a8b6:	46a2      	mov	sl, r4
 800a8b8:	e7d2      	b.n	800a860 <_svfiprintf_r+0x9c>
 800a8ba:	9b03      	ldr	r3, [sp, #12]
 800a8bc:	1d19      	adds	r1, r3, #4
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	9103      	str	r1, [sp, #12]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	bfbb      	ittet	lt
 800a8c6:	425b      	neglt	r3, r3
 800a8c8:	f042 0202 	orrlt.w	r2, r2, #2
 800a8cc:	9307      	strge	r3, [sp, #28]
 800a8ce:	9307      	strlt	r3, [sp, #28]
 800a8d0:	bfb8      	it	lt
 800a8d2:	9204      	strlt	r2, [sp, #16]
 800a8d4:	7823      	ldrb	r3, [r4, #0]
 800a8d6:	2b2e      	cmp	r3, #46	; 0x2e
 800a8d8:	d10c      	bne.n	800a8f4 <_svfiprintf_r+0x130>
 800a8da:	7863      	ldrb	r3, [r4, #1]
 800a8dc:	2b2a      	cmp	r3, #42	; 0x2a
 800a8de:	d135      	bne.n	800a94c <_svfiprintf_r+0x188>
 800a8e0:	9b03      	ldr	r3, [sp, #12]
 800a8e2:	1d1a      	adds	r2, r3, #4
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	9203      	str	r2, [sp, #12]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	bfb8      	it	lt
 800a8ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8f0:	3402      	adds	r4, #2
 800a8f2:	9305      	str	r3, [sp, #20]
 800a8f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a9c0 <_svfiprintf_r+0x1fc>
 800a8f8:	7821      	ldrb	r1, [r4, #0]
 800a8fa:	2203      	movs	r2, #3
 800a8fc:	4650      	mov	r0, sl
 800a8fe:	f7f5 fc77 	bl	80001f0 <memchr>
 800a902:	b140      	cbz	r0, 800a916 <_svfiprintf_r+0x152>
 800a904:	2340      	movs	r3, #64	; 0x40
 800a906:	eba0 000a 	sub.w	r0, r0, sl
 800a90a:	fa03 f000 	lsl.w	r0, r3, r0
 800a90e:	9b04      	ldr	r3, [sp, #16]
 800a910:	4303      	orrs	r3, r0
 800a912:	3401      	adds	r4, #1
 800a914:	9304      	str	r3, [sp, #16]
 800a916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a91a:	4826      	ldr	r0, [pc, #152]	; (800a9b4 <_svfiprintf_r+0x1f0>)
 800a91c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a920:	2206      	movs	r2, #6
 800a922:	f7f5 fc65 	bl	80001f0 <memchr>
 800a926:	2800      	cmp	r0, #0
 800a928:	d038      	beq.n	800a99c <_svfiprintf_r+0x1d8>
 800a92a:	4b23      	ldr	r3, [pc, #140]	; (800a9b8 <_svfiprintf_r+0x1f4>)
 800a92c:	bb1b      	cbnz	r3, 800a976 <_svfiprintf_r+0x1b2>
 800a92e:	9b03      	ldr	r3, [sp, #12]
 800a930:	3307      	adds	r3, #7
 800a932:	f023 0307 	bic.w	r3, r3, #7
 800a936:	3308      	adds	r3, #8
 800a938:	9303      	str	r3, [sp, #12]
 800a93a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a93c:	4433      	add	r3, r6
 800a93e:	9309      	str	r3, [sp, #36]	; 0x24
 800a940:	e767      	b.n	800a812 <_svfiprintf_r+0x4e>
 800a942:	fb0c 3202 	mla	r2, ip, r2, r3
 800a946:	460c      	mov	r4, r1
 800a948:	2001      	movs	r0, #1
 800a94a:	e7a5      	b.n	800a898 <_svfiprintf_r+0xd4>
 800a94c:	2300      	movs	r3, #0
 800a94e:	3401      	adds	r4, #1
 800a950:	9305      	str	r3, [sp, #20]
 800a952:	4619      	mov	r1, r3
 800a954:	f04f 0c0a 	mov.w	ip, #10
 800a958:	4620      	mov	r0, r4
 800a95a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a95e:	3a30      	subs	r2, #48	; 0x30
 800a960:	2a09      	cmp	r2, #9
 800a962:	d903      	bls.n	800a96c <_svfiprintf_r+0x1a8>
 800a964:	2b00      	cmp	r3, #0
 800a966:	d0c5      	beq.n	800a8f4 <_svfiprintf_r+0x130>
 800a968:	9105      	str	r1, [sp, #20]
 800a96a:	e7c3      	b.n	800a8f4 <_svfiprintf_r+0x130>
 800a96c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a970:	4604      	mov	r4, r0
 800a972:	2301      	movs	r3, #1
 800a974:	e7f0      	b.n	800a958 <_svfiprintf_r+0x194>
 800a976:	ab03      	add	r3, sp, #12
 800a978:	9300      	str	r3, [sp, #0]
 800a97a:	462a      	mov	r2, r5
 800a97c:	4b0f      	ldr	r3, [pc, #60]	; (800a9bc <_svfiprintf_r+0x1f8>)
 800a97e:	a904      	add	r1, sp, #16
 800a980:	4638      	mov	r0, r7
 800a982:	f7fd ffb7 	bl	80088f4 <_printf_float>
 800a986:	1c42      	adds	r2, r0, #1
 800a988:	4606      	mov	r6, r0
 800a98a:	d1d6      	bne.n	800a93a <_svfiprintf_r+0x176>
 800a98c:	89ab      	ldrh	r3, [r5, #12]
 800a98e:	065b      	lsls	r3, r3, #25
 800a990:	f53f af2c 	bmi.w	800a7ec <_svfiprintf_r+0x28>
 800a994:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a996:	b01d      	add	sp, #116	; 0x74
 800a998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a99c:	ab03      	add	r3, sp, #12
 800a99e:	9300      	str	r3, [sp, #0]
 800a9a0:	462a      	mov	r2, r5
 800a9a2:	4b06      	ldr	r3, [pc, #24]	; (800a9bc <_svfiprintf_r+0x1f8>)
 800a9a4:	a904      	add	r1, sp, #16
 800a9a6:	4638      	mov	r0, r7
 800a9a8:	f7fe fa48 	bl	8008e3c <_printf_i>
 800a9ac:	e7eb      	b.n	800a986 <_svfiprintf_r+0x1c2>
 800a9ae:	bf00      	nop
 800a9b0:	0800c704 	.word	0x0800c704
 800a9b4:	0800c70e 	.word	0x0800c70e
 800a9b8:	080088f5 	.word	0x080088f5
 800a9bc:	0800a70d 	.word	0x0800a70d
 800a9c0:	0800c70a 	.word	0x0800c70a

0800a9c4 <_sbrk_r>:
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	4d06      	ldr	r5, [pc, #24]	; (800a9e0 <_sbrk_r+0x1c>)
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	4608      	mov	r0, r1
 800a9ce:	602b      	str	r3, [r5, #0]
 800a9d0:	f7f9 fb5c 	bl	800408c <_sbrk>
 800a9d4:	1c43      	adds	r3, r0, #1
 800a9d6:	d102      	bne.n	800a9de <_sbrk_r+0x1a>
 800a9d8:	682b      	ldr	r3, [r5, #0]
 800a9da:	b103      	cbz	r3, 800a9de <_sbrk_r+0x1a>
 800a9dc:	6023      	str	r3, [r4, #0]
 800a9de:	bd38      	pop	{r3, r4, r5, pc}
 800a9e0:	20000568 	.word	0x20000568

0800a9e4 <__assert_func>:
 800a9e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a9e6:	4614      	mov	r4, r2
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	4b09      	ldr	r3, [pc, #36]	; (800aa10 <__assert_func+0x2c>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	4605      	mov	r5, r0
 800a9f0:	68d8      	ldr	r0, [r3, #12]
 800a9f2:	b14c      	cbz	r4, 800aa08 <__assert_func+0x24>
 800a9f4:	4b07      	ldr	r3, [pc, #28]	; (800aa14 <__assert_func+0x30>)
 800a9f6:	9100      	str	r1, [sp, #0]
 800a9f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a9fc:	4906      	ldr	r1, [pc, #24]	; (800aa18 <__assert_func+0x34>)
 800a9fe:	462b      	mov	r3, r5
 800aa00:	f000 f80e 	bl	800aa20 <fiprintf>
 800aa04:	f000 faac 	bl	800af60 <abort>
 800aa08:	4b04      	ldr	r3, [pc, #16]	; (800aa1c <__assert_func+0x38>)
 800aa0a:	461c      	mov	r4, r3
 800aa0c:	e7f3      	b.n	800a9f6 <__assert_func+0x12>
 800aa0e:	bf00      	nop
 800aa10:	20000040 	.word	0x20000040
 800aa14:	0800c715 	.word	0x0800c715
 800aa18:	0800c722 	.word	0x0800c722
 800aa1c:	0800c750 	.word	0x0800c750

0800aa20 <fiprintf>:
 800aa20:	b40e      	push	{r1, r2, r3}
 800aa22:	b503      	push	{r0, r1, lr}
 800aa24:	4601      	mov	r1, r0
 800aa26:	ab03      	add	r3, sp, #12
 800aa28:	4805      	ldr	r0, [pc, #20]	; (800aa40 <fiprintf+0x20>)
 800aa2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa2e:	6800      	ldr	r0, [r0, #0]
 800aa30:	9301      	str	r3, [sp, #4]
 800aa32:	f000 f897 	bl	800ab64 <_vfiprintf_r>
 800aa36:	b002      	add	sp, #8
 800aa38:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa3c:	b003      	add	sp, #12
 800aa3e:	4770      	bx	lr
 800aa40:	20000040 	.word	0x20000040

0800aa44 <__ascii_mbtowc>:
 800aa44:	b082      	sub	sp, #8
 800aa46:	b901      	cbnz	r1, 800aa4a <__ascii_mbtowc+0x6>
 800aa48:	a901      	add	r1, sp, #4
 800aa4a:	b142      	cbz	r2, 800aa5e <__ascii_mbtowc+0x1a>
 800aa4c:	b14b      	cbz	r3, 800aa62 <__ascii_mbtowc+0x1e>
 800aa4e:	7813      	ldrb	r3, [r2, #0]
 800aa50:	600b      	str	r3, [r1, #0]
 800aa52:	7812      	ldrb	r2, [r2, #0]
 800aa54:	1e10      	subs	r0, r2, #0
 800aa56:	bf18      	it	ne
 800aa58:	2001      	movne	r0, #1
 800aa5a:	b002      	add	sp, #8
 800aa5c:	4770      	bx	lr
 800aa5e:	4610      	mov	r0, r2
 800aa60:	e7fb      	b.n	800aa5a <__ascii_mbtowc+0x16>
 800aa62:	f06f 0001 	mvn.w	r0, #1
 800aa66:	e7f8      	b.n	800aa5a <__ascii_mbtowc+0x16>

0800aa68 <memmove>:
 800aa68:	4288      	cmp	r0, r1
 800aa6a:	b510      	push	{r4, lr}
 800aa6c:	eb01 0402 	add.w	r4, r1, r2
 800aa70:	d902      	bls.n	800aa78 <memmove+0x10>
 800aa72:	4284      	cmp	r4, r0
 800aa74:	4623      	mov	r3, r4
 800aa76:	d807      	bhi.n	800aa88 <memmove+0x20>
 800aa78:	1e43      	subs	r3, r0, #1
 800aa7a:	42a1      	cmp	r1, r4
 800aa7c:	d008      	beq.n	800aa90 <memmove+0x28>
 800aa7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa86:	e7f8      	b.n	800aa7a <memmove+0x12>
 800aa88:	4402      	add	r2, r0
 800aa8a:	4601      	mov	r1, r0
 800aa8c:	428a      	cmp	r2, r1
 800aa8e:	d100      	bne.n	800aa92 <memmove+0x2a>
 800aa90:	bd10      	pop	{r4, pc}
 800aa92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa9a:	e7f7      	b.n	800aa8c <memmove+0x24>

0800aa9c <__malloc_lock>:
 800aa9c:	4801      	ldr	r0, [pc, #4]	; (800aaa4 <__malloc_lock+0x8>)
 800aa9e:	f000 bc1f 	b.w	800b2e0 <__retarget_lock_acquire_recursive>
 800aaa2:	bf00      	nop
 800aaa4:	2000056c 	.word	0x2000056c

0800aaa8 <__malloc_unlock>:
 800aaa8:	4801      	ldr	r0, [pc, #4]	; (800aab0 <__malloc_unlock+0x8>)
 800aaaa:	f000 bc1a 	b.w	800b2e2 <__retarget_lock_release_recursive>
 800aaae:	bf00      	nop
 800aab0:	2000056c 	.word	0x2000056c

0800aab4 <_realloc_r>:
 800aab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aab8:	4680      	mov	r8, r0
 800aaba:	4614      	mov	r4, r2
 800aabc:	460e      	mov	r6, r1
 800aabe:	b921      	cbnz	r1, 800aaca <_realloc_r+0x16>
 800aac0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aac4:	4611      	mov	r1, r2
 800aac6:	f7ff bdad 	b.w	800a624 <_malloc_r>
 800aaca:	b92a      	cbnz	r2, 800aad8 <_realloc_r+0x24>
 800aacc:	f7ff fd3e 	bl	800a54c <_free_r>
 800aad0:	4625      	mov	r5, r4
 800aad2:	4628      	mov	r0, r5
 800aad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad8:	f000 fc6a 	bl	800b3b0 <_malloc_usable_size_r>
 800aadc:	4284      	cmp	r4, r0
 800aade:	4607      	mov	r7, r0
 800aae0:	d802      	bhi.n	800aae8 <_realloc_r+0x34>
 800aae2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aae6:	d812      	bhi.n	800ab0e <_realloc_r+0x5a>
 800aae8:	4621      	mov	r1, r4
 800aaea:	4640      	mov	r0, r8
 800aaec:	f7ff fd9a 	bl	800a624 <_malloc_r>
 800aaf0:	4605      	mov	r5, r0
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d0ed      	beq.n	800aad2 <_realloc_r+0x1e>
 800aaf6:	42bc      	cmp	r4, r7
 800aaf8:	4622      	mov	r2, r4
 800aafa:	4631      	mov	r1, r6
 800aafc:	bf28      	it	cs
 800aafe:	463a      	movcs	r2, r7
 800ab00:	f7ff f97c 	bl	8009dfc <memcpy>
 800ab04:	4631      	mov	r1, r6
 800ab06:	4640      	mov	r0, r8
 800ab08:	f7ff fd20 	bl	800a54c <_free_r>
 800ab0c:	e7e1      	b.n	800aad2 <_realloc_r+0x1e>
 800ab0e:	4635      	mov	r5, r6
 800ab10:	e7df      	b.n	800aad2 <_realloc_r+0x1e>

0800ab12 <__sfputc_r>:
 800ab12:	6893      	ldr	r3, [r2, #8]
 800ab14:	3b01      	subs	r3, #1
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	b410      	push	{r4}
 800ab1a:	6093      	str	r3, [r2, #8]
 800ab1c:	da08      	bge.n	800ab30 <__sfputc_r+0x1e>
 800ab1e:	6994      	ldr	r4, [r2, #24]
 800ab20:	42a3      	cmp	r3, r4
 800ab22:	db01      	blt.n	800ab28 <__sfputc_r+0x16>
 800ab24:	290a      	cmp	r1, #10
 800ab26:	d103      	bne.n	800ab30 <__sfputc_r+0x1e>
 800ab28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab2c:	f000 b94a 	b.w	800adc4 <__swbuf_r>
 800ab30:	6813      	ldr	r3, [r2, #0]
 800ab32:	1c58      	adds	r0, r3, #1
 800ab34:	6010      	str	r0, [r2, #0]
 800ab36:	7019      	strb	r1, [r3, #0]
 800ab38:	4608      	mov	r0, r1
 800ab3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab3e:	4770      	bx	lr

0800ab40 <__sfputs_r>:
 800ab40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab42:	4606      	mov	r6, r0
 800ab44:	460f      	mov	r7, r1
 800ab46:	4614      	mov	r4, r2
 800ab48:	18d5      	adds	r5, r2, r3
 800ab4a:	42ac      	cmp	r4, r5
 800ab4c:	d101      	bne.n	800ab52 <__sfputs_r+0x12>
 800ab4e:	2000      	movs	r0, #0
 800ab50:	e007      	b.n	800ab62 <__sfputs_r+0x22>
 800ab52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab56:	463a      	mov	r2, r7
 800ab58:	4630      	mov	r0, r6
 800ab5a:	f7ff ffda 	bl	800ab12 <__sfputc_r>
 800ab5e:	1c43      	adds	r3, r0, #1
 800ab60:	d1f3      	bne.n	800ab4a <__sfputs_r+0xa>
 800ab62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ab64 <_vfiprintf_r>:
 800ab64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab68:	460d      	mov	r5, r1
 800ab6a:	b09d      	sub	sp, #116	; 0x74
 800ab6c:	4614      	mov	r4, r2
 800ab6e:	4698      	mov	r8, r3
 800ab70:	4606      	mov	r6, r0
 800ab72:	b118      	cbz	r0, 800ab7c <_vfiprintf_r+0x18>
 800ab74:	6983      	ldr	r3, [r0, #24]
 800ab76:	b90b      	cbnz	r3, 800ab7c <_vfiprintf_r+0x18>
 800ab78:	f000 fb14 	bl	800b1a4 <__sinit>
 800ab7c:	4b89      	ldr	r3, [pc, #548]	; (800ada4 <_vfiprintf_r+0x240>)
 800ab7e:	429d      	cmp	r5, r3
 800ab80:	d11b      	bne.n	800abba <_vfiprintf_r+0x56>
 800ab82:	6875      	ldr	r5, [r6, #4]
 800ab84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab86:	07d9      	lsls	r1, r3, #31
 800ab88:	d405      	bmi.n	800ab96 <_vfiprintf_r+0x32>
 800ab8a:	89ab      	ldrh	r3, [r5, #12]
 800ab8c:	059a      	lsls	r2, r3, #22
 800ab8e:	d402      	bmi.n	800ab96 <_vfiprintf_r+0x32>
 800ab90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab92:	f000 fba5 	bl	800b2e0 <__retarget_lock_acquire_recursive>
 800ab96:	89ab      	ldrh	r3, [r5, #12]
 800ab98:	071b      	lsls	r3, r3, #28
 800ab9a:	d501      	bpl.n	800aba0 <_vfiprintf_r+0x3c>
 800ab9c:	692b      	ldr	r3, [r5, #16]
 800ab9e:	b9eb      	cbnz	r3, 800abdc <_vfiprintf_r+0x78>
 800aba0:	4629      	mov	r1, r5
 800aba2:	4630      	mov	r0, r6
 800aba4:	f000 f96e 	bl	800ae84 <__swsetup_r>
 800aba8:	b1c0      	cbz	r0, 800abdc <_vfiprintf_r+0x78>
 800abaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abac:	07dc      	lsls	r4, r3, #31
 800abae:	d50e      	bpl.n	800abce <_vfiprintf_r+0x6a>
 800abb0:	f04f 30ff 	mov.w	r0, #4294967295
 800abb4:	b01d      	add	sp, #116	; 0x74
 800abb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abba:	4b7b      	ldr	r3, [pc, #492]	; (800ada8 <_vfiprintf_r+0x244>)
 800abbc:	429d      	cmp	r5, r3
 800abbe:	d101      	bne.n	800abc4 <_vfiprintf_r+0x60>
 800abc0:	68b5      	ldr	r5, [r6, #8]
 800abc2:	e7df      	b.n	800ab84 <_vfiprintf_r+0x20>
 800abc4:	4b79      	ldr	r3, [pc, #484]	; (800adac <_vfiprintf_r+0x248>)
 800abc6:	429d      	cmp	r5, r3
 800abc8:	bf08      	it	eq
 800abca:	68f5      	ldreq	r5, [r6, #12]
 800abcc:	e7da      	b.n	800ab84 <_vfiprintf_r+0x20>
 800abce:	89ab      	ldrh	r3, [r5, #12]
 800abd0:	0598      	lsls	r0, r3, #22
 800abd2:	d4ed      	bmi.n	800abb0 <_vfiprintf_r+0x4c>
 800abd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abd6:	f000 fb84 	bl	800b2e2 <__retarget_lock_release_recursive>
 800abda:	e7e9      	b.n	800abb0 <_vfiprintf_r+0x4c>
 800abdc:	2300      	movs	r3, #0
 800abde:	9309      	str	r3, [sp, #36]	; 0x24
 800abe0:	2320      	movs	r3, #32
 800abe2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abe6:	f8cd 800c 	str.w	r8, [sp, #12]
 800abea:	2330      	movs	r3, #48	; 0x30
 800abec:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800adb0 <_vfiprintf_r+0x24c>
 800abf0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abf4:	f04f 0901 	mov.w	r9, #1
 800abf8:	4623      	mov	r3, r4
 800abfa:	469a      	mov	sl, r3
 800abfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac00:	b10a      	cbz	r2, 800ac06 <_vfiprintf_r+0xa2>
 800ac02:	2a25      	cmp	r2, #37	; 0x25
 800ac04:	d1f9      	bne.n	800abfa <_vfiprintf_r+0x96>
 800ac06:	ebba 0b04 	subs.w	fp, sl, r4
 800ac0a:	d00b      	beq.n	800ac24 <_vfiprintf_r+0xc0>
 800ac0c:	465b      	mov	r3, fp
 800ac0e:	4622      	mov	r2, r4
 800ac10:	4629      	mov	r1, r5
 800ac12:	4630      	mov	r0, r6
 800ac14:	f7ff ff94 	bl	800ab40 <__sfputs_r>
 800ac18:	3001      	adds	r0, #1
 800ac1a:	f000 80aa 	beq.w	800ad72 <_vfiprintf_r+0x20e>
 800ac1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac20:	445a      	add	r2, fp
 800ac22:	9209      	str	r2, [sp, #36]	; 0x24
 800ac24:	f89a 3000 	ldrb.w	r3, [sl]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	f000 80a2 	beq.w	800ad72 <_vfiprintf_r+0x20e>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	f04f 32ff 	mov.w	r2, #4294967295
 800ac34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac38:	f10a 0a01 	add.w	sl, sl, #1
 800ac3c:	9304      	str	r3, [sp, #16]
 800ac3e:	9307      	str	r3, [sp, #28]
 800ac40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac44:	931a      	str	r3, [sp, #104]	; 0x68
 800ac46:	4654      	mov	r4, sl
 800ac48:	2205      	movs	r2, #5
 800ac4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac4e:	4858      	ldr	r0, [pc, #352]	; (800adb0 <_vfiprintf_r+0x24c>)
 800ac50:	f7f5 face 	bl	80001f0 <memchr>
 800ac54:	9a04      	ldr	r2, [sp, #16]
 800ac56:	b9d8      	cbnz	r0, 800ac90 <_vfiprintf_r+0x12c>
 800ac58:	06d1      	lsls	r1, r2, #27
 800ac5a:	bf44      	itt	mi
 800ac5c:	2320      	movmi	r3, #32
 800ac5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac62:	0713      	lsls	r3, r2, #28
 800ac64:	bf44      	itt	mi
 800ac66:	232b      	movmi	r3, #43	; 0x2b
 800ac68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac70:	2b2a      	cmp	r3, #42	; 0x2a
 800ac72:	d015      	beq.n	800aca0 <_vfiprintf_r+0x13c>
 800ac74:	9a07      	ldr	r2, [sp, #28]
 800ac76:	4654      	mov	r4, sl
 800ac78:	2000      	movs	r0, #0
 800ac7a:	f04f 0c0a 	mov.w	ip, #10
 800ac7e:	4621      	mov	r1, r4
 800ac80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac84:	3b30      	subs	r3, #48	; 0x30
 800ac86:	2b09      	cmp	r3, #9
 800ac88:	d94e      	bls.n	800ad28 <_vfiprintf_r+0x1c4>
 800ac8a:	b1b0      	cbz	r0, 800acba <_vfiprintf_r+0x156>
 800ac8c:	9207      	str	r2, [sp, #28]
 800ac8e:	e014      	b.n	800acba <_vfiprintf_r+0x156>
 800ac90:	eba0 0308 	sub.w	r3, r0, r8
 800ac94:	fa09 f303 	lsl.w	r3, r9, r3
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	9304      	str	r3, [sp, #16]
 800ac9c:	46a2      	mov	sl, r4
 800ac9e:	e7d2      	b.n	800ac46 <_vfiprintf_r+0xe2>
 800aca0:	9b03      	ldr	r3, [sp, #12]
 800aca2:	1d19      	adds	r1, r3, #4
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	9103      	str	r1, [sp, #12]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	bfbb      	ittet	lt
 800acac:	425b      	neglt	r3, r3
 800acae:	f042 0202 	orrlt.w	r2, r2, #2
 800acb2:	9307      	strge	r3, [sp, #28]
 800acb4:	9307      	strlt	r3, [sp, #28]
 800acb6:	bfb8      	it	lt
 800acb8:	9204      	strlt	r2, [sp, #16]
 800acba:	7823      	ldrb	r3, [r4, #0]
 800acbc:	2b2e      	cmp	r3, #46	; 0x2e
 800acbe:	d10c      	bne.n	800acda <_vfiprintf_r+0x176>
 800acc0:	7863      	ldrb	r3, [r4, #1]
 800acc2:	2b2a      	cmp	r3, #42	; 0x2a
 800acc4:	d135      	bne.n	800ad32 <_vfiprintf_r+0x1ce>
 800acc6:	9b03      	ldr	r3, [sp, #12]
 800acc8:	1d1a      	adds	r2, r3, #4
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	9203      	str	r2, [sp, #12]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	bfb8      	it	lt
 800acd2:	f04f 33ff 	movlt.w	r3, #4294967295
 800acd6:	3402      	adds	r4, #2
 800acd8:	9305      	str	r3, [sp, #20]
 800acda:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800adc0 <_vfiprintf_r+0x25c>
 800acde:	7821      	ldrb	r1, [r4, #0]
 800ace0:	2203      	movs	r2, #3
 800ace2:	4650      	mov	r0, sl
 800ace4:	f7f5 fa84 	bl	80001f0 <memchr>
 800ace8:	b140      	cbz	r0, 800acfc <_vfiprintf_r+0x198>
 800acea:	2340      	movs	r3, #64	; 0x40
 800acec:	eba0 000a 	sub.w	r0, r0, sl
 800acf0:	fa03 f000 	lsl.w	r0, r3, r0
 800acf4:	9b04      	ldr	r3, [sp, #16]
 800acf6:	4303      	orrs	r3, r0
 800acf8:	3401      	adds	r4, #1
 800acfa:	9304      	str	r3, [sp, #16]
 800acfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad00:	482c      	ldr	r0, [pc, #176]	; (800adb4 <_vfiprintf_r+0x250>)
 800ad02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad06:	2206      	movs	r2, #6
 800ad08:	f7f5 fa72 	bl	80001f0 <memchr>
 800ad0c:	2800      	cmp	r0, #0
 800ad0e:	d03f      	beq.n	800ad90 <_vfiprintf_r+0x22c>
 800ad10:	4b29      	ldr	r3, [pc, #164]	; (800adb8 <_vfiprintf_r+0x254>)
 800ad12:	bb1b      	cbnz	r3, 800ad5c <_vfiprintf_r+0x1f8>
 800ad14:	9b03      	ldr	r3, [sp, #12]
 800ad16:	3307      	adds	r3, #7
 800ad18:	f023 0307 	bic.w	r3, r3, #7
 800ad1c:	3308      	adds	r3, #8
 800ad1e:	9303      	str	r3, [sp, #12]
 800ad20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad22:	443b      	add	r3, r7
 800ad24:	9309      	str	r3, [sp, #36]	; 0x24
 800ad26:	e767      	b.n	800abf8 <_vfiprintf_r+0x94>
 800ad28:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad2c:	460c      	mov	r4, r1
 800ad2e:	2001      	movs	r0, #1
 800ad30:	e7a5      	b.n	800ac7e <_vfiprintf_r+0x11a>
 800ad32:	2300      	movs	r3, #0
 800ad34:	3401      	adds	r4, #1
 800ad36:	9305      	str	r3, [sp, #20]
 800ad38:	4619      	mov	r1, r3
 800ad3a:	f04f 0c0a 	mov.w	ip, #10
 800ad3e:	4620      	mov	r0, r4
 800ad40:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad44:	3a30      	subs	r2, #48	; 0x30
 800ad46:	2a09      	cmp	r2, #9
 800ad48:	d903      	bls.n	800ad52 <_vfiprintf_r+0x1ee>
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d0c5      	beq.n	800acda <_vfiprintf_r+0x176>
 800ad4e:	9105      	str	r1, [sp, #20]
 800ad50:	e7c3      	b.n	800acda <_vfiprintf_r+0x176>
 800ad52:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad56:	4604      	mov	r4, r0
 800ad58:	2301      	movs	r3, #1
 800ad5a:	e7f0      	b.n	800ad3e <_vfiprintf_r+0x1da>
 800ad5c:	ab03      	add	r3, sp, #12
 800ad5e:	9300      	str	r3, [sp, #0]
 800ad60:	462a      	mov	r2, r5
 800ad62:	4b16      	ldr	r3, [pc, #88]	; (800adbc <_vfiprintf_r+0x258>)
 800ad64:	a904      	add	r1, sp, #16
 800ad66:	4630      	mov	r0, r6
 800ad68:	f7fd fdc4 	bl	80088f4 <_printf_float>
 800ad6c:	4607      	mov	r7, r0
 800ad6e:	1c78      	adds	r0, r7, #1
 800ad70:	d1d6      	bne.n	800ad20 <_vfiprintf_r+0x1bc>
 800ad72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ad74:	07d9      	lsls	r1, r3, #31
 800ad76:	d405      	bmi.n	800ad84 <_vfiprintf_r+0x220>
 800ad78:	89ab      	ldrh	r3, [r5, #12]
 800ad7a:	059a      	lsls	r2, r3, #22
 800ad7c:	d402      	bmi.n	800ad84 <_vfiprintf_r+0x220>
 800ad7e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ad80:	f000 faaf 	bl	800b2e2 <__retarget_lock_release_recursive>
 800ad84:	89ab      	ldrh	r3, [r5, #12]
 800ad86:	065b      	lsls	r3, r3, #25
 800ad88:	f53f af12 	bmi.w	800abb0 <_vfiprintf_r+0x4c>
 800ad8c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad8e:	e711      	b.n	800abb4 <_vfiprintf_r+0x50>
 800ad90:	ab03      	add	r3, sp, #12
 800ad92:	9300      	str	r3, [sp, #0]
 800ad94:	462a      	mov	r2, r5
 800ad96:	4b09      	ldr	r3, [pc, #36]	; (800adbc <_vfiprintf_r+0x258>)
 800ad98:	a904      	add	r1, sp, #16
 800ad9a:	4630      	mov	r0, r6
 800ad9c:	f7fe f84e 	bl	8008e3c <_printf_i>
 800ada0:	e7e4      	b.n	800ad6c <_vfiprintf_r+0x208>
 800ada2:	bf00      	nop
 800ada4:	0800c87c 	.word	0x0800c87c
 800ada8:	0800c89c 	.word	0x0800c89c
 800adac:	0800c85c 	.word	0x0800c85c
 800adb0:	0800c704 	.word	0x0800c704
 800adb4:	0800c70e 	.word	0x0800c70e
 800adb8:	080088f5 	.word	0x080088f5
 800adbc:	0800ab41 	.word	0x0800ab41
 800adc0:	0800c70a 	.word	0x0800c70a

0800adc4 <__swbuf_r>:
 800adc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adc6:	460e      	mov	r6, r1
 800adc8:	4614      	mov	r4, r2
 800adca:	4605      	mov	r5, r0
 800adcc:	b118      	cbz	r0, 800add6 <__swbuf_r+0x12>
 800adce:	6983      	ldr	r3, [r0, #24]
 800add0:	b90b      	cbnz	r3, 800add6 <__swbuf_r+0x12>
 800add2:	f000 f9e7 	bl	800b1a4 <__sinit>
 800add6:	4b21      	ldr	r3, [pc, #132]	; (800ae5c <__swbuf_r+0x98>)
 800add8:	429c      	cmp	r4, r3
 800adda:	d12b      	bne.n	800ae34 <__swbuf_r+0x70>
 800addc:	686c      	ldr	r4, [r5, #4]
 800adde:	69a3      	ldr	r3, [r4, #24]
 800ade0:	60a3      	str	r3, [r4, #8]
 800ade2:	89a3      	ldrh	r3, [r4, #12]
 800ade4:	071a      	lsls	r2, r3, #28
 800ade6:	d52f      	bpl.n	800ae48 <__swbuf_r+0x84>
 800ade8:	6923      	ldr	r3, [r4, #16]
 800adea:	b36b      	cbz	r3, 800ae48 <__swbuf_r+0x84>
 800adec:	6923      	ldr	r3, [r4, #16]
 800adee:	6820      	ldr	r0, [r4, #0]
 800adf0:	1ac0      	subs	r0, r0, r3
 800adf2:	6963      	ldr	r3, [r4, #20]
 800adf4:	b2f6      	uxtb	r6, r6
 800adf6:	4283      	cmp	r3, r0
 800adf8:	4637      	mov	r7, r6
 800adfa:	dc04      	bgt.n	800ae06 <__swbuf_r+0x42>
 800adfc:	4621      	mov	r1, r4
 800adfe:	4628      	mov	r0, r5
 800ae00:	f000 f93c 	bl	800b07c <_fflush_r>
 800ae04:	bb30      	cbnz	r0, 800ae54 <__swbuf_r+0x90>
 800ae06:	68a3      	ldr	r3, [r4, #8]
 800ae08:	3b01      	subs	r3, #1
 800ae0a:	60a3      	str	r3, [r4, #8]
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	1c5a      	adds	r2, r3, #1
 800ae10:	6022      	str	r2, [r4, #0]
 800ae12:	701e      	strb	r6, [r3, #0]
 800ae14:	6963      	ldr	r3, [r4, #20]
 800ae16:	3001      	adds	r0, #1
 800ae18:	4283      	cmp	r3, r0
 800ae1a:	d004      	beq.n	800ae26 <__swbuf_r+0x62>
 800ae1c:	89a3      	ldrh	r3, [r4, #12]
 800ae1e:	07db      	lsls	r3, r3, #31
 800ae20:	d506      	bpl.n	800ae30 <__swbuf_r+0x6c>
 800ae22:	2e0a      	cmp	r6, #10
 800ae24:	d104      	bne.n	800ae30 <__swbuf_r+0x6c>
 800ae26:	4621      	mov	r1, r4
 800ae28:	4628      	mov	r0, r5
 800ae2a:	f000 f927 	bl	800b07c <_fflush_r>
 800ae2e:	b988      	cbnz	r0, 800ae54 <__swbuf_r+0x90>
 800ae30:	4638      	mov	r0, r7
 800ae32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae34:	4b0a      	ldr	r3, [pc, #40]	; (800ae60 <__swbuf_r+0x9c>)
 800ae36:	429c      	cmp	r4, r3
 800ae38:	d101      	bne.n	800ae3e <__swbuf_r+0x7a>
 800ae3a:	68ac      	ldr	r4, [r5, #8]
 800ae3c:	e7cf      	b.n	800adde <__swbuf_r+0x1a>
 800ae3e:	4b09      	ldr	r3, [pc, #36]	; (800ae64 <__swbuf_r+0xa0>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	bf08      	it	eq
 800ae44:	68ec      	ldreq	r4, [r5, #12]
 800ae46:	e7ca      	b.n	800adde <__swbuf_r+0x1a>
 800ae48:	4621      	mov	r1, r4
 800ae4a:	4628      	mov	r0, r5
 800ae4c:	f000 f81a 	bl	800ae84 <__swsetup_r>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	d0cb      	beq.n	800adec <__swbuf_r+0x28>
 800ae54:	f04f 37ff 	mov.w	r7, #4294967295
 800ae58:	e7ea      	b.n	800ae30 <__swbuf_r+0x6c>
 800ae5a:	bf00      	nop
 800ae5c:	0800c87c 	.word	0x0800c87c
 800ae60:	0800c89c 	.word	0x0800c89c
 800ae64:	0800c85c 	.word	0x0800c85c

0800ae68 <__ascii_wctomb>:
 800ae68:	b149      	cbz	r1, 800ae7e <__ascii_wctomb+0x16>
 800ae6a:	2aff      	cmp	r2, #255	; 0xff
 800ae6c:	bf85      	ittet	hi
 800ae6e:	238a      	movhi	r3, #138	; 0x8a
 800ae70:	6003      	strhi	r3, [r0, #0]
 800ae72:	700a      	strbls	r2, [r1, #0]
 800ae74:	f04f 30ff 	movhi.w	r0, #4294967295
 800ae78:	bf98      	it	ls
 800ae7a:	2001      	movls	r0, #1
 800ae7c:	4770      	bx	lr
 800ae7e:	4608      	mov	r0, r1
 800ae80:	4770      	bx	lr
	...

0800ae84 <__swsetup_r>:
 800ae84:	4b32      	ldr	r3, [pc, #200]	; (800af50 <__swsetup_r+0xcc>)
 800ae86:	b570      	push	{r4, r5, r6, lr}
 800ae88:	681d      	ldr	r5, [r3, #0]
 800ae8a:	4606      	mov	r6, r0
 800ae8c:	460c      	mov	r4, r1
 800ae8e:	b125      	cbz	r5, 800ae9a <__swsetup_r+0x16>
 800ae90:	69ab      	ldr	r3, [r5, #24]
 800ae92:	b913      	cbnz	r3, 800ae9a <__swsetup_r+0x16>
 800ae94:	4628      	mov	r0, r5
 800ae96:	f000 f985 	bl	800b1a4 <__sinit>
 800ae9a:	4b2e      	ldr	r3, [pc, #184]	; (800af54 <__swsetup_r+0xd0>)
 800ae9c:	429c      	cmp	r4, r3
 800ae9e:	d10f      	bne.n	800aec0 <__swsetup_r+0x3c>
 800aea0:	686c      	ldr	r4, [r5, #4]
 800aea2:	89a3      	ldrh	r3, [r4, #12]
 800aea4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aea8:	0719      	lsls	r1, r3, #28
 800aeaa:	d42c      	bmi.n	800af06 <__swsetup_r+0x82>
 800aeac:	06dd      	lsls	r5, r3, #27
 800aeae:	d411      	bmi.n	800aed4 <__swsetup_r+0x50>
 800aeb0:	2309      	movs	r3, #9
 800aeb2:	6033      	str	r3, [r6, #0]
 800aeb4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aeb8:	81a3      	strh	r3, [r4, #12]
 800aeba:	f04f 30ff 	mov.w	r0, #4294967295
 800aebe:	e03e      	b.n	800af3e <__swsetup_r+0xba>
 800aec0:	4b25      	ldr	r3, [pc, #148]	; (800af58 <__swsetup_r+0xd4>)
 800aec2:	429c      	cmp	r4, r3
 800aec4:	d101      	bne.n	800aeca <__swsetup_r+0x46>
 800aec6:	68ac      	ldr	r4, [r5, #8]
 800aec8:	e7eb      	b.n	800aea2 <__swsetup_r+0x1e>
 800aeca:	4b24      	ldr	r3, [pc, #144]	; (800af5c <__swsetup_r+0xd8>)
 800aecc:	429c      	cmp	r4, r3
 800aece:	bf08      	it	eq
 800aed0:	68ec      	ldreq	r4, [r5, #12]
 800aed2:	e7e6      	b.n	800aea2 <__swsetup_r+0x1e>
 800aed4:	0758      	lsls	r0, r3, #29
 800aed6:	d512      	bpl.n	800aefe <__swsetup_r+0x7a>
 800aed8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aeda:	b141      	cbz	r1, 800aeee <__swsetup_r+0x6a>
 800aedc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aee0:	4299      	cmp	r1, r3
 800aee2:	d002      	beq.n	800aeea <__swsetup_r+0x66>
 800aee4:	4630      	mov	r0, r6
 800aee6:	f7ff fb31 	bl	800a54c <_free_r>
 800aeea:	2300      	movs	r3, #0
 800aeec:	6363      	str	r3, [r4, #52]	; 0x34
 800aeee:	89a3      	ldrh	r3, [r4, #12]
 800aef0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aef4:	81a3      	strh	r3, [r4, #12]
 800aef6:	2300      	movs	r3, #0
 800aef8:	6063      	str	r3, [r4, #4]
 800aefa:	6923      	ldr	r3, [r4, #16]
 800aefc:	6023      	str	r3, [r4, #0]
 800aefe:	89a3      	ldrh	r3, [r4, #12]
 800af00:	f043 0308 	orr.w	r3, r3, #8
 800af04:	81a3      	strh	r3, [r4, #12]
 800af06:	6923      	ldr	r3, [r4, #16]
 800af08:	b94b      	cbnz	r3, 800af1e <__swsetup_r+0x9a>
 800af0a:	89a3      	ldrh	r3, [r4, #12]
 800af0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af14:	d003      	beq.n	800af1e <__swsetup_r+0x9a>
 800af16:	4621      	mov	r1, r4
 800af18:	4630      	mov	r0, r6
 800af1a:	f000 fa09 	bl	800b330 <__smakebuf_r>
 800af1e:	89a0      	ldrh	r0, [r4, #12]
 800af20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af24:	f010 0301 	ands.w	r3, r0, #1
 800af28:	d00a      	beq.n	800af40 <__swsetup_r+0xbc>
 800af2a:	2300      	movs	r3, #0
 800af2c:	60a3      	str	r3, [r4, #8]
 800af2e:	6963      	ldr	r3, [r4, #20]
 800af30:	425b      	negs	r3, r3
 800af32:	61a3      	str	r3, [r4, #24]
 800af34:	6923      	ldr	r3, [r4, #16]
 800af36:	b943      	cbnz	r3, 800af4a <__swsetup_r+0xc6>
 800af38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800af3c:	d1ba      	bne.n	800aeb4 <__swsetup_r+0x30>
 800af3e:	bd70      	pop	{r4, r5, r6, pc}
 800af40:	0781      	lsls	r1, r0, #30
 800af42:	bf58      	it	pl
 800af44:	6963      	ldrpl	r3, [r4, #20]
 800af46:	60a3      	str	r3, [r4, #8]
 800af48:	e7f4      	b.n	800af34 <__swsetup_r+0xb0>
 800af4a:	2000      	movs	r0, #0
 800af4c:	e7f7      	b.n	800af3e <__swsetup_r+0xba>
 800af4e:	bf00      	nop
 800af50:	20000040 	.word	0x20000040
 800af54:	0800c87c 	.word	0x0800c87c
 800af58:	0800c89c 	.word	0x0800c89c
 800af5c:	0800c85c 	.word	0x0800c85c

0800af60 <abort>:
 800af60:	b508      	push	{r3, lr}
 800af62:	2006      	movs	r0, #6
 800af64:	f000 fa54 	bl	800b410 <raise>
 800af68:	2001      	movs	r0, #1
 800af6a:	f7f9 f817 	bl	8003f9c <_exit>
	...

0800af70 <__sflush_r>:
 800af70:	898a      	ldrh	r2, [r1, #12]
 800af72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af76:	4605      	mov	r5, r0
 800af78:	0710      	lsls	r0, r2, #28
 800af7a:	460c      	mov	r4, r1
 800af7c:	d458      	bmi.n	800b030 <__sflush_r+0xc0>
 800af7e:	684b      	ldr	r3, [r1, #4]
 800af80:	2b00      	cmp	r3, #0
 800af82:	dc05      	bgt.n	800af90 <__sflush_r+0x20>
 800af84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800af86:	2b00      	cmp	r3, #0
 800af88:	dc02      	bgt.n	800af90 <__sflush_r+0x20>
 800af8a:	2000      	movs	r0, #0
 800af8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af92:	2e00      	cmp	r6, #0
 800af94:	d0f9      	beq.n	800af8a <__sflush_r+0x1a>
 800af96:	2300      	movs	r3, #0
 800af98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af9c:	682f      	ldr	r7, [r5, #0]
 800af9e:	602b      	str	r3, [r5, #0]
 800afa0:	d032      	beq.n	800b008 <__sflush_r+0x98>
 800afa2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800afa4:	89a3      	ldrh	r3, [r4, #12]
 800afa6:	075a      	lsls	r2, r3, #29
 800afa8:	d505      	bpl.n	800afb6 <__sflush_r+0x46>
 800afaa:	6863      	ldr	r3, [r4, #4]
 800afac:	1ac0      	subs	r0, r0, r3
 800afae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800afb0:	b10b      	cbz	r3, 800afb6 <__sflush_r+0x46>
 800afb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800afb4:	1ac0      	subs	r0, r0, r3
 800afb6:	2300      	movs	r3, #0
 800afb8:	4602      	mov	r2, r0
 800afba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800afbc:	6a21      	ldr	r1, [r4, #32]
 800afbe:	4628      	mov	r0, r5
 800afc0:	47b0      	blx	r6
 800afc2:	1c43      	adds	r3, r0, #1
 800afc4:	89a3      	ldrh	r3, [r4, #12]
 800afc6:	d106      	bne.n	800afd6 <__sflush_r+0x66>
 800afc8:	6829      	ldr	r1, [r5, #0]
 800afca:	291d      	cmp	r1, #29
 800afcc:	d82c      	bhi.n	800b028 <__sflush_r+0xb8>
 800afce:	4a2a      	ldr	r2, [pc, #168]	; (800b078 <__sflush_r+0x108>)
 800afd0:	40ca      	lsrs	r2, r1
 800afd2:	07d6      	lsls	r6, r2, #31
 800afd4:	d528      	bpl.n	800b028 <__sflush_r+0xb8>
 800afd6:	2200      	movs	r2, #0
 800afd8:	6062      	str	r2, [r4, #4]
 800afda:	04d9      	lsls	r1, r3, #19
 800afdc:	6922      	ldr	r2, [r4, #16]
 800afde:	6022      	str	r2, [r4, #0]
 800afe0:	d504      	bpl.n	800afec <__sflush_r+0x7c>
 800afe2:	1c42      	adds	r2, r0, #1
 800afe4:	d101      	bne.n	800afea <__sflush_r+0x7a>
 800afe6:	682b      	ldr	r3, [r5, #0]
 800afe8:	b903      	cbnz	r3, 800afec <__sflush_r+0x7c>
 800afea:	6560      	str	r0, [r4, #84]	; 0x54
 800afec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afee:	602f      	str	r7, [r5, #0]
 800aff0:	2900      	cmp	r1, #0
 800aff2:	d0ca      	beq.n	800af8a <__sflush_r+0x1a>
 800aff4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aff8:	4299      	cmp	r1, r3
 800affa:	d002      	beq.n	800b002 <__sflush_r+0x92>
 800affc:	4628      	mov	r0, r5
 800affe:	f7ff faa5 	bl	800a54c <_free_r>
 800b002:	2000      	movs	r0, #0
 800b004:	6360      	str	r0, [r4, #52]	; 0x34
 800b006:	e7c1      	b.n	800af8c <__sflush_r+0x1c>
 800b008:	6a21      	ldr	r1, [r4, #32]
 800b00a:	2301      	movs	r3, #1
 800b00c:	4628      	mov	r0, r5
 800b00e:	47b0      	blx	r6
 800b010:	1c41      	adds	r1, r0, #1
 800b012:	d1c7      	bne.n	800afa4 <__sflush_r+0x34>
 800b014:	682b      	ldr	r3, [r5, #0]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d0c4      	beq.n	800afa4 <__sflush_r+0x34>
 800b01a:	2b1d      	cmp	r3, #29
 800b01c:	d001      	beq.n	800b022 <__sflush_r+0xb2>
 800b01e:	2b16      	cmp	r3, #22
 800b020:	d101      	bne.n	800b026 <__sflush_r+0xb6>
 800b022:	602f      	str	r7, [r5, #0]
 800b024:	e7b1      	b.n	800af8a <__sflush_r+0x1a>
 800b026:	89a3      	ldrh	r3, [r4, #12]
 800b028:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b02c:	81a3      	strh	r3, [r4, #12]
 800b02e:	e7ad      	b.n	800af8c <__sflush_r+0x1c>
 800b030:	690f      	ldr	r7, [r1, #16]
 800b032:	2f00      	cmp	r7, #0
 800b034:	d0a9      	beq.n	800af8a <__sflush_r+0x1a>
 800b036:	0793      	lsls	r3, r2, #30
 800b038:	680e      	ldr	r6, [r1, #0]
 800b03a:	bf08      	it	eq
 800b03c:	694b      	ldreq	r3, [r1, #20]
 800b03e:	600f      	str	r7, [r1, #0]
 800b040:	bf18      	it	ne
 800b042:	2300      	movne	r3, #0
 800b044:	eba6 0807 	sub.w	r8, r6, r7
 800b048:	608b      	str	r3, [r1, #8]
 800b04a:	f1b8 0f00 	cmp.w	r8, #0
 800b04e:	dd9c      	ble.n	800af8a <__sflush_r+0x1a>
 800b050:	6a21      	ldr	r1, [r4, #32]
 800b052:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b054:	4643      	mov	r3, r8
 800b056:	463a      	mov	r2, r7
 800b058:	4628      	mov	r0, r5
 800b05a:	47b0      	blx	r6
 800b05c:	2800      	cmp	r0, #0
 800b05e:	dc06      	bgt.n	800b06e <__sflush_r+0xfe>
 800b060:	89a3      	ldrh	r3, [r4, #12]
 800b062:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b066:	81a3      	strh	r3, [r4, #12]
 800b068:	f04f 30ff 	mov.w	r0, #4294967295
 800b06c:	e78e      	b.n	800af8c <__sflush_r+0x1c>
 800b06e:	4407      	add	r7, r0
 800b070:	eba8 0800 	sub.w	r8, r8, r0
 800b074:	e7e9      	b.n	800b04a <__sflush_r+0xda>
 800b076:	bf00      	nop
 800b078:	20400001 	.word	0x20400001

0800b07c <_fflush_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	690b      	ldr	r3, [r1, #16]
 800b080:	4605      	mov	r5, r0
 800b082:	460c      	mov	r4, r1
 800b084:	b913      	cbnz	r3, 800b08c <_fflush_r+0x10>
 800b086:	2500      	movs	r5, #0
 800b088:	4628      	mov	r0, r5
 800b08a:	bd38      	pop	{r3, r4, r5, pc}
 800b08c:	b118      	cbz	r0, 800b096 <_fflush_r+0x1a>
 800b08e:	6983      	ldr	r3, [r0, #24]
 800b090:	b90b      	cbnz	r3, 800b096 <_fflush_r+0x1a>
 800b092:	f000 f887 	bl	800b1a4 <__sinit>
 800b096:	4b14      	ldr	r3, [pc, #80]	; (800b0e8 <_fflush_r+0x6c>)
 800b098:	429c      	cmp	r4, r3
 800b09a:	d11b      	bne.n	800b0d4 <_fflush_r+0x58>
 800b09c:	686c      	ldr	r4, [r5, #4]
 800b09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d0ef      	beq.n	800b086 <_fflush_r+0xa>
 800b0a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b0a8:	07d0      	lsls	r0, r2, #31
 800b0aa:	d404      	bmi.n	800b0b6 <_fflush_r+0x3a>
 800b0ac:	0599      	lsls	r1, r3, #22
 800b0ae:	d402      	bmi.n	800b0b6 <_fflush_r+0x3a>
 800b0b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0b2:	f000 f915 	bl	800b2e0 <__retarget_lock_acquire_recursive>
 800b0b6:	4628      	mov	r0, r5
 800b0b8:	4621      	mov	r1, r4
 800b0ba:	f7ff ff59 	bl	800af70 <__sflush_r>
 800b0be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b0c0:	07da      	lsls	r2, r3, #31
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	d4e0      	bmi.n	800b088 <_fflush_r+0xc>
 800b0c6:	89a3      	ldrh	r3, [r4, #12]
 800b0c8:	059b      	lsls	r3, r3, #22
 800b0ca:	d4dd      	bmi.n	800b088 <_fflush_r+0xc>
 800b0cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b0ce:	f000 f908 	bl	800b2e2 <__retarget_lock_release_recursive>
 800b0d2:	e7d9      	b.n	800b088 <_fflush_r+0xc>
 800b0d4:	4b05      	ldr	r3, [pc, #20]	; (800b0ec <_fflush_r+0x70>)
 800b0d6:	429c      	cmp	r4, r3
 800b0d8:	d101      	bne.n	800b0de <_fflush_r+0x62>
 800b0da:	68ac      	ldr	r4, [r5, #8]
 800b0dc:	e7df      	b.n	800b09e <_fflush_r+0x22>
 800b0de:	4b04      	ldr	r3, [pc, #16]	; (800b0f0 <_fflush_r+0x74>)
 800b0e0:	429c      	cmp	r4, r3
 800b0e2:	bf08      	it	eq
 800b0e4:	68ec      	ldreq	r4, [r5, #12]
 800b0e6:	e7da      	b.n	800b09e <_fflush_r+0x22>
 800b0e8:	0800c87c 	.word	0x0800c87c
 800b0ec:	0800c89c 	.word	0x0800c89c
 800b0f0:	0800c85c 	.word	0x0800c85c

0800b0f4 <std>:
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	b510      	push	{r4, lr}
 800b0f8:	4604      	mov	r4, r0
 800b0fa:	e9c0 3300 	strd	r3, r3, [r0]
 800b0fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b102:	6083      	str	r3, [r0, #8]
 800b104:	8181      	strh	r1, [r0, #12]
 800b106:	6643      	str	r3, [r0, #100]	; 0x64
 800b108:	81c2      	strh	r2, [r0, #14]
 800b10a:	6183      	str	r3, [r0, #24]
 800b10c:	4619      	mov	r1, r3
 800b10e:	2208      	movs	r2, #8
 800b110:	305c      	adds	r0, #92	; 0x5c
 800b112:	f7fd fb47 	bl	80087a4 <memset>
 800b116:	4b05      	ldr	r3, [pc, #20]	; (800b12c <std+0x38>)
 800b118:	6263      	str	r3, [r4, #36]	; 0x24
 800b11a:	4b05      	ldr	r3, [pc, #20]	; (800b130 <std+0x3c>)
 800b11c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b11e:	4b05      	ldr	r3, [pc, #20]	; (800b134 <std+0x40>)
 800b120:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b122:	4b05      	ldr	r3, [pc, #20]	; (800b138 <std+0x44>)
 800b124:	6224      	str	r4, [r4, #32]
 800b126:	6323      	str	r3, [r4, #48]	; 0x30
 800b128:	bd10      	pop	{r4, pc}
 800b12a:	bf00      	nop
 800b12c:	0800b449 	.word	0x0800b449
 800b130:	0800b46b 	.word	0x0800b46b
 800b134:	0800b4a3 	.word	0x0800b4a3
 800b138:	0800b4c7 	.word	0x0800b4c7

0800b13c <_cleanup_r>:
 800b13c:	4901      	ldr	r1, [pc, #4]	; (800b144 <_cleanup_r+0x8>)
 800b13e:	f000 b8af 	b.w	800b2a0 <_fwalk_reent>
 800b142:	bf00      	nop
 800b144:	0800b07d 	.word	0x0800b07d

0800b148 <__sfmoreglue>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	2268      	movs	r2, #104	; 0x68
 800b14c:	1e4d      	subs	r5, r1, #1
 800b14e:	4355      	muls	r5, r2
 800b150:	460e      	mov	r6, r1
 800b152:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b156:	f7ff fa65 	bl	800a624 <_malloc_r>
 800b15a:	4604      	mov	r4, r0
 800b15c:	b140      	cbz	r0, 800b170 <__sfmoreglue+0x28>
 800b15e:	2100      	movs	r1, #0
 800b160:	e9c0 1600 	strd	r1, r6, [r0]
 800b164:	300c      	adds	r0, #12
 800b166:	60a0      	str	r0, [r4, #8]
 800b168:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b16c:	f7fd fb1a 	bl	80087a4 <memset>
 800b170:	4620      	mov	r0, r4
 800b172:	bd70      	pop	{r4, r5, r6, pc}

0800b174 <__sfp_lock_acquire>:
 800b174:	4801      	ldr	r0, [pc, #4]	; (800b17c <__sfp_lock_acquire+0x8>)
 800b176:	f000 b8b3 	b.w	800b2e0 <__retarget_lock_acquire_recursive>
 800b17a:	bf00      	nop
 800b17c:	2000056d 	.word	0x2000056d

0800b180 <__sfp_lock_release>:
 800b180:	4801      	ldr	r0, [pc, #4]	; (800b188 <__sfp_lock_release+0x8>)
 800b182:	f000 b8ae 	b.w	800b2e2 <__retarget_lock_release_recursive>
 800b186:	bf00      	nop
 800b188:	2000056d 	.word	0x2000056d

0800b18c <__sinit_lock_acquire>:
 800b18c:	4801      	ldr	r0, [pc, #4]	; (800b194 <__sinit_lock_acquire+0x8>)
 800b18e:	f000 b8a7 	b.w	800b2e0 <__retarget_lock_acquire_recursive>
 800b192:	bf00      	nop
 800b194:	2000056e 	.word	0x2000056e

0800b198 <__sinit_lock_release>:
 800b198:	4801      	ldr	r0, [pc, #4]	; (800b1a0 <__sinit_lock_release+0x8>)
 800b19a:	f000 b8a2 	b.w	800b2e2 <__retarget_lock_release_recursive>
 800b19e:	bf00      	nop
 800b1a0:	2000056e 	.word	0x2000056e

0800b1a4 <__sinit>:
 800b1a4:	b510      	push	{r4, lr}
 800b1a6:	4604      	mov	r4, r0
 800b1a8:	f7ff fff0 	bl	800b18c <__sinit_lock_acquire>
 800b1ac:	69a3      	ldr	r3, [r4, #24]
 800b1ae:	b11b      	cbz	r3, 800b1b8 <__sinit+0x14>
 800b1b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1b4:	f7ff bff0 	b.w	800b198 <__sinit_lock_release>
 800b1b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b1bc:	6523      	str	r3, [r4, #80]	; 0x50
 800b1be:	4b13      	ldr	r3, [pc, #76]	; (800b20c <__sinit+0x68>)
 800b1c0:	4a13      	ldr	r2, [pc, #76]	; (800b210 <__sinit+0x6c>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b1c6:	42a3      	cmp	r3, r4
 800b1c8:	bf04      	itt	eq
 800b1ca:	2301      	moveq	r3, #1
 800b1cc:	61a3      	streq	r3, [r4, #24]
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	f000 f820 	bl	800b214 <__sfp>
 800b1d4:	6060      	str	r0, [r4, #4]
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f000 f81c 	bl	800b214 <__sfp>
 800b1dc:	60a0      	str	r0, [r4, #8]
 800b1de:	4620      	mov	r0, r4
 800b1e0:	f000 f818 	bl	800b214 <__sfp>
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	60e0      	str	r0, [r4, #12]
 800b1e8:	2104      	movs	r1, #4
 800b1ea:	6860      	ldr	r0, [r4, #4]
 800b1ec:	f7ff ff82 	bl	800b0f4 <std>
 800b1f0:	68a0      	ldr	r0, [r4, #8]
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	2109      	movs	r1, #9
 800b1f6:	f7ff ff7d 	bl	800b0f4 <std>
 800b1fa:	68e0      	ldr	r0, [r4, #12]
 800b1fc:	2202      	movs	r2, #2
 800b1fe:	2112      	movs	r1, #18
 800b200:	f7ff ff78 	bl	800b0f4 <std>
 800b204:	2301      	movs	r3, #1
 800b206:	61a3      	str	r3, [r4, #24]
 800b208:	e7d2      	b.n	800b1b0 <__sinit+0xc>
 800b20a:	bf00      	nop
 800b20c:	0800c4e4 	.word	0x0800c4e4
 800b210:	0800b13d 	.word	0x0800b13d

0800b214 <__sfp>:
 800b214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b216:	4607      	mov	r7, r0
 800b218:	f7ff ffac 	bl	800b174 <__sfp_lock_acquire>
 800b21c:	4b1e      	ldr	r3, [pc, #120]	; (800b298 <__sfp+0x84>)
 800b21e:	681e      	ldr	r6, [r3, #0]
 800b220:	69b3      	ldr	r3, [r6, #24]
 800b222:	b913      	cbnz	r3, 800b22a <__sfp+0x16>
 800b224:	4630      	mov	r0, r6
 800b226:	f7ff ffbd 	bl	800b1a4 <__sinit>
 800b22a:	3648      	adds	r6, #72	; 0x48
 800b22c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b230:	3b01      	subs	r3, #1
 800b232:	d503      	bpl.n	800b23c <__sfp+0x28>
 800b234:	6833      	ldr	r3, [r6, #0]
 800b236:	b30b      	cbz	r3, 800b27c <__sfp+0x68>
 800b238:	6836      	ldr	r6, [r6, #0]
 800b23a:	e7f7      	b.n	800b22c <__sfp+0x18>
 800b23c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b240:	b9d5      	cbnz	r5, 800b278 <__sfp+0x64>
 800b242:	4b16      	ldr	r3, [pc, #88]	; (800b29c <__sfp+0x88>)
 800b244:	60e3      	str	r3, [r4, #12]
 800b246:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b24a:	6665      	str	r5, [r4, #100]	; 0x64
 800b24c:	f000 f847 	bl	800b2de <__retarget_lock_init_recursive>
 800b250:	f7ff ff96 	bl	800b180 <__sfp_lock_release>
 800b254:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b258:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b25c:	6025      	str	r5, [r4, #0]
 800b25e:	61a5      	str	r5, [r4, #24]
 800b260:	2208      	movs	r2, #8
 800b262:	4629      	mov	r1, r5
 800b264:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b268:	f7fd fa9c 	bl	80087a4 <memset>
 800b26c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b270:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b274:	4620      	mov	r0, r4
 800b276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b278:	3468      	adds	r4, #104	; 0x68
 800b27a:	e7d9      	b.n	800b230 <__sfp+0x1c>
 800b27c:	2104      	movs	r1, #4
 800b27e:	4638      	mov	r0, r7
 800b280:	f7ff ff62 	bl	800b148 <__sfmoreglue>
 800b284:	4604      	mov	r4, r0
 800b286:	6030      	str	r0, [r6, #0]
 800b288:	2800      	cmp	r0, #0
 800b28a:	d1d5      	bne.n	800b238 <__sfp+0x24>
 800b28c:	f7ff ff78 	bl	800b180 <__sfp_lock_release>
 800b290:	230c      	movs	r3, #12
 800b292:	603b      	str	r3, [r7, #0]
 800b294:	e7ee      	b.n	800b274 <__sfp+0x60>
 800b296:	bf00      	nop
 800b298:	0800c4e4 	.word	0x0800c4e4
 800b29c:	ffff0001 	.word	0xffff0001

0800b2a0 <_fwalk_reent>:
 800b2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	4688      	mov	r8, r1
 800b2a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b2ac:	2700      	movs	r7, #0
 800b2ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2b2:	f1b9 0901 	subs.w	r9, r9, #1
 800b2b6:	d505      	bpl.n	800b2c4 <_fwalk_reent+0x24>
 800b2b8:	6824      	ldr	r4, [r4, #0]
 800b2ba:	2c00      	cmp	r4, #0
 800b2bc:	d1f7      	bne.n	800b2ae <_fwalk_reent+0xe>
 800b2be:	4638      	mov	r0, r7
 800b2c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2c4:	89ab      	ldrh	r3, [r5, #12]
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	d907      	bls.n	800b2da <_fwalk_reent+0x3a>
 800b2ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	d003      	beq.n	800b2da <_fwalk_reent+0x3a>
 800b2d2:	4629      	mov	r1, r5
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	47c0      	blx	r8
 800b2d8:	4307      	orrs	r7, r0
 800b2da:	3568      	adds	r5, #104	; 0x68
 800b2dc:	e7e9      	b.n	800b2b2 <_fwalk_reent+0x12>

0800b2de <__retarget_lock_init_recursive>:
 800b2de:	4770      	bx	lr

0800b2e0 <__retarget_lock_acquire_recursive>:
 800b2e0:	4770      	bx	lr

0800b2e2 <__retarget_lock_release_recursive>:
 800b2e2:	4770      	bx	lr

0800b2e4 <__swhatbuf_r>:
 800b2e4:	b570      	push	{r4, r5, r6, lr}
 800b2e6:	460e      	mov	r6, r1
 800b2e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2ec:	2900      	cmp	r1, #0
 800b2ee:	b096      	sub	sp, #88	; 0x58
 800b2f0:	4614      	mov	r4, r2
 800b2f2:	461d      	mov	r5, r3
 800b2f4:	da08      	bge.n	800b308 <__swhatbuf_r+0x24>
 800b2f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	602a      	str	r2, [r5, #0]
 800b2fe:	061a      	lsls	r2, r3, #24
 800b300:	d410      	bmi.n	800b324 <__swhatbuf_r+0x40>
 800b302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b306:	e00e      	b.n	800b326 <__swhatbuf_r+0x42>
 800b308:	466a      	mov	r2, sp
 800b30a:	f000 f903 	bl	800b514 <_fstat_r>
 800b30e:	2800      	cmp	r0, #0
 800b310:	dbf1      	blt.n	800b2f6 <__swhatbuf_r+0x12>
 800b312:	9a01      	ldr	r2, [sp, #4]
 800b314:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b318:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b31c:	425a      	negs	r2, r3
 800b31e:	415a      	adcs	r2, r3
 800b320:	602a      	str	r2, [r5, #0]
 800b322:	e7ee      	b.n	800b302 <__swhatbuf_r+0x1e>
 800b324:	2340      	movs	r3, #64	; 0x40
 800b326:	2000      	movs	r0, #0
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	b016      	add	sp, #88	; 0x58
 800b32c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b330 <__smakebuf_r>:
 800b330:	898b      	ldrh	r3, [r1, #12]
 800b332:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b334:	079d      	lsls	r5, r3, #30
 800b336:	4606      	mov	r6, r0
 800b338:	460c      	mov	r4, r1
 800b33a:	d507      	bpl.n	800b34c <__smakebuf_r+0x1c>
 800b33c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b340:	6023      	str	r3, [r4, #0]
 800b342:	6123      	str	r3, [r4, #16]
 800b344:	2301      	movs	r3, #1
 800b346:	6163      	str	r3, [r4, #20]
 800b348:	b002      	add	sp, #8
 800b34a:	bd70      	pop	{r4, r5, r6, pc}
 800b34c:	ab01      	add	r3, sp, #4
 800b34e:	466a      	mov	r2, sp
 800b350:	f7ff ffc8 	bl	800b2e4 <__swhatbuf_r>
 800b354:	9900      	ldr	r1, [sp, #0]
 800b356:	4605      	mov	r5, r0
 800b358:	4630      	mov	r0, r6
 800b35a:	f7ff f963 	bl	800a624 <_malloc_r>
 800b35e:	b948      	cbnz	r0, 800b374 <__smakebuf_r+0x44>
 800b360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b364:	059a      	lsls	r2, r3, #22
 800b366:	d4ef      	bmi.n	800b348 <__smakebuf_r+0x18>
 800b368:	f023 0303 	bic.w	r3, r3, #3
 800b36c:	f043 0302 	orr.w	r3, r3, #2
 800b370:	81a3      	strh	r3, [r4, #12]
 800b372:	e7e3      	b.n	800b33c <__smakebuf_r+0xc>
 800b374:	4b0d      	ldr	r3, [pc, #52]	; (800b3ac <__smakebuf_r+0x7c>)
 800b376:	62b3      	str	r3, [r6, #40]	; 0x28
 800b378:	89a3      	ldrh	r3, [r4, #12]
 800b37a:	6020      	str	r0, [r4, #0]
 800b37c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b380:	81a3      	strh	r3, [r4, #12]
 800b382:	9b00      	ldr	r3, [sp, #0]
 800b384:	6163      	str	r3, [r4, #20]
 800b386:	9b01      	ldr	r3, [sp, #4]
 800b388:	6120      	str	r0, [r4, #16]
 800b38a:	b15b      	cbz	r3, 800b3a4 <__smakebuf_r+0x74>
 800b38c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b390:	4630      	mov	r0, r6
 800b392:	f000 f8d1 	bl	800b538 <_isatty_r>
 800b396:	b128      	cbz	r0, 800b3a4 <__smakebuf_r+0x74>
 800b398:	89a3      	ldrh	r3, [r4, #12]
 800b39a:	f023 0303 	bic.w	r3, r3, #3
 800b39e:	f043 0301 	orr.w	r3, r3, #1
 800b3a2:	81a3      	strh	r3, [r4, #12]
 800b3a4:	89a0      	ldrh	r0, [r4, #12]
 800b3a6:	4305      	orrs	r5, r0
 800b3a8:	81a5      	strh	r5, [r4, #12]
 800b3aa:	e7cd      	b.n	800b348 <__smakebuf_r+0x18>
 800b3ac:	0800b13d 	.word	0x0800b13d

0800b3b0 <_malloc_usable_size_r>:
 800b3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3b4:	1f18      	subs	r0, r3, #4
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	bfbc      	itt	lt
 800b3ba:	580b      	ldrlt	r3, [r1, r0]
 800b3bc:	18c0      	addlt	r0, r0, r3
 800b3be:	4770      	bx	lr

0800b3c0 <_raise_r>:
 800b3c0:	291f      	cmp	r1, #31
 800b3c2:	b538      	push	{r3, r4, r5, lr}
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	460d      	mov	r5, r1
 800b3c8:	d904      	bls.n	800b3d4 <_raise_r+0x14>
 800b3ca:	2316      	movs	r3, #22
 800b3cc:	6003      	str	r3, [r0, #0]
 800b3ce:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d2:	bd38      	pop	{r3, r4, r5, pc}
 800b3d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b3d6:	b112      	cbz	r2, 800b3de <_raise_r+0x1e>
 800b3d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3dc:	b94b      	cbnz	r3, 800b3f2 <_raise_r+0x32>
 800b3de:	4620      	mov	r0, r4
 800b3e0:	f000 f830 	bl	800b444 <_getpid_r>
 800b3e4:	462a      	mov	r2, r5
 800b3e6:	4601      	mov	r1, r0
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3ee:	f000 b817 	b.w	800b420 <_kill_r>
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	d00a      	beq.n	800b40c <_raise_r+0x4c>
 800b3f6:	1c59      	adds	r1, r3, #1
 800b3f8:	d103      	bne.n	800b402 <_raise_r+0x42>
 800b3fa:	2316      	movs	r3, #22
 800b3fc:	6003      	str	r3, [r0, #0]
 800b3fe:	2001      	movs	r0, #1
 800b400:	e7e7      	b.n	800b3d2 <_raise_r+0x12>
 800b402:	2400      	movs	r4, #0
 800b404:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b408:	4628      	mov	r0, r5
 800b40a:	4798      	blx	r3
 800b40c:	2000      	movs	r0, #0
 800b40e:	e7e0      	b.n	800b3d2 <_raise_r+0x12>

0800b410 <raise>:
 800b410:	4b02      	ldr	r3, [pc, #8]	; (800b41c <raise+0xc>)
 800b412:	4601      	mov	r1, r0
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	f7ff bfd3 	b.w	800b3c0 <_raise_r>
 800b41a:	bf00      	nop
 800b41c:	20000040 	.word	0x20000040

0800b420 <_kill_r>:
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4d07      	ldr	r5, [pc, #28]	; (800b440 <_kill_r+0x20>)
 800b424:	2300      	movs	r3, #0
 800b426:	4604      	mov	r4, r0
 800b428:	4608      	mov	r0, r1
 800b42a:	4611      	mov	r1, r2
 800b42c:	602b      	str	r3, [r5, #0]
 800b42e:	f7f8 fda5 	bl	8003f7c <_kill>
 800b432:	1c43      	adds	r3, r0, #1
 800b434:	d102      	bne.n	800b43c <_kill_r+0x1c>
 800b436:	682b      	ldr	r3, [r5, #0]
 800b438:	b103      	cbz	r3, 800b43c <_kill_r+0x1c>
 800b43a:	6023      	str	r3, [r4, #0]
 800b43c:	bd38      	pop	{r3, r4, r5, pc}
 800b43e:	bf00      	nop
 800b440:	20000568 	.word	0x20000568

0800b444 <_getpid_r>:
 800b444:	f7f8 bd92 	b.w	8003f6c <_getpid>

0800b448 <__sread>:
 800b448:	b510      	push	{r4, lr}
 800b44a:	460c      	mov	r4, r1
 800b44c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b450:	f000 f894 	bl	800b57c <_read_r>
 800b454:	2800      	cmp	r0, #0
 800b456:	bfab      	itete	ge
 800b458:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b45a:	89a3      	ldrhlt	r3, [r4, #12]
 800b45c:	181b      	addge	r3, r3, r0
 800b45e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b462:	bfac      	ite	ge
 800b464:	6563      	strge	r3, [r4, #84]	; 0x54
 800b466:	81a3      	strhlt	r3, [r4, #12]
 800b468:	bd10      	pop	{r4, pc}

0800b46a <__swrite>:
 800b46a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b46e:	461f      	mov	r7, r3
 800b470:	898b      	ldrh	r3, [r1, #12]
 800b472:	05db      	lsls	r3, r3, #23
 800b474:	4605      	mov	r5, r0
 800b476:	460c      	mov	r4, r1
 800b478:	4616      	mov	r6, r2
 800b47a:	d505      	bpl.n	800b488 <__swrite+0x1e>
 800b47c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b480:	2302      	movs	r3, #2
 800b482:	2200      	movs	r2, #0
 800b484:	f000 f868 	bl	800b558 <_lseek_r>
 800b488:	89a3      	ldrh	r3, [r4, #12]
 800b48a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b48e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b492:	81a3      	strh	r3, [r4, #12]
 800b494:	4632      	mov	r2, r6
 800b496:	463b      	mov	r3, r7
 800b498:	4628      	mov	r0, r5
 800b49a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b49e:	f000 b817 	b.w	800b4d0 <_write_r>

0800b4a2 <__sseek>:
 800b4a2:	b510      	push	{r4, lr}
 800b4a4:	460c      	mov	r4, r1
 800b4a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4aa:	f000 f855 	bl	800b558 <_lseek_r>
 800b4ae:	1c43      	adds	r3, r0, #1
 800b4b0:	89a3      	ldrh	r3, [r4, #12]
 800b4b2:	bf15      	itete	ne
 800b4b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b4b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b4ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b4be:	81a3      	strheq	r3, [r4, #12]
 800b4c0:	bf18      	it	ne
 800b4c2:	81a3      	strhne	r3, [r4, #12]
 800b4c4:	bd10      	pop	{r4, pc}

0800b4c6 <__sclose>:
 800b4c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4ca:	f000 b813 	b.w	800b4f4 <_close_r>
	...

0800b4d0 <_write_r>:
 800b4d0:	b538      	push	{r3, r4, r5, lr}
 800b4d2:	4d07      	ldr	r5, [pc, #28]	; (800b4f0 <_write_r+0x20>)
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	4608      	mov	r0, r1
 800b4d8:	4611      	mov	r1, r2
 800b4da:	2200      	movs	r2, #0
 800b4dc:	602a      	str	r2, [r5, #0]
 800b4de:	461a      	mov	r2, r3
 800b4e0:	f7f8 fd83 	bl	8003fea <_write>
 800b4e4:	1c43      	adds	r3, r0, #1
 800b4e6:	d102      	bne.n	800b4ee <_write_r+0x1e>
 800b4e8:	682b      	ldr	r3, [r5, #0]
 800b4ea:	b103      	cbz	r3, 800b4ee <_write_r+0x1e>
 800b4ec:	6023      	str	r3, [r4, #0]
 800b4ee:	bd38      	pop	{r3, r4, r5, pc}
 800b4f0:	20000568 	.word	0x20000568

0800b4f4 <_close_r>:
 800b4f4:	b538      	push	{r3, r4, r5, lr}
 800b4f6:	4d06      	ldr	r5, [pc, #24]	; (800b510 <_close_r+0x1c>)
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	4604      	mov	r4, r0
 800b4fc:	4608      	mov	r0, r1
 800b4fe:	602b      	str	r3, [r5, #0]
 800b500:	f7f8 fd8f 	bl	8004022 <_close>
 800b504:	1c43      	adds	r3, r0, #1
 800b506:	d102      	bne.n	800b50e <_close_r+0x1a>
 800b508:	682b      	ldr	r3, [r5, #0]
 800b50a:	b103      	cbz	r3, 800b50e <_close_r+0x1a>
 800b50c:	6023      	str	r3, [r4, #0]
 800b50e:	bd38      	pop	{r3, r4, r5, pc}
 800b510:	20000568 	.word	0x20000568

0800b514 <_fstat_r>:
 800b514:	b538      	push	{r3, r4, r5, lr}
 800b516:	4d07      	ldr	r5, [pc, #28]	; (800b534 <_fstat_r+0x20>)
 800b518:	2300      	movs	r3, #0
 800b51a:	4604      	mov	r4, r0
 800b51c:	4608      	mov	r0, r1
 800b51e:	4611      	mov	r1, r2
 800b520:	602b      	str	r3, [r5, #0]
 800b522:	f7f8 fd8a 	bl	800403a <_fstat>
 800b526:	1c43      	adds	r3, r0, #1
 800b528:	d102      	bne.n	800b530 <_fstat_r+0x1c>
 800b52a:	682b      	ldr	r3, [r5, #0]
 800b52c:	b103      	cbz	r3, 800b530 <_fstat_r+0x1c>
 800b52e:	6023      	str	r3, [r4, #0]
 800b530:	bd38      	pop	{r3, r4, r5, pc}
 800b532:	bf00      	nop
 800b534:	20000568 	.word	0x20000568

0800b538 <_isatty_r>:
 800b538:	b538      	push	{r3, r4, r5, lr}
 800b53a:	4d06      	ldr	r5, [pc, #24]	; (800b554 <_isatty_r+0x1c>)
 800b53c:	2300      	movs	r3, #0
 800b53e:	4604      	mov	r4, r0
 800b540:	4608      	mov	r0, r1
 800b542:	602b      	str	r3, [r5, #0]
 800b544:	f7f8 fd89 	bl	800405a <_isatty>
 800b548:	1c43      	adds	r3, r0, #1
 800b54a:	d102      	bne.n	800b552 <_isatty_r+0x1a>
 800b54c:	682b      	ldr	r3, [r5, #0]
 800b54e:	b103      	cbz	r3, 800b552 <_isatty_r+0x1a>
 800b550:	6023      	str	r3, [r4, #0]
 800b552:	bd38      	pop	{r3, r4, r5, pc}
 800b554:	20000568 	.word	0x20000568

0800b558 <_lseek_r>:
 800b558:	b538      	push	{r3, r4, r5, lr}
 800b55a:	4d07      	ldr	r5, [pc, #28]	; (800b578 <_lseek_r+0x20>)
 800b55c:	4604      	mov	r4, r0
 800b55e:	4608      	mov	r0, r1
 800b560:	4611      	mov	r1, r2
 800b562:	2200      	movs	r2, #0
 800b564:	602a      	str	r2, [r5, #0]
 800b566:	461a      	mov	r2, r3
 800b568:	f7f8 fd82 	bl	8004070 <_lseek>
 800b56c:	1c43      	adds	r3, r0, #1
 800b56e:	d102      	bne.n	800b576 <_lseek_r+0x1e>
 800b570:	682b      	ldr	r3, [r5, #0]
 800b572:	b103      	cbz	r3, 800b576 <_lseek_r+0x1e>
 800b574:	6023      	str	r3, [r4, #0]
 800b576:	bd38      	pop	{r3, r4, r5, pc}
 800b578:	20000568 	.word	0x20000568

0800b57c <_read_r>:
 800b57c:	b538      	push	{r3, r4, r5, lr}
 800b57e:	4d07      	ldr	r5, [pc, #28]	; (800b59c <_read_r+0x20>)
 800b580:	4604      	mov	r4, r0
 800b582:	4608      	mov	r0, r1
 800b584:	4611      	mov	r1, r2
 800b586:	2200      	movs	r2, #0
 800b588:	602a      	str	r2, [r5, #0]
 800b58a:	461a      	mov	r2, r3
 800b58c:	f7f8 fd10 	bl	8003fb0 <_read>
 800b590:	1c43      	adds	r3, r0, #1
 800b592:	d102      	bne.n	800b59a <_read_r+0x1e>
 800b594:	682b      	ldr	r3, [r5, #0]
 800b596:	b103      	cbz	r3, 800b59a <_read_r+0x1e>
 800b598:	6023      	str	r3, [r4, #0]
 800b59a:	bd38      	pop	{r3, r4, r5, pc}
 800b59c:	20000568 	.word	0x20000568

0800b5a0 <pow>:
 800b5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5a2:	ed2d 8b02 	vpush	{d8}
 800b5a6:	eeb0 8a40 	vmov.f32	s16, s0
 800b5aa:	eef0 8a60 	vmov.f32	s17, s1
 800b5ae:	ec55 4b11 	vmov	r4, r5, d1
 800b5b2:	f000 f865 	bl	800b680 <__ieee754_pow>
 800b5b6:	4622      	mov	r2, r4
 800b5b8:	462b      	mov	r3, r5
 800b5ba:	4620      	mov	r0, r4
 800b5bc:	4629      	mov	r1, r5
 800b5be:	ec57 6b10 	vmov	r6, r7, d0
 800b5c2:	f7f5 fabb 	bl	8000b3c <__aeabi_dcmpun>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	d13b      	bne.n	800b642 <pow+0xa2>
 800b5ca:	ec51 0b18 	vmov	r0, r1, d8
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	f7f5 fa81 	bl	8000ad8 <__aeabi_dcmpeq>
 800b5d6:	b1b8      	cbz	r0, 800b608 <pow+0x68>
 800b5d8:	2200      	movs	r2, #0
 800b5da:	2300      	movs	r3, #0
 800b5dc:	4620      	mov	r0, r4
 800b5de:	4629      	mov	r1, r5
 800b5e0:	f7f5 fa7a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	d146      	bne.n	800b676 <pow+0xd6>
 800b5e8:	ec45 4b10 	vmov	d0, r4, r5
 800b5ec:	f000 fe61 	bl	800c2b2 <finite>
 800b5f0:	b338      	cbz	r0, 800b642 <pow+0xa2>
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	4629      	mov	r1, r5
 800b5fa:	f7f5 fa77 	bl	8000aec <__aeabi_dcmplt>
 800b5fe:	b300      	cbz	r0, 800b642 <pow+0xa2>
 800b600:	f7fd f8a6 	bl	8008750 <__errno>
 800b604:	2322      	movs	r3, #34	; 0x22
 800b606:	e01b      	b.n	800b640 <pow+0xa0>
 800b608:	ec47 6b10 	vmov	d0, r6, r7
 800b60c:	f000 fe51 	bl	800c2b2 <finite>
 800b610:	b9e0      	cbnz	r0, 800b64c <pow+0xac>
 800b612:	eeb0 0a48 	vmov.f32	s0, s16
 800b616:	eef0 0a68 	vmov.f32	s1, s17
 800b61a:	f000 fe4a 	bl	800c2b2 <finite>
 800b61e:	b1a8      	cbz	r0, 800b64c <pow+0xac>
 800b620:	ec45 4b10 	vmov	d0, r4, r5
 800b624:	f000 fe45 	bl	800c2b2 <finite>
 800b628:	b180      	cbz	r0, 800b64c <pow+0xac>
 800b62a:	4632      	mov	r2, r6
 800b62c:	463b      	mov	r3, r7
 800b62e:	4630      	mov	r0, r6
 800b630:	4639      	mov	r1, r7
 800b632:	f7f5 fa83 	bl	8000b3c <__aeabi_dcmpun>
 800b636:	2800      	cmp	r0, #0
 800b638:	d0e2      	beq.n	800b600 <pow+0x60>
 800b63a:	f7fd f889 	bl	8008750 <__errno>
 800b63e:	2321      	movs	r3, #33	; 0x21
 800b640:	6003      	str	r3, [r0, #0]
 800b642:	ecbd 8b02 	vpop	{d8}
 800b646:	ec47 6b10 	vmov	d0, r6, r7
 800b64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b64c:	2200      	movs	r2, #0
 800b64e:	2300      	movs	r3, #0
 800b650:	4630      	mov	r0, r6
 800b652:	4639      	mov	r1, r7
 800b654:	f7f5 fa40 	bl	8000ad8 <__aeabi_dcmpeq>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d0f2      	beq.n	800b642 <pow+0xa2>
 800b65c:	eeb0 0a48 	vmov.f32	s0, s16
 800b660:	eef0 0a68 	vmov.f32	s1, s17
 800b664:	f000 fe25 	bl	800c2b2 <finite>
 800b668:	2800      	cmp	r0, #0
 800b66a:	d0ea      	beq.n	800b642 <pow+0xa2>
 800b66c:	ec45 4b10 	vmov	d0, r4, r5
 800b670:	f000 fe1f 	bl	800c2b2 <finite>
 800b674:	e7c3      	b.n	800b5fe <pow+0x5e>
 800b676:	4f01      	ldr	r7, [pc, #4]	; (800b67c <pow+0xdc>)
 800b678:	2600      	movs	r6, #0
 800b67a:	e7e2      	b.n	800b642 <pow+0xa2>
 800b67c:	3ff00000 	.word	0x3ff00000

0800b680 <__ieee754_pow>:
 800b680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b684:	ed2d 8b06 	vpush	{d8-d10}
 800b688:	b089      	sub	sp, #36	; 0x24
 800b68a:	ed8d 1b00 	vstr	d1, [sp]
 800b68e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b692:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b696:	ea58 0102 	orrs.w	r1, r8, r2
 800b69a:	ec57 6b10 	vmov	r6, r7, d0
 800b69e:	d115      	bne.n	800b6cc <__ieee754_pow+0x4c>
 800b6a0:	19b3      	adds	r3, r6, r6
 800b6a2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b6a6:	4152      	adcs	r2, r2
 800b6a8:	4299      	cmp	r1, r3
 800b6aa:	4b89      	ldr	r3, [pc, #548]	; (800b8d0 <__ieee754_pow+0x250>)
 800b6ac:	4193      	sbcs	r3, r2
 800b6ae:	f080 84d2 	bcs.w	800c056 <__ieee754_pow+0x9d6>
 800b6b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	4639      	mov	r1, r7
 800b6ba:	f7f4 fdef 	bl	800029c <__adddf3>
 800b6be:	ec41 0b10 	vmov	d0, r0, r1
 800b6c2:	b009      	add	sp, #36	; 0x24
 800b6c4:	ecbd 8b06 	vpop	{d8-d10}
 800b6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6cc:	4b81      	ldr	r3, [pc, #516]	; (800b8d4 <__ieee754_pow+0x254>)
 800b6ce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b6d2:	429c      	cmp	r4, r3
 800b6d4:	ee10 aa10 	vmov	sl, s0
 800b6d8:	463d      	mov	r5, r7
 800b6da:	dc06      	bgt.n	800b6ea <__ieee754_pow+0x6a>
 800b6dc:	d101      	bne.n	800b6e2 <__ieee754_pow+0x62>
 800b6de:	2e00      	cmp	r6, #0
 800b6e0:	d1e7      	bne.n	800b6b2 <__ieee754_pow+0x32>
 800b6e2:	4598      	cmp	r8, r3
 800b6e4:	dc01      	bgt.n	800b6ea <__ieee754_pow+0x6a>
 800b6e6:	d10f      	bne.n	800b708 <__ieee754_pow+0x88>
 800b6e8:	b172      	cbz	r2, 800b708 <__ieee754_pow+0x88>
 800b6ea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b6ee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b6f2:	ea55 050a 	orrs.w	r5, r5, sl
 800b6f6:	d1dc      	bne.n	800b6b2 <__ieee754_pow+0x32>
 800b6f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b6fc:	18db      	adds	r3, r3, r3
 800b6fe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b702:	4152      	adcs	r2, r2
 800b704:	429d      	cmp	r5, r3
 800b706:	e7d0      	b.n	800b6aa <__ieee754_pow+0x2a>
 800b708:	2d00      	cmp	r5, #0
 800b70a:	da3b      	bge.n	800b784 <__ieee754_pow+0x104>
 800b70c:	4b72      	ldr	r3, [pc, #456]	; (800b8d8 <__ieee754_pow+0x258>)
 800b70e:	4598      	cmp	r8, r3
 800b710:	dc51      	bgt.n	800b7b6 <__ieee754_pow+0x136>
 800b712:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b716:	4598      	cmp	r8, r3
 800b718:	f340 84ac 	ble.w	800c074 <__ieee754_pow+0x9f4>
 800b71c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b720:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b724:	2b14      	cmp	r3, #20
 800b726:	dd0f      	ble.n	800b748 <__ieee754_pow+0xc8>
 800b728:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b72c:	fa22 f103 	lsr.w	r1, r2, r3
 800b730:	fa01 f303 	lsl.w	r3, r1, r3
 800b734:	4293      	cmp	r3, r2
 800b736:	f040 849d 	bne.w	800c074 <__ieee754_pow+0x9f4>
 800b73a:	f001 0101 	and.w	r1, r1, #1
 800b73e:	f1c1 0302 	rsb	r3, r1, #2
 800b742:	9304      	str	r3, [sp, #16]
 800b744:	b182      	cbz	r2, 800b768 <__ieee754_pow+0xe8>
 800b746:	e05f      	b.n	800b808 <__ieee754_pow+0x188>
 800b748:	2a00      	cmp	r2, #0
 800b74a:	d15b      	bne.n	800b804 <__ieee754_pow+0x184>
 800b74c:	f1c3 0314 	rsb	r3, r3, #20
 800b750:	fa48 f103 	asr.w	r1, r8, r3
 800b754:	fa01 f303 	lsl.w	r3, r1, r3
 800b758:	4543      	cmp	r3, r8
 800b75a:	f040 8488 	bne.w	800c06e <__ieee754_pow+0x9ee>
 800b75e:	f001 0101 	and.w	r1, r1, #1
 800b762:	f1c1 0302 	rsb	r3, r1, #2
 800b766:	9304      	str	r3, [sp, #16]
 800b768:	4b5c      	ldr	r3, [pc, #368]	; (800b8dc <__ieee754_pow+0x25c>)
 800b76a:	4598      	cmp	r8, r3
 800b76c:	d132      	bne.n	800b7d4 <__ieee754_pow+0x154>
 800b76e:	f1b9 0f00 	cmp.w	r9, #0
 800b772:	f280 8478 	bge.w	800c066 <__ieee754_pow+0x9e6>
 800b776:	4959      	ldr	r1, [pc, #356]	; (800b8dc <__ieee754_pow+0x25c>)
 800b778:	4632      	mov	r2, r6
 800b77a:	463b      	mov	r3, r7
 800b77c:	2000      	movs	r0, #0
 800b77e:	f7f5 f86d 	bl	800085c <__aeabi_ddiv>
 800b782:	e79c      	b.n	800b6be <__ieee754_pow+0x3e>
 800b784:	2300      	movs	r3, #0
 800b786:	9304      	str	r3, [sp, #16]
 800b788:	2a00      	cmp	r2, #0
 800b78a:	d13d      	bne.n	800b808 <__ieee754_pow+0x188>
 800b78c:	4b51      	ldr	r3, [pc, #324]	; (800b8d4 <__ieee754_pow+0x254>)
 800b78e:	4598      	cmp	r8, r3
 800b790:	d1ea      	bne.n	800b768 <__ieee754_pow+0xe8>
 800b792:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b796:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b79a:	ea53 030a 	orrs.w	r3, r3, sl
 800b79e:	f000 845a 	beq.w	800c056 <__ieee754_pow+0x9d6>
 800b7a2:	4b4f      	ldr	r3, [pc, #316]	; (800b8e0 <__ieee754_pow+0x260>)
 800b7a4:	429c      	cmp	r4, r3
 800b7a6:	dd08      	ble.n	800b7ba <__ieee754_pow+0x13a>
 800b7a8:	f1b9 0f00 	cmp.w	r9, #0
 800b7ac:	f2c0 8457 	blt.w	800c05e <__ieee754_pow+0x9de>
 800b7b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b7b4:	e783      	b.n	800b6be <__ieee754_pow+0x3e>
 800b7b6:	2302      	movs	r3, #2
 800b7b8:	e7e5      	b.n	800b786 <__ieee754_pow+0x106>
 800b7ba:	f1b9 0f00 	cmp.w	r9, #0
 800b7be:	f04f 0000 	mov.w	r0, #0
 800b7c2:	f04f 0100 	mov.w	r1, #0
 800b7c6:	f6bf af7a 	bge.w	800b6be <__ieee754_pow+0x3e>
 800b7ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b7ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b7d2:	e774      	b.n	800b6be <__ieee754_pow+0x3e>
 800b7d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b7d8:	d106      	bne.n	800b7e8 <__ieee754_pow+0x168>
 800b7da:	4632      	mov	r2, r6
 800b7dc:	463b      	mov	r3, r7
 800b7de:	4630      	mov	r0, r6
 800b7e0:	4639      	mov	r1, r7
 800b7e2:	f7f4 ff11 	bl	8000608 <__aeabi_dmul>
 800b7e6:	e76a      	b.n	800b6be <__ieee754_pow+0x3e>
 800b7e8:	4b3e      	ldr	r3, [pc, #248]	; (800b8e4 <__ieee754_pow+0x264>)
 800b7ea:	4599      	cmp	r9, r3
 800b7ec:	d10c      	bne.n	800b808 <__ieee754_pow+0x188>
 800b7ee:	2d00      	cmp	r5, #0
 800b7f0:	db0a      	blt.n	800b808 <__ieee754_pow+0x188>
 800b7f2:	ec47 6b10 	vmov	d0, r6, r7
 800b7f6:	b009      	add	sp, #36	; 0x24
 800b7f8:	ecbd 8b06 	vpop	{d8-d10}
 800b7fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b800:	f000 bc6c 	b.w	800c0dc <__ieee754_sqrt>
 800b804:	2300      	movs	r3, #0
 800b806:	9304      	str	r3, [sp, #16]
 800b808:	ec47 6b10 	vmov	d0, r6, r7
 800b80c:	f000 fd48 	bl	800c2a0 <fabs>
 800b810:	ec51 0b10 	vmov	r0, r1, d0
 800b814:	f1ba 0f00 	cmp.w	sl, #0
 800b818:	d129      	bne.n	800b86e <__ieee754_pow+0x1ee>
 800b81a:	b124      	cbz	r4, 800b826 <__ieee754_pow+0x1a6>
 800b81c:	4b2f      	ldr	r3, [pc, #188]	; (800b8dc <__ieee754_pow+0x25c>)
 800b81e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b822:	429a      	cmp	r2, r3
 800b824:	d123      	bne.n	800b86e <__ieee754_pow+0x1ee>
 800b826:	f1b9 0f00 	cmp.w	r9, #0
 800b82a:	da05      	bge.n	800b838 <__ieee754_pow+0x1b8>
 800b82c:	4602      	mov	r2, r0
 800b82e:	460b      	mov	r3, r1
 800b830:	2000      	movs	r0, #0
 800b832:	492a      	ldr	r1, [pc, #168]	; (800b8dc <__ieee754_pow+0x25c>)
 800b834:	f7f5 f812 	bl	800085c <__aeabi_ddiv>
 800b838:	2d00      	cmp	r5, #0
 800b83a:	f6bf af40 	bge.w	800b6be <__ieee754_pow+0x3e>
 800b83e:	9b04      	ldr	r3, [sp, #16]
 800b840:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b844:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b848:	4323      	orrs	r3, r4
 800b84a:	d108      	bne.n	800b85e <__ieee754_pow+0x1de>
 800b84c:	4602      	mov	r2, r0
 800b84e:	460b      	mov	r3, r1
 800b850:	4610      	mov	r0, r2
 800b852:	4619      	mov	r1, r3
 800b854:	f7f4 fd20 	bl	8000298 <__aeabi_dsub>
 800b858:	4602      	mov	r2, r0
 800b85a:	460b      	mov	r3, r1
 800b85c:	e78f      	b.n	800b77e <__ieee754_pow+0xfe>
 800b85e:	9b04      	ldr	r3, [sp, #16]
 800b860:	2b01      	cmp	r3, #1
 800b862:	f47f af2c 	bne.w	800b6be <__ieee754_pow+0x3e>
 800b866:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b86a:	4619      	mov	r1, r3
 800b86c:	e727      	b.n	800b6be <__ieee754_pow+0x3e>
 800b86e:	0feb      	lsrs	r3, r5, #31
 800b870:	3b01      	subs	r3, #1
 800b872:	9306      	str	r3, [sp, #24]
 800b874:	9a06      	ldr	r2, [sp, #24]
 800b876:	9b04      	ldr	r3, [sp, #16]
 800b878:	4313      	orrs	r3, r2
 800b87a:	d102      	bne.n	800b882 <__ieee754_pow+0x202>
 800b87c:	4632      	mov	r2, r6
 800b87e:	463b      	mov	r3, r7
 800b880:	e7e6      	b.n	800b850 <__ieee754_pow+0x1d0>
 800b882:	4b19      	ldr	r3, [pc, #100]	; (800b8e8 <__ieee754_pow+0x268>)
 800b884:	4598      	cmp	r8, r3
 800b886:	f340 80fb 	ble.w	800ba80 <__ieee754_pow+0x400>
 800b88a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b88e:	4598      	cmp	r8, r3
 800b890:	4b13      	ldr	r3, [pc, #76]	; (800b8e0 <__ieee754_pow+0x260>)
 800b892:	dd0c      	ble.n	800b8ae <__ieee754_pow+0x22e>
 800b894:	429c      	cmp	r4, r3
 800b896:	dc0f      	bgt.n	800b8b8 <__ieee754_pow+0x238>
 800b898:	f1b9 0f00 	cmp.w	r9, #0
 800b89c:	da0f      	bge.n	800b8be <__ieee754_pow+0x23e>
 800b89e:	2000      	movs	r0, #0
 800b8a0:	b009      	add	sp, #36	; 0x24
 800b8a2:	ecbd 8b06 	vpop	{d8-d10}
 800b8a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8aa:	f000 bcf0 	b.w	800c28e <__math_oflow>
 800b8ae:	429c      	cmp	r4, r3
 800b8b0:	dbf2      	blt.n	800b898 <__ieee754_pow+0x218>
 800b8b2:	4b0a      	ldr	r3, [pc, #40]	; (800b8dc <__ieee754_pow+0x25c>)
 800b8b4:	429c      	cmp	r4, r3
 800b8b6:	dd19      	ble.n	800b8ec <__ieee754_pow+0x26c>
 800b8b8:	f1b9 0f00 	cmp.w	r9, #0
 800b8bc:	dcef      	bgt.n	800b89e <__ieee754_pow+0x21e>
 800b8be:	2000      	movs	r0, #0
 800b8c0:	b009      	add	sp, #36	; 0x24
 800b8c2:	ecbd 8b06 	vpop	{d8-d10}
 800b8c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8ca:	f000 bcd7 	b.w	800c27c <__math_uflow>
 800b8ce:	bf00      	nop
 800b8d0:	fff00000 	.word	0xfff00000
 800b8d4:	7ff00000 	.word	0x7ff00000
 800b8d8:	433fffff 	.word	0x433fffff
 800b8dc:	3ff00000 	.word	0x3ff00000
 800b8e0:	3fefffff 	.word	0x3fefffff
 800b8e4:	3fe00000 	.word	0x3fe00000
 800b8e8:	41e00000 	.word	0x41e00000
 800b8ec:	4b60      	ldr	r3, [pc, #384]	; (800ba70 <__ieee754_pow+0x3f0>)
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	f7f4 fcd2 	bl	8000298 <__aeabi_dsub>
 800b8f4:	a354      	add	r3, pc, #336	; (adr r3, 800ba48 <__ieee754_pow+0x3c8>)
 800b8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8fa:	4604      	mov	r4, r0
 800b8fc:	460d      	mov	r5, r1
 800b8fe:	f7f4 fe83 	bl	8000608 <__aeabi_dmul>
 800b902:	a353      	add	r3, pc, #332	; (adr r3, 800ba50 <__ieee754_pow+0x3d0>)
 800b904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b908:	4606      	mov	r6, r0
 800b90a:	460f      	mov	r7, r1
 800b90c:	4620      	mov	r0, r4
 800b90e:	4629      	mov	r1, r5
 800b910:	f7f4 fe7a 	bl	8000608 <__aeabi_dmul>
 800b914:	4b57      	ldr	r3, [pc, #348]	; (800ba74 <__ieee754_pow+0x3f4>)
 800b916:	4682      	mov	sl, r0
 800b918:	468b      	mov	fp, r1
 800b91a:	2200      	movs	r2, #0
 800b91c:	4620      	mov	r0, r4
 800b91e:	4629      	mov	r1, r5
 800b920:	f7f4 fe72 	bl	8000608 <__aeabi_dmul>
 800b924:	4602      	mov	r2, r0
 800b926:	460b      	mov	r3, r1
 800b928:	a14b      	add	r1, pc, #300	; (adr r1, 800ba58 <__ieee754_pow+0x3d8>)
 800b92a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b92e:	f7f4 fcb3 	bl	8000298 <__aeabi_dsub>
 800b932:	4622      	mov	r2, r4
 800b934:	462b      	mov	r3, r5
 800b936:	f7f4 fe67 	bl	8000608 <__aeabi_dmul>
 800b93a:	4602      	mov	r2, r0
 800b93c:	460b      	mov	r3, r1
 800b93e:	2000      	movs	r0, #0
 800b940:	494d      	ldr	r1, [pc, #308]	; (800ba78 <__ieee754_pow+0x3f8>)
 800b942:	f7f4 fca9 	bl	8000298 <__aeabi_dsub>
 800b946:	4622      	mov	r2, r4
 800b948:	4680      	mov	r8, r0
 800b94a:	4689      	mov	r9, r1
 800b94c:	462b      	mov	r3, r5
 800b94e:	4620      	mov	r0, r4
 800b950:	4629      	mov	r1, r5
 800b952:	f7f4 fe59 	bl	8000608 <__aeabi_dmul>
 800b956:	4602      	mov	r2, r0
 800b958:	460b      	mov	r3, r1
 800b95a:	4640      	mov	r0, r8
 800b95c:	4649      	mov	r1, r9
 800b95e:	f7f4 fe53 	bl	8000608 <__aeabi_dmul>
 800b962:	a33f      	add	r3, pc, #252	; (adr r3, 800ba60 <__ieee754_pow+0x3e0>)
 800b964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b968:	f7f4 fe4e 	bl	8000608 <__aeabi_dmul>
 800b96c:	4602      	mov	r2, r0
 800b96e:	460b      	mov	r3, r1
 800b970:	4650      	mov	r0, sl
 800b972:	4659      	mov	r1, fp
 800b974:	f7f4 fc90 	bl	8000298 <__aeabi_dsub>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	4680      	mov	r8, r0
 800b97e:	4689      	mov	r9, r1
 800b980:	4630      	mov	r0, r6
 800b982:	4639      	mov	r1, r7
 800b984:	f7f4 fc8a 	bl	800029c <__adddf3>
 800b988:	2000      	movs	r0, #0
 800b98a:	4632      	mov	r2, r6
 800b98c:	463b      	mov	r3, r7
 800b98e:	4604      	mov	r4, r0
 800b990:	460d      	mov	r5, r1
 800b992:	f7f4 fc81 	bl	8000298 <__aeabi_dsub>
 800b996:	4602      	mov	r2, r0
 800b998:	460b      	mov	r3, r1
 800b99a:	4640      	mov	r0, r8
 800b99c:	4649      	mov	r1, r9
 800b99e:	f7f4 fc7b 	bl	8000298 <__aeabi_dsub>
 800b9a2:	9b04      	ldr	r3, [sp, #16]
 800b9a4:	9a06      	ldr	r2, [sp, #24]
 800b9a6:	3b01      	subs	r3, #1
 800b9a8:	4313      	orrs	r3, r2
 800b9aa:	4682      	mov	sl, r0
 800b9ac:	468b      	mov	fp, r1
 800b9ae:	f040 81e7 	bne.w	800bd80 <__ieee754_pow+0x700>
 800b9b2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800ba68 <__ieee754_pow+0x3e8>
 800b9b6:	eeb0 8a47 	vmov.f32	s16, s14
 800b9ba:	eef0 8a67 	vmov.f32	s17, s15
 800b9be:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b9c2:	2600      	movs	r6, #0
 800b9c4:	4632      	mov	r2, r6
 800b9c6:	463b      	mov	r3, r7
 800b9c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9cc:	f7f4 fc64 	bl	8000298 <__aeabi_dsub>
 800b9d0:	4622      	mov	r2, r4
 800b9d2:	462b      	mov	r3, r5
 800b9d4:	f7f4 fe18 	bl	8000608 <__aeabi_dmul>
 800b9d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9dc:	4680      	mov	r8, r0
 800b9de:	4689      	mov	r9, r1
 800b9e0:	4650      	mov	r0, sl
 800b9e2:	4659      	mov	r1, fp
 800b9e4:	f7f4 fe10 	bl	8000608 <__aeabi_dmul>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	460b      	mov	r3, r1
 800b9ec:	4640      	mov	r0, r8
 800b9ee:	4649      	mov	r1, r9
 800b9f0:	f7f4 fc54 	bl	800029c <__adddf3>
 800b9f4:	4632      	mov	r2, r6
 800b9f6:	463b      	mov	r3, r7
 800b9f8:	4680      	mov	r8, r0
 800b9fa:	4689      	mov	r9, r1
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	4629      	mov	r1, r5
 800ba00:	f7f4 fe02 	bl	8000608 <__aeabi_dmul>
 800ba04:	460b      	mov	r3, r1
 800ba06:	4604      	mov	r4, r0
 800ba08:	460d      	mov	r5, r1
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	4649      	mov	r1, r9
 800ba0e:	4640      	mov	r0, r8
 800ba10:	f7f4 fc44 	bl	800029c <__adddf3>
 800ba14:	4b19      	ldr	r3, [pc, #100]	; (800ba7c <__ieee754_pow+0x3fc>)
 800ba16:	4299      	cmp	r1, r3
 800ba18:	ec45 4b19 	vmov	d9, r4, r5
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	460f      	mov	r7, r1
 800ba20:	468b      	mov	fp, r1
 800ba22:	f340 82f1 	ble.w	800c008 <__ieee754_pow+0x988>
 800ba26:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800ba2a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800ba2e:	4303      	orrs	r3, r0
 800ba30:	f000 81e4 	beq.w	800bdfc <__ieee754_pow+0x77c>
 800ba34:	ec51 0b18 	vmov	r0, r1, d8
 800ba38:	2200      	movs	r2, #0
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	f7f5 f856 	bl	8000aec <__aeabi_dcmplt>
 800ba40:	3800      	subs	r0, #0
 800ba42:	bf18      	it	ne
 800ba44:	2001      	movne	r0, #1
 800ba46:	e72b      	b.n	800b8a0 <__ieee754_pow+0x220>
 800ba48:	60000000 	.word	0x60000000
 800ba4c:	3ff71547 	.word	0x3ff71547
 800ba50:	f85ddf44 	.word	0xf85ddf44
 800ba54:	3e54ae0b 	.word	0x3e54ae0b
 800ba58:	55555555 	.word	0x55555555
 800ba5c:	3fd55555 	.word	0x3fd55555
 800ba60:	652b82fe 	.word	0x652b82fe
 800ba64:	3ff71547 	.word	0x3ff71547
 800ba68:	00000000 	.word	0x00000000
 800ba6c:	bff00000 	.word	0xbff00000
 800ba70:	3ff00000 	.word	0x3ff00000
 800ba74:	3fd00000 	.word	0x3fd00000
 800ba78:	3fe00000 	.word	0x3fe00000
 800ba7c:	408fffff 	.word	0x408fffff
 800ba80:	4bd5      	ldr	r3, [pc, #852]	; (800bdd8 <__ieee754_pow+0x758>)
 800ba82:	402b      	ands	r3, r5
 800ba84:	2200      	movs	r2, #0
 800ba86:	b92b      	cbnz	r3, 800ba94 <__ieee754_pow+0x414>
 800ba88:	4bd4      	ldr	r3, [pc, #848]	; (800bddc <__ieee754_pow+0x75c>)
 800ba8a:	f7f4 fdbd 	bl	8000608 <__aeabi_dmul>
 800ba8e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ba92:	460c      	mov	r4, r1
 800ba94:	1523      	asrs	r3, r4, #20
 800ba96:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ba9a:	4413      	add	r3, r2
 800ba9c:	9305      	str	r3, [sp, #20]
 800ba9e:	4bd0      	ldr	r3, [pc, #832]	; (800bde0 <__ieee754_pow+0x760>)
 800baa0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800baa4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800baa8:	429c      	cmp	r4, r3
 800baaa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800baae:	dd08      	ble.n	800bac2 <__ieee754_pow+0x442>
 800bab0:	4bcc      	ldr	r3, [pc, #816]	; (800bde4 <__ieee754_pow+0x764>)
 800bab2:	429c      	cmp	r4, r3
 800bab4:	f340 8162 	ble.w	800bd7c <__ieee754_pow+0x6fc>
 800bab8:	9b05      	ldr	r3, [sp, #20]
 800baba:	3301      	adds	r3, #1
 800babc:	9305      	str	r3, [sp, #20]
 800babe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800bac2:	2400      	movs	r4, #0
 800bac4:	00e3      	lsls	r3, r4, #3
 800bac6:	9307      	str	r3, [sp, #28]
 800bac8:	4bc7      	ldr	r3, [pc, #796]	; (800bde8 <__ieee754_pow+0x768>)
 800baca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bace:	ed93 7b00 	vldr	d7, [r3]
 800bad2:	4629      	mov	r1, r5
 800bad4:	ec53 2b17 	vmov	r2, r3, d7
 800bad8:	eeb0 9a47 	vmov.f32	s18, s14
 800badc:	eef0 9a67 	vmov.f32	s19, s15
 800bae0:	4682      	mov	sl, r0
 800bae2:	f7f4 fbd9 	bl	8000298 <__aeabi_dsub>
 800bae6:	4652      	mov	r2, sl
 800bae8:	4606      	mov	r6, r0
 800baea:	460f      	mov	r7, r1
 800baec:	462b      	mov	r3, r5
 800baee:	ec51 0b19 	vmov	r0, r1, d9
 800baf2:	f7f4 fbd3 	bl	800029c <__adddf3>
 800baf6:	4602      	mov	r2, r0
 800baf8:	460b      	mov	r3, r1
 800bafa:	2000      	movs	r0, #0
 800bafc:	49bb      	ldr	r1, [pc, #748]	; (800bdec <__ieee754_pow+0x76c>)
 800bafe:	f7f4 fead 	bl	800085c <__aeabi_ddiv>
 800bb02:	ec41 0b1a 	vmov	d10, r0, r1
 800bb06:	4602      	mov	r2, r0
 800bb08:	460b      	mov	r3, r1
 800bb0a:	4630      	mov	r0, r6
 800bb0c:	4639      	mov	r1, r7
 800bb0e:	f7f4 fd7b 	bl	8000608 <__aeabi_dmul>
 800bb12:	2300      	movs	r3, #0
 800bb14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb18:	9302      	str	r3, [sp, #8]
 800bb1a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bb1e:	46ab      	mov	fp, r5
 800bb20:	106d      	asrs	r5, r5, #1
 800bb22:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800bb26:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800bb2a:	ec41 0b18 	vmov	d8, r0, r1
 800bb2e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800bb32:	2200      	movs	r2, #0
 800bb34:	4640      	mov	r0, r8
 800bb36:	4649      	mov	r1, r9
 800bb38:	4614      	mov	r4, r2
 800bb3a:	461d      	mov	r5, r3
 800bb3c:	f7f4 fd64 	bl	8000608 <__aeabi_dmul>
 800bb40:	4602      	mov	r2, r0
 800bb42:	460b      	mov	r3, r1
 800bb44:	4630      	mov	r0, r6
 800bb46:	4639      	mov	r1, r7
 800bb48:	f7f4 fba6 	bl	8000298 <__aeabi_dsub>
 800bb4c:	ec53 2b19 	vmov	r2, r3, d9
 800bb50:	4606      	mov	r6, r0
 800bb52:	460f      	mov	r7, r1
 800bb54:	4620      	mov	r0, r4
 800bb56:	4629      	mov	r1, r5
 800bb58:	f7f4 fb9e 	bl	8000298 <__aeabi_dsub>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	460b      	mov	r3, r1
 800bb60:	4650      	mov	r0, sl
 800bb62:	4659      	mov	r1, fp
 800bb64:	f7f4 fb98 	bl	8000298 <__aeabi_dsub>
 800bb68:	4642      	mov	r2, r8
 800bb6a:	464b      	mov	r3, r9
 800bb6c:	f7f4 fd4c 	bl	8000608 <__aeabi_dmul>
 800bb70:	4602      	mov	r2, r0
 800bb72:	460b      	mov	r3, r1
 800bb74:	4630      	mov	r0, r6
 800bb76:	4639      	mov	r1, r7
 800bb78:	f7f4 fb8e 	bl	8000298 <__aeabi_dsub>
 800bb7c:	ec53 2b1a 	vmov	r2, r3, d10
 800bb80:	f7f4 fd42 	bl	8000608 <__aeabi_dmul>
 800bb84:	ec53 2b18 	vmov	r2, r3, d8
 800bb88:	ec41 0b19 	vmov	d9, r0, r1
 800bb8c:	ec51 0b18 	vmov	r0, r1, d8
 800bb90:	f7f4 fd3a 	bl	8000608 <__aeabi_dmul>
 800bb94:	a37c      	add	r3, pc, #496	; (adr r3, 800bd88 <__ieee754_pow+0x708>)
 800bb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9a:	4604      	mov	r4, r0
 800bb9c:	460d      	mov	r5, r1
 800bb9e:	f7f4 fd33 	bl	8000608 <__aeabi_dmul>
 800bba2:	a37b      	add	r3, pc, #492	; (adr r3, 800bd90 <__ieee754_pow+0x710>)
 800bba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba8:	f7f4 fb78 	bl	800029c <__adddf3>
 800bbac:	4622      	mov	r2, r4
 800bbae:	462b      	mov	r3, r5
 800bbb0:	f7f4 fd2a 	bl	8000608 <__aeabi_dmul>
 800bbb4:	a378      	add	r3, pc, #480	; (adr r3, 800bd98 <__ieee754_pow+0x718>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	f7f4 fb6f 	bl	800029c <__adddf3>
 800bbbe:	4622      	mov	r2, r4
 800bbc0:	462b      	mov	r3, r5
 800bbc2:	f7f4 fd21 	bl	8000608 <__aeabi_dmul>
 800bbc6:	a376      	add	r3, pc, #472	; (adr r3, 800bda0 <__ieee754_pow+0x720>)
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	f7f4 fb66 	bl	800029c <__adddf3>
 800bbd0:	4622      	mov	r2, r4
 800bbd2:	462b      	mov	r3, r5
 800bbd4:	f7f4 fd18 	bl	8000608 <__aeabi_dmul>
 800bbd8:	a373      	add	r3, pc, #460	; (adr r3, 800bda8 <__ieee754_pow+0x728>)
 800bbda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbde:	f7f4 fb5d 	bl	800029c <__adddf3>
 800bbe2:	4622      	mov	r2, r4
 800bbe4:	462b      	mov	r3, r5
 800bbe6:	f7f4 fd0f 	bl	8000608 <__aeabi_dmul>
 800bbea:	a371      	add	r3, pc, #452	; (adr r3, 800bdb0 <__ieee754_pow+0x730>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	f7f4 fb54 	bl	800029c <__adddf3>
 800bbf4:	4622      	mov	r2, r4
 800bbf6:	4606      	mov	r6, r0
 800bbf8:	460f      	mov	r7, r1
 800bbfa:	462b      	mov	r3, r5
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	4629      	mov	r1, r5
 800bc00:	f7f4 fd02 	bl	8000608 <__aeabi_dmul>
 800bc04:	4602      	mov	r2, r0
 800bc06:	460b      	mov	r3, r1
 800bc08:	4630      	mov	r0, r6
 800bc0a:	4639      	mov	r1, r7
 800bc0c:	f7f4 fcfc 	bl	8000608 <__aeabi_dmul>
 800bc10:	4642      	mov	r2, r8
 800bc12:	4604      	mov	r4, r0
 800bc14:	460d      	mov	r5, r1
 800bc16:	464b      	mov	r3, r9
 800bc18:	ec51 0b18 	vmov	r0, r1, d8
 800bc1c:	f7f4 fb3e 	bl	800029c <__adddf3>
 800bc20:	ec53 2b19 	vmov	r2, r3, d9
 800bc24:	f7f4 fcf0 	bl	8000608 <__aeabi_dmul>
 800bc28:	4622      	mov	r2, r4
 800bc2a:	462b      	mov	r3, r5
 800bc2c:	f7f4 fb36 	bl	800029c <__adddf3>
 800bc30:	4642      	mov	r2, r8
 800bc32:	4682      	mov	sl, r0
 800bc34:	468b      	mov	fp, r1
 800bc36:	464b      	mov	r3, r9
 800bc38:	4640      	mov	r0, r8
 800bc3a:	4649      	mov	r1, r9
 800bc3c:	f7f4 fce4 	bl	8000608 <__aeabi_dmul>
 800bc40:	4b6b      	ldr	r3, [pc, #428]	; (800bdf0 <__ieee754_pow+0x770>)
 800bc42:	2200      	movs	r2, #0
 800bc44:	4606      	mov	r6, r0
 800bc46:	460f      	mov	r7, r1
 800bc48:	f7f4 fb28 	bl	800029c <__adddf3>
 800bc4c:	4652      	mov	r2, sl
 800bc4e:	465b      	mov	r3, fp
 800bc50:	f7f4 fb24 	bl	800029c <__adddf3>
 800bc54:	2000      	movs	r0, #0
 800bc56:	4604      	mov	r4, r0
 800bc58:	460d      	mov	r5, r1
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	460b      	mov	r3, r1
 800bc5e:	4640      	mov	r0, r8
 800bc60:	4649      	mov	r1, r9
 800bc62:	f7f4 fcd1 	bl	8000608 <__aeabi_dmul>
 800bc66:	4b62      	ldr	r3, [pc, #392]	; (800bdf0 <__ieee754_pow+0x770>)
 800bc68:	4680      	mov	r8, r0
 800bc6a:	4689      	mov	r9, r1
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	4620      	mov	r0, r4
 800bc70:	4629      	mov	r1, r5
 800bc72:	f7f4 fb11 	bl	8000298 <__aeabi_dsub>
 800bc76:	4632      	mov	r2, r6
 800bc78:	463b      	mov	r3, r7
 800bc7a:	f7f4 fb0d 	bl	8000298 <__aeabi_dsub>
 800bc7e:	4602      	mov	r2, r0
 800bc80:	460b      	mov	r3, r1
 800bc82:	4650      	mov	r0, sl
 800bc84:	4659      	mov	r1, fp
 800bc86:	f7f4 fb07 	bl	8000298 <__aeabi_dsub>
 800bc8a:	ec53 2b18 	vmov	r2, r3, d8
 800bc8e:	f7f4 fcbb 	bl	8000608 <__aeabi_dmul>
 800bc92:	4622      	mov	r2, r4
 800bc94:	4606      	mov	r6, r0
 800bc96:	460f      	mov	r7, r1
 800bc98:	462b      	mov	r3, r5
 800bc9a:	ec51 0b19 	vmov	r0, r1, d9
 800bc9e:	f7f4 fcb3 	bl	8000608 <__aeabi_dmul>
 800bca2:	4602      	mov	r2, r0
 800bca4:	460b      	mov	r3, r1
 800bca6:	4630      	mov	r0, r6
 800bca8:	4639      	mov	r1, r7
 800bcaa:	f7f4 faf7 	bl	800029c <__adddf3>
 800bcae:	4606      	mov	r6, r0
 800bcb0:	460f      	mov	r7, r1
 800bcb2:	4602      	mov	r2, r0
 800bcb4:	460b      	mov	r3, r1
 800bcb6:	4640      	mov	r0, r8
 800bcb8:	4649      	mov	r1, r9
 800bcba:	f7f4 faef 	bl	800029c <__adddf3>
 800bcbe:	a33e      	add	r3, pc, #248	; (adr r3, 800bdb8 <__ieee754_pow+0x738>)
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	2000      	movs	r0, #0
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	460d      	mov	r5, r1
 800bcca:	f7f4 fc9d 	bl	8000608 <__aeabi_dmul>
 800bcce:	4642      	mov	r2, r8
 800bcd0:	ec41 0b18 	vmov	d8, r0, r1
 800bcd4:	464b      	mov	r3, r9
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	4629      	mov	r1, r5
 800bcda:	f7f4 fadd 	bl	8000298 <__aeabi_dsub>
 800bcde:	4602      	mov	r2, r0
 800bce0:	460b      	mov	r3, r1
 800bce2:	4630      	mov	r0, r6
 800bce4:	4639      	mov	r1, r7
 800bce6:	f7f4 fad7 	bl	8000298 <__aeabi_dsub>
 800bcea:	a335      	add	r3, pc, #212	; (adr r3, 800bdc0 <__ieee754_pow+0x740>)
 800bcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf0:	f7f4 fc8a 	bl	8000608 <__aeabi_dmul>
 800bcf4:	a334      	add	r3, pc, #208	; (adr r3, 800bdc8 <__ieee754_pow+0x748>)
 800bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcfa:	4606      	mov	r6, r0
 800bcfc:	460f      	mov	r7, r1
 800bcfe:	4620      	mov	r0, r4
 800bd00:	4629      	mov	r1, r5
 800bd02:	f7f4 fc81 	bl	8000608 <__aeabi_dmul>
 800bd06:	4602      	mov	r2, r0
 800bd08:	460b      	mov	r3, r1
 800bd0a:	4630      	mov	r0, r6
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	f7f4 fac5 	bl	800029c <__adddf3>
 800bd12:	9a07      	ldr	r2, [sp, #28]
 800bd14:	4b37      	ldr	r3, [pc, #220]	; (800bdf4 <__ieee754_pow+0x774>)
 800bd16:	4413      	add	r3, r2
 800bd18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1c:	f7f4 fabe 	bl	800029c <__adddf3>
 800bd20:	4682      	mov	sl, r0
 800bd22:	9805      	ldr	r0, [sp, #20]
 800bd24:	468b      	mov	fp, r1
 800bd26:	f7f4 fc05 	bl	8000534 <__aeabi_i2d>
 800bd2a:	9a07      	ldr	r2, [sp, #28]
 800bd2c:	4b32      	ldr	r3, [pc, #200]	; (800bdf8 <__ieee754_pow+0x778>)
 800bd2e:	4413      	add	r3, r2
 800bd30:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bd34:	4606      	mov	r6, r0
 800bd36:	460f      	mov	r7, r1
 800bd38:	4652      	mov	r2, sl
 800bd3a:	465b      	mov	r3, fp
 800bd3c:	ec51 0b18 	vmov	r0, r1, d8
 800bd40:	f7f4 faac 	bl	800029c <__adddf3>
 800bd44:	4642      	mov	r2, r8
 800bd46:	464b      	mov	r3, r9
 800bd48:	f7f4 faa8 	bl	800029c <__adddf3>
 800bd4c:	4632      	mov	r2, r6
 800bd4e:	463b      	mov	r3, r7
 800bd50:	f7f4 faa4 	bl	800029c <__adddf3>
 800bd54:	2000      	movs	r0, #0
 800bd56:	4632      	mov	r2, r6
 800bd58:	463b      	mov	r3, r7
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	460d      	mov	r5, r1
 800bd5e:	f7f4 fa9b 	bl	8000298 <__aeabi_dsub>
 800bd62:	4642      	mov	r2, r8
 800bd64:	464b      	mov	r3, r9
 800bd66:	f7f4 fa97 	bl	8000298 <__aeabi_dsub>
 800bd6a:	ec53 2b18 	vmov	r2, r3, d8
 800bd6e:	f7f4 fa93 	bl	8000298 <__aeabi_dsub>
 800bd72:	4602      	mov	r2, r0
 800bd74:	460b      	mov	r3, r1
 800bd76:	4650      	mov	r0, sl
 800bd78:	4659      	mov	r1, fp
 800bd7a:	e610      	b.n	800b99e <__ieee754_pow+0x31e>
 800bd7c:	2401      	movs	r4, #1
 800bd7e:	e6a1      	b.n	800bac4 <__ieee754_pow+0x444>
 800bd80:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800bdd0 <__ieee754_pow+0x750>
 800bd84:	e617      	b.n	800b9b6 <__ieee754_pow+0x336>
 800bd86:	bf00      	nop
 800bd88:	4a454eef 	.word	0x4a454eef
 800bd8c:	3fca7e28 	.word	0x3fca7e28
 800bd90:	93c9db65 	.word	0x93c9db65
 800bd94:	3fcd864a 	.word	0x3fcd864a
 800bd98:	a91d4101 	.word	0xa91d4101
 800bd9c:	3fd17460 	.word	0x3fd17460
 800bda0:	518f264d 	.word	0x518f264d
 800bda4:	3fd55555 	.word	0x3fd55555
 800bda8:	db6fabff 	.word	0xdb6fabff
 800bdac:	3fdb6db6 	.word	0x3fdb6db6
 800bdb0:	33333303 	.word	0x33333303
 800bdb4:	3fe33333 	.word	0x3fe33333
 800bdb8:	e0000000 	.word	0xe0000000
 800bdbc:	3feec709 	.word	0x3feec709
 800bdc0:	dc3a03fd 	.word	0xdc3a03fd
 800bdc4:	3feec709 	.word	0x3feec709
 800bdc8:	145b01f5 	.word	0x145b01f5
 800bdcc:	be3e2fe0 	.word	0xbe3e2fe0
 800bdd0:	00000000 	.word	0x00000000
 800bdd4:	3ff00000 	.word	0x3ff00000
 800bdd8:	7ff00000 	.word	0x7ff00000
 800bddc:	43400000 	.word	0x43400000
 800bde0:	0003988e 	.word	0x0003988e
 800bde4:	000bb679 	.word	0x000bb679
 800bde8:	0800c8c0 	.word	0x0800c8c0
 800bdec:	3ff00000 	.word	0x3ff00000
 800bdf0:	40080000 	.word	0x40080000
 800bdf4:	0800c8e0 	.word	0x0800c8e0
 800bdf8:	0800c8d0 	.word	0x0800c8d0
 800bdfc:	a3b5      	add	r3, pc, #724	; (adr r3, 800c0d4 <__ieee754_pow+0xa54>)
 800bdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be02:	4640      	mov	r0, r8
 800be04:	4649      	mov	r1, r9
 800be06:	f7f4 fa49 	bl	800029c <__adddf3>
 800be0a:	4622      	mov	r2, r4
 800be0c:	ec41 0b1a 	vmov	d10, r0, r1
 800be10:	462b      	mov	r3, r5
 800be12:	4630      	mov	r0, r6
 800be14:	4639      	mov	r1, r7
 800be16:	f7f4 fa3f 	bl	8000298 <__aeabi_dsub>
 800be1a:	4602      	mov	r2, r0
 800be1c:	460b      	mov	r3, r1
 800be1e:	ec51 0b1a 	vmov	r0, r1, d10
 800be22:	f7f4 fe81 	bl	8000b28 <__aeabi_dcmpgt>
 800be26:	2800      	cmp	r0, #0
 800be28:	f47f ae04 	bne.w	800ba34 <__ieee754_pow+0x3b4>
 800be2c:	4aa4      	ldr	r2, [pc, #656]	; (800c0c0 <__ieee754_pow+0xa40>)
 800be2e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be32:	4293      	cmp	r3, r2
 800be34:	f340 8108 	ble.w	800c048 <__ieee754_pow+0x9c8>
 800be38:	151b      	asrs	r3, r3, #20
 800be3a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800be3e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800be42:	fa4a f303 	asr.w	r3, sl, r3
 800be46:	445b      	add	r3, fp
 800be48:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800be4c:	4e9d      	ldr	r6, [pc, #628]	; (800c0c4 <__ieee754_pow+0xa44>)
 800be4e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800be52:	4116      	asrs	r6, r2
 800be54:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800be58:	2000      	movs	r0, #0
 800be5a:	ea23 0106 	bic.w	r1, r3, r6
 800be5e:	f1c2 0214 	rsb	r2, r2, #20
 800be62:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800be66:	fa4a fa02 	asr.w	sl, sl, r2
 800be6a:	f1bb 0f00 	cmp.w	fp, #0
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	4620      	mov	r0, r4
 800be74:	4629      	mov	r1, r5
 800be76:	bfb8      	it	lt
 800be78:	f1ca 0a00 	rsblt	sl, sl, #0
 800be7c:	f7f4 fa0c 	bl	8000298 <__aeabi_dsub>
 800be80:	ec41 0b19 	vmov	d9, r0, r1
 800be84:	4642      	mov	r2, r8
 800be86:	464b      	mov	r3, r9
 800be88:	ec51 0b19 	vmov	r0, r1, d9
 800be8c:	f7f4 fa06 	bl	800029c <__adddf3>
 800be90:	a37b      	add	r3, pc, #492	; (adr r3, 800c080 <__ieee754_pow+0xa00>)
 800be92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be96:	2000      	movs	r0, #0
 800be98:	4604      	mov	r4, r0
 800be9a:	460d      	mov	r5, r1
 800be9c:	f7f4 fbb4 	bl	8000608 <__aeabi_dmul>
 800bea0:	ec53 2b19 	vmov	r2, r3, d9
 800bea4:	4606      	mov	r6, r0
 800bea6:	460f      	mov	r7, r1
 800bea8:	4620      	mov	r0, r4
 800beaa:	4629      	mov	r1, r5
 800beac:	f7f4 f9f4 	bl	8000298 <__aeabi_dsub>
 800beb0:	4602      	mov	r2, r0
 800beb2:	460b      	mov	r3, r1
 800beb4:	4640      	mov	r0, r8
 800beb6:	4649      	mov	r1, r9
 800beb8:	f7f4 f9ee 	bl	8000298 <__aeabi_dsub>
 800bebc:	a372      	add	r3, pc, #456	; (adr r3, 800c088 <__ieee754_pow+0xa08>)
 800bebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec2:	f7f4 fba1 	bl	8000608 <__aeabi_dmul>
 800bec6:	a372      	add	r3, pc, #456	; (adr r3, 800c090 <__ieee754_pow+0xa10>)
 800bec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800becc:	4680      	mov	r8, r0
 800bece:	4689      	mov	r9, r1
 800bed0:	4620      	mov	r0, r4
 800bed2:	4629      	mov	r1, r5
 800bed4:	f7f4 fb98 	bl	8000608 <__aeabi_dmul>
 800bed8:	4602      	mov	r2, r0
 800beda:	460b      	mov	r3, r1
 800bedc:	4640      	mov	r0, r8
 800bede:	4649      	mov	r1, r9
 800bee0:	f7f4 f9dc 	bl	800029c <__adddf3>
 800bee4:	4604      	mov	r4, r0
 800bee6:	460d      	mov	r5, r1
 800bee8:	4602      	mov	r2, r0
 800beea:	460b      	mov	r3, r1
 800beec:	4630      	mov	r0, r6
 800beee:	4639      	mov	r1, r7
 800bef0:	f7f4 f9d4 	bl	800029c <__adddf3>
 800bef4:	4632      	mov	r2, r6
 800bef6:	463b      	mov	r3, r7
 800bef8:	4680      	mov	r8, r0
 800befa:	4689      	mov	r9, r1
 800befc:	f7f4 f9cc 	bl	8000298 <__aeabi_dsub>
 800bf00:	4602      	mov	r2, r0
 800bf02:	460b      	mov	r3, r1
 800bf04:	4620      	mov	r0, r4
 800bf06:	4629      	mov	r1, r5
 800bf08:	f7f4 f9c6 	bl	8000298 <__aeabi_dsub>
 800bf0c:	4642      	mov	r2, r8
 800bf0e:	4606      	mov	r6, r0
 800bf10:	460f      	mov	r7, r1
 800bf12:	464b      	mov	r3, r9
 800bf14:	4640      	mov	r0, r8
 800bf16:	4649      	mov	r1, r9
 800bf18:	f7f4 fb76 	bl	8000608 <__aeabi_dmul>
 800bf1c:	a35e      	add	r3, pc, #376	; (adr r3, 800c098 <__ieee754_pow+0xa18>)
 800bf1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf22:	4604      	mov	r4, r0
 800bf24:	460d      	mov	r5, r1
 800bf26:	f7f4 fb6f 	bl	8000608 <__aeabi_dmul>
 800bf2a:	a35d      	add	r3, pc, #372	; (adr r3, 800c0a0 <__ieee754_pow+0xa20>)
 800bf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf30:	f7f4 f9b2 	bl	8000298 <__aeabi_dsub>
 800bf34:	4622      	mov	r2, r4
 800bf36:	462b      	mov	r3, r5
 800bf38:	f7f4 fb66 	bl	8000608 <__aeabi_dmul>
 800bf3c:	a35a      	add	r3, pc, #360	; (adr r3, 800c0a8 <__ieee754_pow+0xa28>)
 800bf3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf42:	f7f4 f9ab 	bl	800029c <__adddf3>
 800bf46:	4622      	mov	r2, r4
 800bf48:	462b      	mov	r3, r5
 800bf4a:	f7f4 fb5d 	bl	8000608 <__aeabi_dmul>
 800bf4e:	a358      	add	r3, pc, #352	; (adr r3, 800c0b0 <__ieee754_pow+0xa30>)
 800bf50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf54:	f7f4 f9a0 	bl	8000298 <__aeabi_dsub>
 800bf58:	4622      	mov	r2, r4
 800bf5a:	462b      	mov	r3, r5
 800bf5c:	f7f4 fb54 	bl	8000608 <__aeabi_dmul>
 800bf60:	a355      	add	r3, pc, #340	; (adr r3, 800c0b8 <__ieee754_pow+0xa38>)
 800bf62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf66:	f7f4 f999 	bl	800029c <__adddf3>
 800bf6a:	4622      	mov	r2, r4
 800bf6c:	462b      	mov	r3, r5
 800bf6e:	f7f4 fb4b 	bl	8000608 <__aeabi_dmul>
 800bf72:	4602      	mov	r2, r0
 800bf74:	460b      	mov	r3, r1
 800bf76:	4640      	mov	r0, r8
 800bf78:	4649      	mov	r1, r9
 800bf7a:	f7f4 f98d 	bl	8000298 <__aeabi_dsub>
 800bf7e:	4604      	mov	r4, r0
 800bf80:	460d      	mov	r5, r1
 800bf82:	4602      	mov	r2, r0
 800bf84:	460b      	mov	r3, r1
 800bf86:	4640      	mov	r0, r8
 800bf88:	4649      	mov	r1, r9
 800bf8a:	f7f4 fb3d 	bl	8000608 <__aeabi_dmul>
 800bf8e:	2200      	movs	r2, #0
 800bf90:	ec41 0b19 	vmov	d9, r0, r1
 800bf94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bf98:	4620      	mov	r0, r4
 800bf9a:	4629      	mov	r1, r5
 800bf9c:	f7f4 f97c 	bl	8000298 <__aeabi_dsub>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	ec51 0b19 	vmov	r0, r1, d9
 800bfa8:	f7f4 fc58 	bl	800085c <__aeabi_ddiv>
 800bfac:	4632      	mov	r2, r6
 800bfae:	4604      	mov	r4, r0
 800bfb0:	460d      	mov	r5, r1
 800bfb2:	463b      	mov	r3, r7
 800bfb4:	4640      	mov	r0, r8
 800bfb6:	4649      	mov	r1, r9
 800bfb8:	f7f4 fb26 	bl	8000608 <__aeabi_dmul>
 800bfbc:	4632      	mov	r2, r6
 800bfbe:	463b      	mov	r3, r7
 800bfc0:	f7f4 f96c 	bl	800029c <__adddf3>
 800bfc4:	4602      	mov	r2, r0
 800bfc6:	460b      	mov	r3, r1
 800bfc8:	4620      	mov	r0, r4
 800bfca:	4629      	mov	r1, r5
 800bfcc:	f7f4 f964 	bl	8000298 <__aeabi_dsub>
 800bfd0:	4642      	mov	r2, r8
 800bfd2:	464b      	mov	r3, r9
 800bfd4:	f7f4 f960 	bl	8000298 <__aeabi_dsub>
 800bfd8:	460b      	mov	r3, r1
 800bfda:	4602      	mov	r2, r0
 800bfdc:	493a      	ldr	r1, [pc, #232]	; (800c0c8 <__ieee754_pow+0xa48>)
 800bfde:	2000      	movs	r0, #0
 800bfe0:	f7f4 f95a 	bl	8000298 <__aeabi_dsub>
 800bfe4:	ec41 0b10 	vmov	d0, r0, r1
 800bfe8:	ee10 3a90 	vmov	r3, s1
 800bfec:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bff0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bff4:	da2b      	bge.n	800c04e <__ieee754_pow+0x9ce>
 800bff6:	4650      	mov	r0, sl
 800bff8:	f000 f966 	bl	800c2c8 <scalbn>
 800bffc:	ec51 0b10 	vmov	r0, r1, d0
 800c000:	ec53 2b18 	vmov	r2, r3, d8
 800c004:	f7ff bbed 	b.w	800b7e2 <__ieee754_pow+0x162>
 800c008:	4b30      	ldr	r3, [pc, #192]	; (800c0cc <__ieee754_pow+0xa4c>)
 800c00a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c00e:	429e      	cmp	r6, r3
 800c010:	f77f af0c 	ble.w	800be2c <__ieee754_pow+0x7ac>
 800c014:	4b2e      	ldr	r3, [pc, #184]	; (800c0d0 <__ieee754_pow+0xa50>)
 800c016:	440b      	add	r3, r1
 800c018:	4303      	orrs	r3, r0
 800c01a:	d009      	beq.n	800c030 <__ieee754_pow+0x9b0>
 800c01c:	ec51 0b18 	vmov	r0, r1, d8
 800c020:	2200      	movs	r2, #0
 800c022:	2300      	movs	r3, #0
 800c024:	f7f4 fd62 	bl	8000aec <__aeabi_dcmplt>
 800c028:	3800      	subs	r0, #0
 800c02a:	bf18      	it	ne
 800c02c:	2001      	movne	r0, #1
 800c02e:	e447      	b.n	800b8c0 <__ieee754_pow+0x240>
 800c030:	4622      	mov	r2, r4
 800c032:	462b      	mov	r3, r5
 800c034:	f7f4 f930 	bl	8000298 <__aeabi_dsub>
 800c038:	4642      	mov	r2, r8
 800c03a:	464b      	mov	r3, r9
 800c03c:	f7f4 fd6a 	bl	8000b14 <__aeabi_dcmpge>
 800c040:	2800      	cmp	r0, #0
 800c042:	f43f aef3 	beq.w	800be2c <__ieee754_pow+0x7ac>
 800c046:	e7e9      	b.n	800c01c <__ieee754_pow+0x99c>
 800c048:	f04f 0a00 	mov.w	sl, #0
 800c04c:	e71a      	b.n	800be84 <__ieee754_pow+0x804>
 800c04e:	ec51 0b10 	vmov	r0, r1, d0
 800c052:	4619      	mov	r1, r3
 800c054:	e7d4      	b.n	800c000 <__ieee754_pow+0x980>
 800c056:	491c      	ldr	r1, [pc, #112]	; (800c0c8 <__ieee754_pow+0xa48>)
 800c058:	2000      	movs	r0, #0
 800c05a:	f7ff bb30 	b.w	800b6be <__ieee754_pow+0x3e>
 800c05e:	2000      	movs	r0, #0
 800c060:	2100      	movs	r1, #0
 800c062:	f7ff bb2c 	b.w	800b6be <__ieee754_pow+0x3e>
 800c066:	4630      	mov	r0, r6
 800c068:	4639      	mov	r1, r7
 800c06a:	f7ff bb28 	b.w	800b6be <__ieee754_pow+0x3e>
 800c06e:	9204      	str	r2, [sp, #16]
 800c070:	f7ff bb7a 	b.w	800b768 <__ieee754_pow+0xe8>
 800c074:	2300      	movs	r3, #0
 800c076:	f7ff bb64 	b.w	800b742 <__ieee754_pow+0xc2>
 800c07a:	bf00      	nop
 800c07c:	f3af 8000 	nop.w
 800c080:	00000000 	.word	0x00000000
 800c084:	3fe62e43 	.word	0x3fe62e43
 800c088:	fefa39ef 	.word	0xfefa39ef
 800c08c:	3fe62e42 	.word	0x3fe62e42
 800c090:	0ca86c39 	.word	0x0ca86c39
 800c094:	be205c61 	.word	0xbe205c61
 800c098:	72bea4d0 	.word	0x72bea4d0
 800c09c:	3e663769 	.word	0x3e663769
 800c0a0:	c5d26bf1 	.word	0xc5d26bf1
 800c0a4:	3ebbbd41 	.word	0x3ebbbd41
 800c0a8:	af25de2c 	.word	0xaf25de2c
 800c0ac:	3f11566a 	.word	0x3f11566a
 800c0b0:	16bebd93 	.word	0x16bebd93
 800c0b4:	3f66c16c 	.word	0x3f66c16c
 800c0b8:	5555553e 	.word	0x5555553e
 800c0bc:	3fc55555 	.word	0x3fc55555
 800c0c0:	3fe00000 	.word	0x3fe00000
 800c0c4:	000fffff 	.word	0x000fffff
 800c0c8:	3ff00000 	.word	0x3ff00000
 800c0cc:	4090cbff 	.word	0x4090cbff
 800c0d0:	3f6f3400 	.word	0x3f6f3400
 800c0d4:	652b82fe 	.word	0x652b82fe
 800c0d8:	3c971547 	.word	0x3c971547

0800c0dc <__ieee754_sqrt>:
 800c0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0e0:	ec55 4b10 	vmov	r4, r5, d0
 800c0e4:	4e55      	ldr	r6, [pc, #340]	; (800c23c <__ieee754_sqrt+0x160>)
 800c0e6:	43ae      	bics	r6, r5
 800c0e8:	ee10 0a10 	vmov	r0, s0
 800c0ec:	ee10 3a10 	vmov	r3, s0
 800c0f0:	462a      	mov	r2, r5
 800c0f2:	4629      	mov	r1, r5
 800c0f4:	d110      	bne.n	800c118 <__ieee754_sqrt+0x3c>
 800c0f6:	ee10 2a10 	vmov	r2, s0
 800c0fa:	462b      	mov	r3, r5
 800c0fc:	f7f4 fa84 	bl	8000608 <__aeabi_dmul>
 800c100:	4602      	mov	r2, r0
 800c102:	460b      	mov	r3, r1
 800c104:	4620      	mov	r0, r4
 800c106:	4629      	mov	r1, r5
 800c108:	f7f4 f8c8 	bl	800029c <__adddf3>
 800c10c:	4604      	mov	r4, r0
 800c10e:	460d      	mov	r5, r1
 800c110:	ec45 4b10 	vmov	d0, r4, r5
 800c114:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c118:	2d00      	cmp	r5, #0
 800c11a:	dc10      	bgt.n	800c13e <__ieee754_sqrt+0x62>
 800c11c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c120:	4330      	orrs	r0, r6
 800c122:	d0f5      	beq.n	800c110 <__ieee754_sqrt+0x34>
 800c124:	b15d      	cbz	r5, 800c13e <__ieee754_sqrt+0x62>
 800c126:	ee10 2a10 	vmov	r2, s0
 800c12a:	462b      	mov	r3, r5
 800c12c:	ee10 0a10 	vmov	r0, s0
 800c130:	f7f4 f8b2 	bl	8000298 <__aeabi_dsub>
 800c134:	4602      	mov	r2, r0
 800c136:	460b      	mov	r3, r1
 800c138:	f7f4 fb90 	bl	800085c <__aeabi_ddiv>
 800c13c:	e7e6      	b.n	800c10c <__ieee754_sqrt+0x30>
 800c13e:	1512      	asrs	r2, r2, #20
 800c140:	d074      	beq.n	800c22c <__ieee754_sqrt+0x150>
 800c142:	07d4      	lsls	r4, r2, #31
 800c144:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c148:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c14c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c150:	bf5e      	ittt	pl
 800c152:	0fda      	lsrpl	r2, r3, #31
 800c154:	005b      	lslpl	r3, r3, #1
 800c156:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c15a:	2400      	movs	r4, #0
 800c15c:	0fda      	lsrs	r2, r3, #31
 800c15e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c162:	107f      	asrs	r7, r7, #1
 800c164:	005b      	lsls	r3, r3, #1
 800c166:	2516      	movs	r5, #22
 800c168:	4620      	mov	r0, r4
 800c16a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c16e:	1886      	adds	r6, r0, r2
 800c170:	428e      	cmp	r6, r1
 800c172:	bfde      	ittt	le
 800c174:	1b89      	suble	r1, r1, r6
 800c176:	18b0      	addle	r0, r6, r2
 800c178:	18a4      	addle	r4, r4, r2
 800c17a:	0049      	lsls	r1, r1, #1
 800c17c:	3d01      	subs	r5, #1
 800c17e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c182:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c186:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c18a:	d1f0      	bne.n	800c16e <__ieee754_sqrt+0x92>
 800c18c:	462a      	mov	r2, r5
 800c18e:	f04f 0e20 	mov.w	lr, #32
 800c192:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c196:	4281      	cmp	r1, r0
 800c198:	eb06 0c05 	add.w	ip, r6, r5
 800c19c:	dc02      	bgt.n	800c1a4 <__ieee754_sqrt+0xc8>
 800c19e:	d113      	bne.n	800c1c8 <__ieee754_sqrt+0xec>
 800c1a0:	459c      	cmp	ip, r3
 800c1a2:	d811      	bhi.n	800c1c8 <__ieee754_sqrt+0xec>
 800c1a4:	f1bc 0f00 	cmp.w	ip, #0
 800c1a8:	eb0c 0506 	add.w	r5, ip, r6
 800c1ac:	da43      	bge.n	800c236 <__ieee754_sqrt+0x15a>
 800c1ae:	2d00      	cmp	r5, #0
 800c1b0:	db41      	blt.n	800c236 <__ieee754_sqrt+0x15a>
 800c1b2:	f100 0801 	add.w	r8, r0, #1
 800c1b6:	1a09      	subs	r1, r1, r0
 800c1b8:	459c      	cmp	ip, r3
 800c1ba:	bf88      	it	hi
 800c1bc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c1c0:	eba3 030c 	sub.w	r3, r3, ip
 800c1c4:	4432      	add	r2, r6
 800c1c6:	4640      	mov	r0, r8
 800c1c8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c1cc:	f1be 0e01 	subs.w	lr, lr, #1
 800c1d0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c1d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c1d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c1dc:	d1db      	bne.n	800c196 <__ieee754_sqrt+0xba>
 800c1de:	430b      	orrs	r3, r1
 800c1e0:	d006      	beq.n	800c1f0 <__ieee754_sqrt+0x114>
 800c1e2:	1c50      	adds	r0, r2, #1
 800c1e4:	bf13      	iteet	ne
 800c1e6:	3201      	addne	r2, #1
 800c1e8:	3401      	addeq	r4, #1
 800c1ea:	4672      	moveq	r2, lr
 800c1ec:	f022 0201 	bicne.w	r2, r2, #1
 800c1f0:	1063      	asrs	r3, r4, #1
 800c1f2:	0852      	lsrs	r2, r2, #1
 800c1f4:	07e1      	lsls	r1, r4, #31
 800c1f6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c1fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c1fe:	bf48      	it	mi
 800c200:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c204:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c208:	4614      	mov	r4, r2
 800c20a:	e781      	b.n	800c110 <__ieee754_sqrt+0x34>
 800c20c:	0ad9      	lsrs	r1, r3, #11
 800c20e:	3815      	subs	r0, #21
 800c210:	055b      	lsls	r3, r3, #21
 800c212:	2900      	cmp	r1, #0
 800c214:	d0fa      	beq.n	800c20c <__ieee754_sqrt+0x130>
 800c216:	02cd      	lsls	r5, r1, #11
 800c218:	d50a      	bpl.n	800c230 <__ieee754_sqrt+0x154>
 800c21a:	f1c2 0420 	rsb	r4, r2, #32
 800c21e:	fa23 f404 	lsr.w	r4, r3, r4
 800c222:	1e55      	subs	r5, r2, #1
 800c224:	4093      	lsls	r3, r2
 800c226:	4321      	orrs	r1, r4
 800c228:	1b42      	subs	r2, r0, r5
 800c22a:	e78a      	b.n	800c142 <__ieee754_sqrt+0x66>
 800c22c:	4610      	mov	r0, r2
 800c22e:	e7f0      	b.n	800c212 <__ieee754_sqrt+0x136>
 800c230:	0049      	lsls	r1, r1, #1
 800c232:	3201      	adds	r2, #1
 800c234:	e7ef      	b.n	800c216 <__ieee754_sqrt+0x13a>
 800c236:	4680      	mov	r8, r0
 800c238:	e7bd      	b.n	800c1b6 <__ieee754_sqrt+0xda>
 800c23a:	bf00      	nop
 800c23c:	7ff00000 	.word	0x7ff00000

0800c240 <with_errno>:
 800c240:	b570      	push	{r4, r5, r6, lr}
 800c242:	4604      	mov	r4, r0
 800c244:	460d      	mov	r5, r1
 800c246:	4616      	mov	r6, r2
 800c248:	f7fc fa82 	bl	8008750 <__errno>
 800c24c:	4629      	mov	r1, r5
 800c24e:	6006      	str	r6, [r0, #0]
 800c250:	4620      	mov	r0, r4
 800c252:	bd70      	pop	{r4, r5, r6, pc}

0800c254 <xflow>:
 800c254:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c256:	4614      	mov	r4, r2
 800c258:	461d      	mov	r5, r3
 800c25a:	b108      	cbz	r0, 800c260 <xflow+0xc>
 800c25c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c260:	e9cd 2300 	strd	r2, r3, [sp]
 800c264:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c268:	4620      	mov	r0, r4
 800c26a:	4629      	mov	r1, r5
 800c26c:	f7f4 f9cc 	bl	8000608 <__aeabi_dmul>
 800c270:	2222      	movs	r2, #34	; 0x22
 800c272:	b003      	add	sp, #12
 800c274:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c278:	f7ff bfe2 	b.w	800c240 <with_errno>

0800c27c <__math_uflow>:
 800c27c:	b508      	push	{r3, lr}
 800c27e:	2200      	movs	r2, #0
 800c280:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c284:	f7ff ffe6 	bl	800c254 <xflow>
 800c288:	ec41 0b10 	vmov	d0, r0, r1
 800c28c:	bd08      	pop	{r3, pc}

0800c28e <__math_oflow>:
 800c28e:	b508      	push	{r3, lr}
 800c290:	2200      	movs	r2, #0
 800c292:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c296:	f7ff ffdd 	bl	800c254 <xflow>
 800c29a:	ec41 0b10 	vmov	d0, r0, r1
 800c29e:	bd08      	pop	{r3, pc}

0800c2a0 <fabs>:
 800c2a0:	ec51 0b10 	vmov	r0, r1, d0
 800c2a4:	ee10 2a10 	vmov	r2, s0
 800c2a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c2ac:	ec43 2b10 	vmov	d0, r2, r3
 800c2b0:	4770      	bx	lr

0800c2b2 <finite>:
 800c2b2:	b082      	sub	sp, #8
 800c2b4:	ed8d 0b00 	vstr	d0, [sp]
 800c2b8:	9801      	ldr	r0, [sp, #4]
 800c2ba:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c2be:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c2c2:	0fc0      	lsrs	r0, r0, #31
 800c2c4:	b002      	add	sp, #8
 800c2c6:	4770      	bx	lr

0800c2c8 <scalbn>:
 800c2c8:	b570      	push	{r4, r5, r6, lr}
 800c2ca:	ec55 4b10 	vmov	r4, r5, d0
 800c2ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c2d2:	4606      	mov	r6, r0
 800c2d4:	462b      	mov	r3, r5
 800c2d6:	b99a      	cbnz	r2, 800c300 <scalbn+0x38>
 800c2d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c2dc:	4323      	orrs	r3, r4
 800c2de:	d036      	beq.n	800c34e <scalbn+0x86>
 800c2e0:	4b39      	ldr	r3, [pc, #228]	; (800c3c8 <scalbn+0x100>)
 800c2e2:	4629      	mov	r1, r5
 800c2e4:	ee10 0a10 	vmov	r0, s0
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	f7f4 f98d 	bl	8000608 <__aeabi_dmul>
 800c2ee:	4b37      	ldr	r3, [pc, #220]	; (800c3cc <scalbn+0x104>)
 800c2f0:	429e      	cmp	r6, r3
 800c2f2:	4604      	mov	r4, r0
 800c2f4:	460d      	mov	r5, r1
 800c2f6:	da10      	bge.n	800c31a <scalbn+0x52>
 800c2f8:	a32b      	add	r3, pc, #172	; (adr r3, 800c3a8 <scalbn+0xe0>)
 800c2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fe:	e03a      	b.n	800c376 <scalbn+0xae>
 800c300:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c304:	428a      	cmp	r2, r1
 800c306:	d10c      	bne.n	800c322 <scalbn+0x5a>
 800c308:	ee10 2a10 	vmov	r2, s0
 800c30c:	4620      	mov	r0, r4
 800c30e:	4629      	mov	r1, r5
 800c310:	f7f3 ffc4 	bl	800029c <__adddf3>
 800c314:	4604      	mov	r4, r0
 800c316:	460d      	mov	r5, r1
 800c318:	e019      	b.n	800c34e <scalbn+0x86>
 800c31a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c31e:	460b      	mov	r3, r1
 800c320:	3a36      	subs	r2, #54	; 0x36
 800c322:	4432      	add	r2, r6
 800c324:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c328:	428a      	cmp	r2, r1
 800c32a:	dd08      	ble.n	800c33e <scalbn+0x76>
 800c32c:	2d00      	cmp	r5, #0
 800c32e:	a120      	add	r1, pc, #128	; (adr r1, 800c3b0 <scalbn+0xe8>)
 800c330:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c334:	da1c      	bge.n	800c370 <scalbn+0xa8>
 800c336:	a120      	add	r1, pc, #128	; (adr r1, 800c3b8 <scalbn+0xf0>)
 800c338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c33c:	e018      	b.n	800c370 <scalbn+0xa8>
 800c33e:	2a00      	cmp	r2, #0
 800c340:	dd08      	ble.n	800c354 <scalbn+0x8c>
 800c342:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c346:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c34a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c34e:	ec45 4b10 	vmov	d0, r4, r5
 800c352:	bd70      	pop	{r4, r5, r6, pc}
 800c354:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c358:	da19      	bge.n	800c38e <scalbn+0xc6>
 800c35a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c35e:	429e      	cmp	r6, r3
 800c360:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c364:	dd0a      	ble.n	800c37c <scalbn+0xb4>
 800c366:	a112      	add	r1, pc, #72	; (adr r1, 800c3b0 <scalbn+0xe8>)
 800c368:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d1e2      	bne.n	800c336 <scalbn+0x6e>
 800c370:	a30f      	add	r3, pc, #60	; (adr r3, 800c3b0 <scalbn+0xe8>)
 800c372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c376:	f7f4 f947 	bl	8000608 <__aeabi_dmul>
 800c37a:	e7cb      	b.n	800c314 <scalbn+0x4c>
 800c37c:	a10a      	add	r1, pc, #40	; (adr r1, 800c3a8 <scalbn+0xe0>)
 800c37e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d0b8      	beq.n	800c2f8 <scalbn+0x30>
 800c386:	a10e      	add	r1, pc, #56	; (adr r1, 800c3c0 <scalbn+0xf8>)
 800c388:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c38c:	e7b4      	b.n	800c2f8 <scalbn+0x30>
 800c38e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c392:	3236      	adds	r2, #54	; 0x36
 800c394:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c398:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c39c:	4620      	mov	r0, r4
 800c39e:	4b0c      	ldr	r3, [pc, #48]	; (800c3d0 <scalbn+0x108>)
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	e7e8      	b.n	800c376 <scalbn+0xae>
 800c3a4:	f3af 8000 	nop.w
 800c3a8:	c2f8f359 	.word	0xc2f8f359
 800c3ac:	01a56e1f 	.word	0x01a56e1f
 800c3b0:	8800759c 	.word	0x8800759c
 800c3b4:	7e37e43c 	.word	0x7e37e43c
 800c3b8:	8800759c 	.word	0x8800759c
 800c3bc:	fe37e43c 	.word	0xfe37e43c
 800c3c0:	c2f8f359 	.word	0xc2f8f359
 800c3c4:	81a56e1f 	.word	0x81a56e1f
 800c3c8:	43500000 	.word	0x43500000
 800c3cc:	ffff3cb0 	.word	0xffff3cb0
 800c3d0:	3c900000 	.word	0x3c900000

0800c3d4 <_init>:
 800c3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3d6:	bf00      	nop
 800c3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3da:	bc08      	pop	{r3}
 800c3dc:	469e      	mov	lr, r3
 800c3de:	4770      	bx	lr

0800c3e0 <_fini>:
 800c3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3e2:	bf00      	nop
 800c3e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3e6:	bc08      	pop	{r3}
 800c3e8:	469e      	mov	lr, r3
 800c3ea:	4770      	bx	lr
