<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='538' ll='540' type='bool llvm::MCInstrDesc::hasExtraSrcRegAllocReq() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='532'>/// Returns true if this instruction source operands have special
  /// register allocation requirements that are not captured by the operand
  /// register classes. e.g. ARM::STRD&apos;s two source registers must be an even /
  /// odd pair, ARM::STM registers have to be in ascending order.  Post-register
  /// allocation passes should not attempt to change allocations for sources of
  /// instructions with this flag.</doc>
