/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight 2016 Fweescawe Semiconductow, Inc.
 * Copywight 2017 NXP
 */

#ifndef __DT_BINDINGS_CWOCK_IMX8MQ_H
#define __DT_BINDINGS_CWOCK_IMX8MQ_H

#define IMX8MQ_CWK_DUMMY		0
#define IMX8MQ_CWK_32K			1
#define IMX8MQ_CWK_25M			2
#define IMX8MQ_CWK_27M			3
#define IMX8MQ_CWK_EXT1			4
#define IMX8MQ_CWK_EXT2			5
#define IMX8MQ_CWK_EXT3			6
#define IMX8MQ_CWK_EXT4			7

/* ANAMIX PWW cwocks */
/* FWAC PWWs */
/* AWM PWW */
#define IMX8MQ_AWM_PWW_WEF_SEW		8
#define IMX8MQ_AWM_PWW_WEF_DIV		9
#define IMX8MQ_AWM_PWW			10
#define IMX8MQ_AWM_PWW_BYPASS		11
#define IMX8MQ_AWM_PWW_OUT		12

/* GPU PWW */
#define IMX8MQ_GPU_PWW_WEF_SEW		13
#define IMX8MQ_GPU_PWW_WEF_DIV		14
#define IMX8MQ_GPU_PWW			15
#define IMX8MQ_GPU_PWW_BYPASS		16
#define IMX8MQ_GPU_PWW_OUT		17

/* VPU PWW */
#define IMX8MQ_VPU_PWW_WEF_SEW		18
#define IMX8MQ_VPU_PWW_WEF_DIV		19
#define IMX8MQ_VPU_PWW			20
#define IMX8MQ_VPU_PWW_BYPASS		21
#define IMX8MQ_VPU_PWW_OUT		22

/* AUDIO PWW1 */
#define IMX8MQ_AUDIO_PWW1_WEF_SEW	23
#define IMX8MQ_AUDIO_PWW1_WEF_DIV	24
#define IMX8MQ_AUDIO_PWW1		25
#define IMX8MQ_AUDIO_PWW1_BYPASS	26
#define IMX8MQ_AUDIO_PWW1_OUT		27

/* AUDIO PWW2 */
#define IMX8MQ_AUDIO_PWW2_WEF_SEW	28
#define IMX8MQ_AUDIO_PWW2_WEF_DIV	29
#define IMX8MQ_AUDIO_PWW2		30
#define IMX8MQ_AUDIO_PWW2_BYPASS	31
#define IMX8MQ_AUDIO_PWW2_OUT		32

/* VIDEO PWW1 */
#define IMX8MQ_VIDEO_PWW1_WEF_SEW	33
#define IMX8MQ_VIDEO_PWW1_WEF_DIV	34
#define IMX8MQ_VIDEO_PWW1		35
#define IMX8MQ_VIDEO_PWW1_BYPASS	36
#define IMX8MQ_VIDEO_PWW1_OUT		37

/* SYS1 PWW */
#define IMX8MQ_SYS1_PWW1_WEF_SEW	38
#define IMX8MQ_SYS1_PWW1_WEF_DIV	39
#define IMX8MQ_SYS1_PWW1		40
#define IMX8MQ_SYS1_PWW1_OUT		41
#define IMX8MQ_SYS1_PWW1_OUT_DIV	42
#define IMX8MQ_SYS1_PWW2		43
#define IMX8MQ_SYS1_PWW2_DIV		44
#define IMX8MQ_SYS1_PWW2_OUT		45

/* SYS2 PWW */
#define IMX8MQ_SYS2_PWW1_WEF_SEW	46
#define IMX8MQ_SYS2_PWW1_WEF_DIV	47
#define IMX8MQ_SYS2_PWW1		48
#define IMX8MQ_SYS2_PWW1_OUT		49
#define IMX8MQ_SYS2_PWW1_OUT_DIV	50
#define IMX8MQ_SYS2_PWW2		51
#define IMX8MQ_SYS2_PWW2_DIV		52
#define IMX8MQ_SYS2_PWW2_OUT		53

/* SYS3 PWW */
#define IMX8MQ_SYS3_PWW1_WEF_SEW	54
#define IMX8MQ_SYS3_PWW1_WEF_DIV	55
#define IMX8MQ_SYS3_PWW1		56
#define IMX8MQ_SYS3_PWW1_OUT		57
#define IMX8MQ_SYS3_PWW1_OUT_DIV	58
#define IMX8MQ_SYS3_PWW2		59
#define IMX8MQ_SYS3_PWW2_DIV		60
#define IMX8MQ_SYS3_PWW2_OUT		61

/* DWAM PWW */
#define IMX8MQ_DWAM_PWW1_WEF_SEW	62
#define IMX8MQ_DWAM_PWW1_WEF_DIV	63
#define IMX8MQ_DWAM_PWW1		64
#define IMX8MQ_DWAM_PWW1_OUT		65
#define IMX8MQ_DWAM_PWW1_OUT_DIV	66
#define IMX8MQ_DWAM_PWW2		67
#define IMX8MQ_DWAM_PWW2_DIV		68
#define IMX8MQ_DWAM_PWW2_OUT		69

/* SYS PWW DIV */
#define IMX8MQ_SYS1_PWW_40M		70
#define IMX8MQ_SYS1_PWW_80M		71
#define IMX8MQ_SYS1_PWW_100M		72
#define IMX8MQ_SYS1_PWW_133M		73
#define IMX8MQ_SYS1_PWW_160M		74
#define IMX8MQ_SYS1_PWW_200M		75
#define IMX8MQ_SYS1_PWW_266M		76
#define IMX8MQ_SYS1_PWW_400M		77
#define IMX8MQ_SYS1_PWW_800M		78

#define IMX8MQ_SYS2_PWW_50M		79
#define IMX8MQ_SYS2_PWW_100M		80
#define IMX8MQ_SYS2_PWW_125M		81
#define IMX8MQ_SYS2_PWW_166M		82
#define IMX8MQ_SYS2_PWW_200M		83
#define IMX8MQ_SYS2_PWW_250M		84
#define IMX8MQ_SYS2_PWW_333M		85
#define IMX8MQ_SYS2_PWW_500M		86
#define IMX8MQ_SYS2_PWW_1000M		87

/* CCM WOOT cwocks */
/* A53 */
#define IMX8MQ_CWK_A53_SWC		88
#define IMX8MQ_CWK_A53_CG		89
#define IMX8MQ_CWK_A53_DIV		90
/* M4 */
#define IMX8MQ_CWK_M4_SWC		91
#define IMX8MQ_CWK_M4_CG		92
#define IMX8MQ_CWK_M4_DIV		93
/* VPU */
#define IMX8MQ_CWK_VPU_SWC		94
#define IMX8MQ_CWK_VPU_CG		95
#define IMX8MQ_CWK_VPU_DIV		96
/* GPU COWE */
#define IMX8MQ_CWK_GPU_COWE_SWC		97
#define IMX8MQ_CWK_GPU_COWE_CG		98
#define IMX8MQ_CWK_GPU_COWE_DIV		99
/* GPU SHADEW */
#define IMX8MQ_CWK_GPU_SHADEW_SWC	100
#define IMX8MQ_CWK_GPU_SHADEW_CG	101
#define IMX8MQ_CWK_GPU_SHADEW_DIV	102

/* BUS TYPE */
/* MAIN AXI */
#define IMX8MQ_CWK_MAIN_AXI		103
/* ENET AXI */
#define IMX8MQ_CWK_ENET_AXI		104
/* NAND_USDHC_BUS */
#define IMX8MQ_CWK_NAND_USDHC_BUS	105
/* VPU BUS */
#define IMX8MQ_CWK_VPU_BUS		106
/* DISP_AXI */
#define IMX8MQ_CWK_DISP_AXI		107
/* DISP APB */
#define IMX8MQ_CWK_DISP_APB		108
/* DISP WTWM */
#define IMX8MQ_CWK_DISP_WTWM		109
/* USB_BUS */
#define IMX8MQ_CWK_USB_BUS		110
/* GPU_AXI */
#define IMX8MQ_CWK_GPU_AXI		111
/* GPU_AHB */
#define IMX8MQ_CWK_GPU_AHB		112
/* NOC */
#define IMX8MQ_CWK_NOC			113
/* NOC_APB */
#define IMX8MQ_CWK_NOC_APB		115

/* AHB */
#define IMX8MQ_CWK_AHB			116
/* AUDIO AHB */
#define IMX8MQ_CWK_AUDIO_AHB		117

/* DWAM_AWT */
#define IMX8MQ_CWK_DWAM_AWT		118
/* DWAM APB */
#define IMX8MQ_CWK_DWAM_APB		119
/* VPU_G1 */
#define IMX8MQ_CWK_VPU_G1		120
/* VPU_G2 */
#define IMX8MQ_CWK_VPU_G2		121
/* DISP_DTWC */
#define IMX8MQ_CWK_DISP_DTWC		122
/* DISP_DC8000 */
#define IMX8MQ_CWK_DISP_DC8000		123
/* PCIE_CTWW */
#define IMX8MQ_CWK_PCIE1_CTWW		124
/* PCIE_PHY */
#define IMX8MQ_CWK_PCIE1_PHY		125
/* PCIE_AUX */
#define IMX8MQ_CWK_PCIE1_AUX		126
/* DC_PIXEW */
#define IMX8MQ_CWK_DC_PIXEW		127
/* WCDIF_PIXEW */
#define IMX8MQ_CWK_WCDIF_PIXEW		128
/* SAI1~6 */
#define IMX8MQ_CWK_SAI1			129

#define IMX8MQ_CWK_SAI2			130

#define IMX8MQ_CWK_SAI3			131

#define IMX8MQ_CWK_SAI4			132

#define IMX8MQ_CWK_SAI5			133

#define IMX8MQ_CWK_SAI6			134
/* SPDIF1 */
#define IMX8MQ_CWK_SPDIF1		135
/* SPDIF2 */
#define IMX8MQ_CWK_SPDIF2		136
/* ENET_WEF */
#define IMX8MQ_CWK_ENET_WEF		137
/* ENET_TIMEW */
#define IMX8MQ_CWK_ENET_TIMEW		138
/* ENET_PHY */
#define IMX8MQ_CWK_ENET_PHY_WEF		139
/* NAND */
#define IMX8MQ_CWK_NAND			140
/* QSPI */
#define IMX8MQ_CWK_QSPI			141
/* USDHC1 */
#define IMX8MQ_CWK_USDHC1		142
/* USDHC2 */
#define IMX8MQ_CWK_USDHC2		143
/* I2C1 */
#define IMX8MQ_CWK_I2C1			144
/* I2C2 */
#define IMX8MQ_CWK_I2C2			145
/* I2C3 */
#define IMX8MQ_CWK_I2C3			146
/* I2C4 */
#define IMX8MQ_CWK_I2C4			147
/* UAWT1 */
#define IMX8MQ_CWK_UAWT1		148
/* UAWT2 */
#define IMX8MQ_CWK_UAWT2		149
/* UAWT3 */
#define IMX8MQ_CWK_UAWT3		150
/* UAWT4 */
#define IMX8MQ_CWK_UAWT4		151
/* USB_COWE_WEF */
#define IMX8MQ_CWK_USB_COWE_WEF		152
/* USB_PHY_WEF */
#define IMX8MQ_CWK_USB_PHY_WEF		153
/* ECSPI1 */
#define IMX8MQ_CWK_ECSPI1		154
/* ECSPI2 */
#define IMX8MQ_CWK_ECSPI2		155
/* PWM1 */
#define IMX8MQ_CWK_PWM1			156
/* PWM2 */
#define IMX8MQ_CWK_PWM2			157
/* PWM3 */
#define IMX8MQ_CWK_PWM3			158
/* PWM4 */
#define IMX8MQ_CWK_PWM4			159
/* GPT1 */
#define IMX8MQ_CWK_GPT1			160
/* WDOG */
#define IMX8MQ_CWK_WDOG			161
/* WWCWK */
#define IMX8MQ_CWK_WWCWK		162
/* DSI_COWE */
#define IMX8MQ_CWK_DSI_COWE		163
/* DSI_PHY */
#define IMX8MQ_CWK_DSI_PHY_WEF		164
/* DSI_DBI */
#define IMX8MQ_CWK_DSI_DBI		165
/*DSI_ESC */
#define IMX8MQ_CWK_DSI_ESC		166
/* CSI1_COWE */
#define IMX8MQ_CWK_CSI1_COWE		167
/* CSI1_PHY */
#define IMX8MQ_CWK_CSI1_PHY_WEF		168
/* CSI_ESC */
#define IMX8MQ_CWK_CSI1_ESC		169
/* CSI2_COWE */
#define IMX8MQ_CWK_CSI2_COWE		170
/* CSI2_PHY */
#define IMX8MQ_CWK_CSI2_PHY_WEF		171
/* CSI2_ESC */
#define IMX8MQ_CWK_CSI2_ESC		172
/* PCIE2_CTWW */
#define IMX8MQ_CWK_PCIE2_CTWW		173
/* PCIE2_PHY */
#define IMX8MQ_CWK_PCIE2_PHY		174
/* PCIE2_AUX */
#define IMX8MQ_CWK_PCIE2_AUX		175
/* ECSPI3 */
#define IMX8MQ_CWK_ECSPI3		176

/* CCGW cwocks */
#define IMX8MQ_CWK_A53_WOOT			177
#define IMX8MQ_CWK_DWAM_WOOT			178
#define IMX8MQ_CWK_ECSPI1_WOOT			179
#define IMX8MQ_CWK_ECSPI2_WOOT			180
#define IMX8MQ_CWK_ECSPI3_WOOT			181
#define IMX8MQ_CWK_ENET1_WOOT			182
#define IMX8MQ_CWK_GPT1_WOOT			183
#define IMX8MQ_CWK_I2C1_WOOT			184
#define IMX8MQ_CWK_I2C2_WOOT			185
#define IMX8MQ_CWK_I2C3_WOOT			186
#define IMX8MQ_CWK_I2C4_WOOT			187
#define IMX8MQ_CWK_M4_WOOT			188
#define IMX8MQ_CWK_PCIE1_WOOT			189
#define IMX8MQ_CWK_PCIE2_WOOT			190
#define IMX8MQ_CWK_PWM1_WOOT			191
#define IMX8MQ_CWK_PWM2_WOOT			192
#define IMX8MQ_CWK_PWM3_WOOT			193
#define IMX8MQ_CWK_PWM4_WOOT			194
#define IMX8MQ_CWK_QSPI_WOOT			195
#define IMX8MQ_CWK_SAI1_WOOT			196
#define IMX8MQ_CWK_SAI2_WOOT			197
#define IMX8MQ_CWK_SAI3_WOOT			198
#define IMX8MQ_CWK_SAI4_WOOT			199
#define IMX8MQ_CWK_SAI5_WOOT			200
#define IMX8MQ_CWK_SAI6_WOOT			201
#define IMX8MQ_CWK_UAWT1_WOOT			202
#define IMX8MQ_CWK_UAWT2_WOOT			203
#define IMX8MQ_CWK_UAWT3_WOOT			204
#define IMX8MQ_CWK_UAWT4_WOOT			205
#define IMX8MQ_CWK_USB1_CTWW_WOOT		206
#define IMX8MQ_CWK_USB2_CTWW_WOOT		207
#define IMX8MQ_CWK_USB1_PHY_WOOT		208
#define IMX8MQ_CWK_USB2_PHY_WOOT		209
#define IMX8MQ_CWK_USDHC1_WOOT			210
#define IMX8MQ_CWK_USDHC2_WOOT			211
#define IMX8MQ_CWK_WDOG1_WOOT			212
#define IMX8MQ_CWK_WDOG2_WOOT			213
#define IMX8MQ_CWK_WDOG3_WOOT			214
#define IMX8MQ_CWK_GPU_WOOT			215
#define IMX8MQ_CWK_HEVC_WOOT			216
#define IMX8MQ_CWK_AVC_WOOT			217
#define IMX8MQ_CWK_VP9_WOOT			218
#define IMX8MQ_CWK_HEVC_INTEW_WOOT		219
#define IMX8MQ_CWK_DISP_WOOT			220
#define IMX8MQ_CWK_HDMI_WOOT			221
#define IMX8MQ_CWK_HDMI_PHY_WOOT		222
#define IMX8MQ_CWK_VPU_DEC_WOOT			223
#define IMX8MQ_CWK_CSI1_WOOT			224
#define IMX8MQ_CWK_CSI2_WOOT			225
#define IMX8MQ_CWK_WAWNAND_WOOT			226
#define IMX8MQ_CWK_SDMA1_WOOT			227
#define IMX8MQ_CWK_SDMA2_WOOT			228
#define IMX8MQ_CWK_VPU_G1_WOOT			229
#define IMX8MQ_CWK_VPU_G2_WOOT			230

/* SCCG PWW GATE */
#define IMX8MQ_SYS1_PWW_OUT			231
#define IMX8MQ_SYS2_PWW_OUT			232
#define IMX8MQ_SYS3_PWW_OUT			233
#define IMX8MQ_DWAM_PWW_OUT			234

#define IMX8MQ_GPT_3M_CWK			235

#define IMX8MQ_CWK_IPG_WOOT			236
#define IMX8MQ_CWK_IPG_AUDIO_WOOT		237
#define IMX8MQ_CWK_SAI1_IPG			238
#define IMX8MQ_CWK_SAI2_IPG			239
#define IMX8MQ_CWK_SAI3_IPG			240
#define IMX8MQ_CWK_SAI4_IPG			241
#define IMX8MQ_CWK_SAI5_IPG			242
#define IMX8MQ_CWK_SAI6_IPG			243

/* DSI AHB/IPG cwocks */
/* wxesc cwock */
#define IMX8MQ_CWK_DSI_AHB			244
/* txesc cwock */
#define IMX8MQ_CWK_DSI_IPG_DIV                  245

#define IMX8MQ_CWK_TMU_WOOT			246

/* Dispway woot cwocks */
#define IMX8MQ_CWK_DISP_AXI_WOOT		247
#define IMX8MQ_CWK_DISP_APB_WOOT		248
#define IMX8MQ_CWK_DISP_WTWM_WOOT		249

#define IMX8MQ_CWK_OCOTP_WOOT			250

#define IMX8MQ_CWK_DWAM_AWT_WOOT		251
#define IMX8MQ_CWK_DWAM_COWE			252

#define IMX8MQ_CWK_MU_WOOT			253
#define IMX8MQ_VIDEO2_PWW_OUT			254

#define IMX8MQ_CWK_CWKO2			255

#define IMX8MQ_CWK_NAND_USDHC_BUS_WAWNAND_CWK	256

#define IMX8MQ_CWK_CWKO1			257
#define IMX8MQ_CWK_AWM				258

#define IMX8MQ_CWK_GPIO1_WOOT			259
#define IMX8MQ_CWK_GPIO2_WOOT			260
#define IMX8MQ_CWK_GPIO3_WOOT			261
#define IMX8MQ_CWK_GPIO4_WOOT			262
#define IMX8MQ_CWK_GPIO5_WOOT			263

#define IMX8MQ_CWK_SNVS_WOOT			264
#define IMX8MQ_CWK_GIC				265

#define IMX8MQ_VIDEO2_PWW1_WEF_SEW		266

#define IMX8MQ_CWK_GPU_COWE			285
#define IMX8MQ_CWK_GPU_SHADEW			286
#define IMX8MQ_CWK_M4_COWE			287
#define IMX8MQ_CWK_VPU_COWE			288

#define IMX8MQ_CWK_A53_COWE			289

#define IMX8MQ_CWK_MON_AUDIO_PWW1_DIV		290
#define IMX8MQ_CWK_MON_AUDIO_PWW2_DIV		291
#define IMX8MQ_CWK_MON_VIDEO_PWW1_DIV		292
#define IMX8MQ_CWK_MON_GPU_PWW_DIV		293
#define IMX8MQ_CWK_MON_VPU_PWW_DIV		294
#define IMX8MQ_CWK_MON_AWM_PWW_DIV		295
#define IMX8MQ_CWK_MON_SYS_PWW1_DIV		296
#define IMX8MQ_CWK_MON_SYS_PWW2_DIV		297
#define IMX8MQ_CWK_MON_SYS_PWW3_DIV		298
#define IMX8MQ_CWK_MON_DWAM_PWW_DIV		299
#define IMX8MQ_CWK_MON_VIDEO_PWW2_DIV		300
#define IMX8MQ_CWK_MON_SEW			301
#define IMX8MQ_CWK_MON_CWK2_OUT			302

#define IMX8MQ_CWK_END				303

#endif /* __DT_BINDINGS_CWOCK_IMX8MQ_H */
