[2025-09-17 09:32:54] START suite=qualcomm_srv trace=srv382_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv382_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2792620 heartbeat IPC: 3.581 cumulative IPC: 3.581 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5361803 heartbeat IPC: 3.892 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5361803 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5361803 cumulative IPC: 3.73 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14860654 heartbeat IPC: 1.053 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 24148574 heartbeat IPC: 1.077 cumulative IPC: 1.065 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 33504539 heartbeat IPC: 1.069 cumulative IPC: 1.066 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 42835120 heartbeat IPC: 1.072 cumulative IPC: 1.067 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 52151337 heartbeat IPC: 1.073 cumulative IPC: 1.069 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 61730753 heartbeat IPC: 1.044 cumulative IPC: 1.064 (Simulation time: 00 hr 08 min 27 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv382_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000011 cycles: 71091649 heartbeat IPC: 1.068 cumulative IPC: 1.065 (Simulation time: 00 hr 09 min 43 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 80486017 heartbeat IPC: 1.064 cumulative IPC: 1.065 (Simulation time: 00 hr 10 min 56 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 89808017 heartbeat IPC: 1.073 cumulative IPC: 1.066 (Simulation time: 00 hr 12 min 06 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93677047 cumulative IPC: 1.067 (Simulation time: 00 hr 13 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93677047 cumulative IPC: 1.067 (Simulation time: 00 hr 13 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv382_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.067 instructions: 100000000 cycles: 93677047
CPU 0 Branch Prediction Accuracy: 92.4% MPKI: 13.69 Average ROB Occupancy at Mispredict: 29.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06636
BRANCH_INDIRECT: 0.3315
BRANCH_CONDITIONAL: 12.03
BRANCH_DIRECT_CALL: 0.4004
BRANCH_INDIRECT_CALL: 0.4811
BRANCH_RETURN: 0.378


====Backend Stall Breakdown====
ROB_STALL: 192524
LQ_STALL: 0
SQ_STALL: 898778


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 138.10197
REPLAY_LOAD: 68.259056
NON_REPLAY_LOAD: 17.439602

== Total ==
ADDR_TRANS: 41983
REPLAY_LOAD: 24505
NON_REPLAY_LOAD: 126036

== Counts ==
ADDR_TRANS: 304
REPLAY_LOAD: 359
NON_REPLAY_LOAD: 7227

cpu0->cpu0_STLB TOTAL        ACCESS:    2113723 HIT:    2090137 MISS:      23586 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2113723 HIT:    2090137 MISS:      23586 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9517515 HIT:    8273208 MISS:    1244307 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7712835 HIT:    6594107 MISS:    1118728 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     602353 HIT:     535291 MISS:      67062 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147201 HIT:    1134682 MISS:      12519 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      55126 HIT:       9128 MISS:      45998 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15081629 HIT:    7525567 MISS:    7556062 MSHR_MERGE:    1852576
cpu0->cpu0_L1I LOAD         ACCESS:   15081629 HIT:    7525567 MISS:    7556062 MSHR_MERGE:    1852576
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29946076 HIT:   25581357 MISS:    4364719 MSHR_MERGE:    1697888
cpu0->cpu0_L1D LOAD         ACCESS:   16616858 HIT:   14096660 MISS:    2520198 MSHR_MERGE:     510847
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13270820 HIT:   11481572 MISS:    1789248 MSHR_MERGE:    1186894
cpu0->cpu0_L1D TRANSLATION  ACCESS:      58398 HIT:       3125 MISS:      55273 MSHR_MERGE:        147
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12386327 HIT:   10285572 MISS:    2100755 MSHR_MERGE:    1054601
cpu0->cpu0_ITLB LOAD         ACCESS:   12386327 HIT:   10285572 MISS:    2100755 MSHR_MERGE:    1054601
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.263 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28453989 HIT:   27000823 MISS:    1453166 MSHR_MERGE:     385597
cpu0->cpu0_DTLB LOAD         ACCESS:   28453989 HIT:   27000823 MISS:    1453166 MSHR_MERGE:     385597
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.663 cycles
cpu0->LLC TOTAL        ACCESS:    1370775 HIT:    1282010 MISS:      88765 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1118728 HIT:    1056524 MISS:      62204 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      67061 HIT:      58398 MISS:       8663 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     138988 HIT:     138351 MISS:        637 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      45998 HIT:      28737 MISS:      17261 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2239
  ROW_BUFFER_MISS:      85889
  AVG DBUS CONGESTED CYCLE: 4.636
Channel 0 WQ ROW_BUFFER_HIT:       1186
  ROW_BUFFER_MISS:       7468
  FULL:          0
Channel 0 REFRESHES ISSUED:       7807

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       529186       564963       100826         9828
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1162         3052         1676
  STLB miss resolved @ L2C                0          224         2329         5435         4284
  STLB miss resolved @ LLC                0           60         5031        15066        11093
  STLB miss resolved @ MEM                0            3         2231         9155        13438

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195281        46793      1367630       174863          599
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          425          496           99
  STLB miss resolved @ L2C                0           92         1023          798           41
  STLB miss resolved @ LLC                0           42         1401         2172          156
  STLB miss resolved @ MEM                0            0          372          540          297
[2025-09-17 09:46:12] END   suite=qualcomm_srv trace=srv382_ap (rc=0)
