
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000068                       # Number of seconds simulated
sim_ticks                                    67890500                       # Number of ticks simulated
final_tick                                   67890500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170600                       # Simulator instruction rate (inst/s)
host_op_rate                                   174530                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18316682                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683804                       # Number of bytes of host memory used
host_seconds                                     3.71                       # Real time elapsed on the host
sim_insts                                      632322                       # Number of instructions simulated
sim_ops                                        646890                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          11712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        30912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              78976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1234                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         477003410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         172513091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          14140417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           3770778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           6598861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           4713472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            942694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3770778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           4713472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           4713472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           3770778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           3770778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           3770778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           3770778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     455321437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1163284996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    477003410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     14140417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      6598861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       942694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      4713472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      3770778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        507169633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        477003410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        172513091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         14140417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          3770778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          6598861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          4713472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           942694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3770778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          4713472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          4713472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          3770778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          3770778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          3770778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          3770778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    455321437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1163284996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1234                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  78976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   78976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      67851500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1234                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.590164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.910638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.706986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          104     42.62%     42.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     21.31%     63.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      8.20%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.28%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.87%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.28%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.05%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.64%     85.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36     14.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          244                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     19202274                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                42339774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15561.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34311.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1163.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1163.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      981                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      54985.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1580040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   862125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8127600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             39467655                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2909250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               57015150                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            911.513189                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      6478250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      55856750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1037400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24070815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16407000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               45875820                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            733.587639                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     29858500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33307000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  14490                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            12245                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1450                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                9319                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   8566                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.919734                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    756                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 126                       # Number of system calls
system.cpu0.numCycles                          135782                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        130303                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      14490                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              9322                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        79146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2983                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 383                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          562                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    38363                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  350                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             96179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.499693                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.279125                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   30012     31.20%     31.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   24742     25.72%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    4778      4.97%     61.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   36647     38.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               96179                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.106715                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.959649                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14208                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                19094                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    59579                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 2125                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1173                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 898                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  340                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                133541                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5274                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1173                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   18779                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2141                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8642                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    57121                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 8323                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                129362                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1868                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   73                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  7282                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             152685                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               638628                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          200773                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               140223                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   12462                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               112                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           110                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     4533                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               22426                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              15561                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              232                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             115                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    127305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                247                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   124039                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              531                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           9558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        24219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        96179                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.289668                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.265006                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              39234     40.79%     40.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              16097     16.74%     57.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              16178     16.82%     74.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              23097     24.01%     98.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1570      1.63%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          96179                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2694     13.98%     13.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   248      1.29%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  9930     51.53%     66.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6400     33.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                72610     58.54%     58.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14432     11.64%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     70.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               21939     17.69%     87.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              15055     12.14%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                124039                       # Type of FU issued
system.cpu0.iq.rate                          0.913516                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      19272                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155370                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            363982                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           137099                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       121404                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 78                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                143261                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              53                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2297                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          934                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1173                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    549                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   85                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             127566                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                22426                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               15561                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               108                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           227                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          963                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1190                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               122104                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                21184                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1935                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                       36065                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   10980                       # Number of branches executed
system.cpu0.iew.exec_stores                     14881                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.899265                       # Inst execution rate
system.cpu0.iew.wb_sent                        121561                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       121432                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    73707                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   119591                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.894316                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.616326                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7511                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            200                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1132                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        94578                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.247584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.988608                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        50161     53.04%     53.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        17971     19.00%     72.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        10528     11.13%     83.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         7078      7.48%     90.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1396      1.48%     92.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          819      0.87%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2406      2.54%     95.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          134      0.14%     95.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         4085      4.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        94578                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              107739                       # Number of instructions committed
system.cpu0.commit.committedOps                117994                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         34756                       # Number of memory references committed
system.cpu0.commit.loads                        20129                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     10442                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   108091                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 308                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           68869     58.37%     58.37% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          14366     12.18%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          20129     17.06%     87.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         14627     12.40%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           117994                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 4085                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      215633                       # The number of ROB reads
system.cpu0.rob.rob_writes                     252614                       # The number of ROB writes
system.cpu0.timesIdled                            409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          39603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     107739                       # Number of Instructions Simulated
system.cpu0.committedOps                       117994                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.260286                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.260286                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.793470                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.793470                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  184526                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  91279                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   428275                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   52448                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  37310                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   128                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               42                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          371.666564                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              30562                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              577                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            52.967071                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   371.666564                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.362956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.362956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          535                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.522461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            71834                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           71834                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        20744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          20744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10562                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        31306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           31306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        31308                       # number of overall hits
system.cpu0.dcache.overall_hits::total          31308                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          234                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          234                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3910                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3910                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            6                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            4                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4144                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4144                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4144                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4144                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14057727                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14057727                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     54534260                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     54534260                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        56502                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        56502                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     68591987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     68591987                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     68591987                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     68591987                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        20978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        20978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        14472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        14472                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        35450                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        35450                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        35452                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        35452                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.011155                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011155                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.270177                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.270177                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.072727                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072727                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.116897                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.116897                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.116890                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.116890                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60075.756410                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60075.756410                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 13947.381074                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13947.381074                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        28750                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        28750                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 14125.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14125.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16552.120415                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16552.120415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16552.120415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16552.120415                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         5069                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            446                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    11.365471                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu0.dcache.writebacks::total               20                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           75                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3364                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3364                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3439                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3439                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3439                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          546                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          546                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            4                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          705                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          705                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9894767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9894767                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10714245                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10714245                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       162500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        51998                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        51998                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     20609012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     20609012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     20609012                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     20609012                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007579                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037728                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037728                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.019887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.019886                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019886                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 62231.238994                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62231.238994                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 19623.159341                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19623.159341                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 27083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12999.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12999.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 29232.641135                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29232.641135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 29232.641135                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29232.641135                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              237                       # number of replacements
system.cpu0.icache.tags.tagsinuse          271.575133                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              37604                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            61.045455                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   271.575133                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.530420                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.530420                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            77334                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           77334                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        37604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37604                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        37604                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37604                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        37604                       # number of overall hits
system.cpu0.icache.overall_hits::total          37604                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          755                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          755                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          755                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           755                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          755                       # number of overall misses
system.cpu0.icache.overall_misses::total          755                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43718454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43718454                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43718454                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43718454                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43718454                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43718454                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        38359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        38359                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        38359                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        38359                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        38359                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        38359                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.019682                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019682                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.019682                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019682                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.019682                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019682                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 57905.237086                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57905.237086                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 57905.237086                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57905.237086                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 57905.237086                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57905.237086                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        14905                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              174                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    85.660920                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          137                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          137                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          137                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     36930773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36930773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     36930773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36930773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     36930773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36930773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.016111                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016111                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.016111                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016111                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.016111                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016111                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59758.532362                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59758.532362                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59758.532362                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59758.532362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59758.532362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59758.532362                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7962                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7626                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              298                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6025                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5935                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.506224                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    118                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           44606                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         81219                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7962                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              6053                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        39371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    629                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          129                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    21869                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   24                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             41042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.017372                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.072761                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2181      5.31%      5.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   16722     40.74%     46.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     342      0.83%     46.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   21797     53.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               41042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.178496                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.820809                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1525                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1424                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    37572                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  234                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   287                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 79961                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1295                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   287                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2509                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    400                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           773                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    36808                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  265                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 78803                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  429                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  183                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             109047                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               387518                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          125854                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               106210                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2826                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      555                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               19584                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                911                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              126                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     78297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    77722                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              187                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         6464                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        41042                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.893719                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.180732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               7758     18.90%     18.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               7255     17.68%     36.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               8112     19.77%     56.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              17425     42.46%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                492      1.20%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          41042                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2378     19.51%     19.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   274      2.25%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  8957     73.50%     95.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  577      4.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                45188     58.14%     58.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               12291     15.81%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               19434     25.00%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                809      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 77722                       # Type of FU issued
system.cpu1.iq.rate                          1.742411                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      12186                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.156790                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            208856                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            80581                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        76811                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 89908                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          858                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          177                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   287                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              78349                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                19584                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 911                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 275                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                77099                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                19081                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              620                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       19864                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    7334                       # Number of branches executed
system.cpu1.iew.exec_stores                       783                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.728445                       # Inst execution rate
system.cpu1.iew.wb_sent                         76834                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        76811                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    55480                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    75589                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.721988                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.733969                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1558                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              271                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        40700                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.870098                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.379333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        12858     31.59%     31.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        13648     33.53%     65.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         4240     10.42%     75.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3825      9.40%     84.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          217      0.53%     85.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1697      4.17%     89.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          250      0.61%     90.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           63      0.15%     90.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3902      9.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        40700                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               75486                       # Number of instructions committed
system.cpu1.commit.committedOps                 76113                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         19460                       # Number of memory references committed
system.cpu1.commit.loads                        18726                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.branches                      7278                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    68923                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  56                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           44362     58.28%     58.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          12291     16.15%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          18726     24.60%     99.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           734      0.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            76113                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3902                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      114287                       # The number of ROB reads
system.cpu1.rob.rob_writes                     155696                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       91175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      75486                       # Number of Instructions Simulated
system.cpu1.committedOps                        76113                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.590918                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.590918                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.692284                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.692284                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  123285                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  64494                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   287754                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   42577                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  20591                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           48.483497                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              19397                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           104.848649                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    48.483497                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.047347                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.047347                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.180664                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            39780                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           39780                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        18723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          18723                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          671                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           671                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        19394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           19394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        19395                       # number of overall hits
system.cpu1.dcache.overall_hits::total          19395                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          328                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          328                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           53                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          381                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           381                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          382                       # number of overall misses
system.cpu1.dcache.overall_misses::total          382                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4223205                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4223205                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      4224750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4224750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        20500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      8447955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      8447955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      8447955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      8447955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        19051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        19051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          724                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        19775                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        19775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        19777                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        19777                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.017217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017217                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.073204                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.073204                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.019267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.019315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019315                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12875.625000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12875.625000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 79712.264151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79712.264151                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         2000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 22173.110236                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22173.110236                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 22115.065445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22115.065445                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1079                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets         1079                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          157                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           29                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          186                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          171                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          195                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          196                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          196                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       899276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       899276                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1072000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1072000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1971276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1971276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1973776                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1973776                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008976                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008976                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.033149                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033149                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009861                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009911                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009911                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5258.923977                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5258.923977                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 44666.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44666.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         1250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 10109.107692                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10109.107692                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 10070.285714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10070.285714                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           13.891782                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              21812                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           419.461538                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    13.891782                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.027132                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.027132                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            43790                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           43790                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        21812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          21812                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        21812                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           21812                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        21812                       # number of overall hits
system.cpu1.icache.overall_hits::total          21812                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3565703                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3565703                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3565703                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3565703                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3565703                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3565703                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        21869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        21869                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        21869                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        21869                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        21869                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        21869                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002606                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002606                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002606                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002606                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002606                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 62556.192982                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62556.192982                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 62556.192982                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62556.192982                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 62556.192982                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62556.192982                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1772                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   110.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3240044                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3240044                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3240044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3240044                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3240044                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3240044                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002378                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002378                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002378                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002378                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 62308.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62308.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 62308.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62308.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 62308.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62308.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   8100                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7749                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              299                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                6074                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   5983                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.501811                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    132                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           44091                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1192                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         81709                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       8100                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              6115                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        39481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    635                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    22013                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   27                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             41223                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.021784                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.069381                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2090      5.07%      5.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   16861     40.90%     45.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     333      0.81%     46.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   21939     53.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               41223                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.183711                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.853190                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1566                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1304                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    37860                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  203                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   290                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 137                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 80461                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1303                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   290                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2536                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    230                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           852                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    37072                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  243                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 79302                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  422                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  171                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands             109927                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               389915                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          126489                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               107035                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    2888                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      511                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               19668                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                928                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              128                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              63                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     78801                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    78195                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              178                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           2280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         6631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        41223                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.896878                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.175666                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               7656     18.57%     18.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               7369     17.88%     36.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               8264     20.05%     56.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              17438     42.30%     98.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                496      1.20%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          41223                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2401     19.67%     19.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   280      2.29%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  8946     73.28%     95.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  581      4.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                45569     58.28%     58.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               12291     15.72%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               19507     24.95%     98.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                828      1.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 78195                       # Type of FU issued
system.cpu2.iq.rate                          1.773491                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      12208                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.156123                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            209997                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            81133                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        77278                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 90403                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          881                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          182                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   290                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     59                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              78853                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                19668                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 928                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           147                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          129                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 276                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                77574                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                19152                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              619                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                       19955                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    7445                       # Number of branches executed
system.cpu2.iew.exec_stores                       803                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.759407                       # Inst execution rate
system.cpu2.iew.wb_sent                         77305                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        77278                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    55769                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    76010                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.752693                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.733706                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1610                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              272                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        40874                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.873318                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.377382                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        12819     31.36%     31.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        13805     33.77%     65.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         4242     10.38%     75.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3816      9.34%     84.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          203      0.50%     85.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1775      4.34%     89.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          253      0.62%     90.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           60      0.15%     90.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3901      9.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        40874                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               75923                       # Number of instructions committed
system.cpu2.commit.committedOps                 76570                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         19533                       # Number of memory references committed
system.cpu2.commit.loads                        18787                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.branches                      7386                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    69276                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  58                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           44746     58.44%     58.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          12291     16.05%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          18787     24.54%     99.03% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           746      0.97%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            76570                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3901                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      114958                       # The number of ROB reads
system.cpu2.rob.rob_writes                     156723                       # The number of ROB writes
system.cpu2.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       91690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      75923                       # Number of Instructions Simulated
system.cpu2.committedOps                        76570                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.580733                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.580733                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.721961                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.721961                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  123910                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  64712                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   289377                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   43171                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  20693                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           48.786168                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              19480                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              186                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           104.731183                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    48.786168                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.047643                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.047643                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.181641                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            39952                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           39952                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        18793                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          18793                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          684                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           684                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            1                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data        19477                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           19477                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        19478                       # number of overall hits
system.cpu2.dcache.overall_hits::total          19478                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          333                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           53                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            5                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            4                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          386                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           386                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          387                       # number of overall misses
system.cpu2.dcache.overall_misses::total          387                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3775202                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3775202                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3462748                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3462748                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        20500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      7237950                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7237950                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      7237950                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7237950                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        19126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        19126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          737                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          737                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        19863                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        19863                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        19865                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        19865                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.017411                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017411                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.071913                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.071913                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.019433                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019433                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.019482                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019482                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 11336.942943                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 11336.942943                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 65334.867925                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65334.867925                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4100                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18751.165803                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18751.165803                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18702.713178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18702.713178                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          885                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          885                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          161                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           29                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          190                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          190                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          172                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           24                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data          196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data          197                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       911273                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       911273                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       891501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       891501                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1802774                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1802774                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1805274                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1805274                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008993                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008993                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.032564                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.032564                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.009868                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009868                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009917                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009917                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  5298.098837                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  5298.098837                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37145.875000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37145.875000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  9197.826531                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9197.826531                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  9163.827411                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9163.827411                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           14.259123                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              21953                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           399.145455                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    14.259123                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.027850                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.027850                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            44081                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           44081                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        21953                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          21953                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        21953                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           21953                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        21953                       # number of overall hits
system.cpu2.icache.overall_hits::total          21953                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3058939                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3058939                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3058939                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3058939                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3058939                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3058939                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        22013                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        22013                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        22013                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        22013                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        22013                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        22013                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002726                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002726                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002726                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002726                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002726                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002726                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 50982.316667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50982.316667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 50982.316667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50982.316667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 50982.316667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50982.316667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1462                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   104.428571                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2827051                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2827051                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2827051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2827051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2827051                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2827051                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002499                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002499                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002499                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002499                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002499                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002499                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 51400.927273                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51400.927273                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 51400.927273                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51400.927273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 51400.927273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51400.927273                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8037                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             7706                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              295                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                6063                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   5972                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.499093                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           43498                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles               995                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         81509                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8037                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              6088                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        39528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    623                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    21932                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   22                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             41051                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.023215                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.068322                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2053      5.00%      5.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   16801     40.93%     45.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     337      0.82%     46.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   21860     53.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               41051                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.184767                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.873856                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1335                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1518                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    37683                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  231                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   284                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 130                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 80252                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1294                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   284                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2315                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    331                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           776                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    36911                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  434                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 79108                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  423                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  201                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                   151                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             109646                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               389011                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          126283                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               106837                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    2798                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      576                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               19617                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                906                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              126                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     78608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    78030                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              188                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         6443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        41051                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.900806                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.177086                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               7647     18.63%     18.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               7234     17.62%     36.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               8215     20.01%     56.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              17454     42.52%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                501      1.22%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          41051                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2425     19.84%     19.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   286      2.34%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  8937     73.12%     95.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  575      4.70%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                45467     58.27%     58.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               12291     15.75%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               19468     24.95%     98.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                804      1.03%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 78030                       # Type of FU issued
system.cpu3.iq.rate                          1.793876                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      12223                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.156645                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            209519                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            80864                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        77129                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 90253                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          851                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          175                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   284                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     54                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              78655                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                19617                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 906                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 274                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                77419                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                19120                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              608                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                       19899                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    7415                       # Number of branches executed
system.cpu3.iew.exec_stores                       779                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.779829                       # Inst execution rate
system.cpu3.iew.wb_sent                         77152                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        77129                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    55724                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    75994                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.773162                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.733268                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1542                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              268                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        40713                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.877582                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.379664                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        12731     31.27%     31.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        13751     33.78%     65.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         4237     10.41%     75.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         3811      9.36%     84.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          208      0.51%     85.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1758      4.32%     89.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          258      0.63%     90.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           58      0.14%     90.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3901      9.58%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        40713                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               75815                       # Number of instructions committed
system.cpu3.commit.committedOps                 76442                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         19497                       # Number of memory references committed
system.cpu3.commit.loads                        18766                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.branches                      7361                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    69169                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  56                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           44654     58.42%     58.42% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          12291     16.08%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          18766     24.55%     99.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           731      0.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            76442                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3901                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      114614                       # The number of ROB reads
system.cpu3.rob.rob_writes                     156318                       # The number of ROB writes
system.cpu3.timesIdled                             21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       92283                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      75815                       # Number of Instructions Simulated
system.cpu3.committedOps                        76442                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.573739                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.573739                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.742954                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.742954                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  123735                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  64611                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   288816                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   43072                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  20618                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           48.736180                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              19433                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              186                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           104.478495                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    48.736180                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.047594                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.047594                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.181641                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            39854                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           39854                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        18761                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          18761                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          669                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           669                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data        19430                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           19430                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        19431                       # number of overall hits
system.cpu3.dcache.overall_hits::total          19431                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          333                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          333                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           55                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          388                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           388                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          389                       # number of overall misses
system.cpu3.dcache.overall_misses::total          389                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4213489                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4213489                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      4278992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      4278992                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        16500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      8492481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      8492481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      8492481                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      8492481                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        19094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        19094                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        19818                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        19818                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        19820                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        19820                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.017440                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017440                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.075967                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075967                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.019578                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019578                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.019627                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019627                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 12653.120120                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 12653.120120                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 77799.854545                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77799.854545                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4125                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  4166.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 21887.837629                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 21887.837629                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 21831.570694                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 21831.570694                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          984                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          984                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          161                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          192                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          192                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          172                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           24                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          196                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          197                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       919255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       919255                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1067754                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1067754                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1987009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1987009                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1989509                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1989509                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009008                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009008                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.033149                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033149                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.009890                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009890                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.009939                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009939                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  5344.505814                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  5344.505814                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 44489.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44489.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 10137.801020                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10137.801020                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 10099.030457                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 10099.030457                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           13.890316                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              21876                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           412.754717                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    13.890316                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.027130                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.027130                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            43917                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           43917                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        21876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          21876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        21876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           21876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        21876                       # number of overall hits
system.cpu3.icache.overall_hits::total          21876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2507679                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2507679                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2507679                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2507679                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2507679                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2507679                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        21932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        21932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        21932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21932                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002553                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002553                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002553                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002553                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002553                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002553                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 44779.982143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44779.982143                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 44779.982143                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44779.982143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 44779.982143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44779.982143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1331                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   102.384615                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2372568                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2372568                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2372568                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2372568                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2372568                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2372568                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002417                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002417                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002417                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002417                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 44765.433962                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44765.433962                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 44765.433962                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44765.433962                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 44765.433962                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44765.433962                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   7880                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             7546                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              297                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                5976                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   5877                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            98.343373                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    122                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           43004                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              1027                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         80943                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       7880                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              5999                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        40158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    627                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          259                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                    21798                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   21                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             41787                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.975112                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.099337                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    3031      7.25%      7.25% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   16690     39.94%     47.19% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     354      0.85%     48.04% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   21712     51.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               41787                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.183239                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.882220                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1406                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 2491                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    37388                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  217                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   285                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 128                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 79537                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1301                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   285                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2395                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    331                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1810                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    36594                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  372                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 78398                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  410                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                  185                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.SQFullEvents                    94                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands             108356                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               385547                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          125296                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               105628                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    2725                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                      593                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads               19527                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                888                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              128                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              60                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     77885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 55                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    77337                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              178                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           2132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         6251                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        41787                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.850743                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.200521                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               8671     20.75%     20.75% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               7199     17.23%     37.98% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               8097     19.38%     57.36% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3              17336     41.49%     98.84% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                484      1.16%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          41787                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2309     19.10%     19.10% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                   276      2.28%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     21.38% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                  8940     73.95%     95.33% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  564      4.67%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                44869     58.02%     58.02% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               12291     15.89%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.91% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead               19377     25.06%     98.97% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                800      1.03%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 77337                       # Type of FU issued
system.cpu4.iq.rate                          1.798368                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                      12089                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.156316                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads            208727                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            80072                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        76450                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 89426                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          838                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          147                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   285                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     47                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              77943                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                19527                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 888                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 273                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                76738                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                19029                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              598                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                       19812                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    7244                       # Number of branches executed
system.cpu4.iew.exec_stores                       783                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.784439                       # Inst execution rate
system.cpu4.iew.wb_sent                         76470                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        76450                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    55213                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    75140                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.777742                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.734802                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           1478                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              269                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        41455                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.828682                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.371731                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        13786     33.26%     33.26% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        13515     32.60%     65.86% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2         4239     10.23%     76.08% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         3815      9.20%     85.29% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          201      0.48%     85.77% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1690      4.08%     89.85% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          252      0.61%     90.45% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           52      0.13%     90.58% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         3905      9.42%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        41455                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               75177                       # Number of instructions committed
system.cpu4.commit.committedOps                 75808                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                         19430                       # Number of memory references committed
system.cpu4.commit.loads                        18689                       # Number of loads committed
system.cpu4.commit.membars                         24                       # Number of memory barriers committed
system.cpu4.commit.branches                      7197                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    68699                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  56                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           44087     58.16%     58.16% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          12291     16.21%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.37% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead          18689     24.65%     99.02% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           741      0.98%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            75808                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 3905                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      114641                       # The number of ROB reads
system.cpu4.rob.rob_writes                     154918                       # The number of ROB writes
system.cpu4.timesIdled                             19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       92777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      75177                       # Number of Instructions Simulated
system.cpu4.committedOps                        75808                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.572037                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.572037                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.748140                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.748140                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  122805                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  64346                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   286515                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   42069                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                  20543                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           48.804341                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              19351                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              189                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           102.386243                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    48.804341                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.047660                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.047660                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.184570                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            39696                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           39696                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        18671                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          18671                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          673                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           673                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data            1                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data        19344                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           19344                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        19345                       # number of overall hits
system.cpu4.dcache.overall_hits::total          19345                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          330                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           56                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            8                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          386                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           386                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          387                       # number of overall misses
system.cpu4.dcache.overall_misses::total          387                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      2398702                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      2398702                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2125998                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2125998                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        34000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        34000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data         8000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        27000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        27000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4524700                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4524700                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4524700                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4524700                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        19001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        19001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          729                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          729                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        19730                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        19730                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        19732                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        19732                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.017368                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.017368                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.076818                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076818                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.019564                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.019564                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.019613                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.019613                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data  7268.793939                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  7268.793939                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 37964.250000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 37964.250000                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         4250                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  2666.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 11722.020725                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 11722.020725                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 11691.731266                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 11691.731266                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          232                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          232                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          157                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           31                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          188                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          188                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data          173                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          173                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           25                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data          198                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data          199                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          199                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       852530                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       852530                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       859501                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       859501                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        22000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        22000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        25500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1712031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1712031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1714531                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1714531                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.009105                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.009105                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.034294                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.034294                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.010035                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.010035                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.010085                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.010085                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  4927.919075                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  4927.919075                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 34380.040000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 34380.040000                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  8646.621212                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  8646.621212                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  8615.733668                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  8615.733668                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           14.036909                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              21743                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           410.245283                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    14.036909                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.027416                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.027416                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            43649                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           43649                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        21743                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          21743                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        21743                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           21743                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        21743                       # number of overall hits
system.cpu4.icache.overall_hits::total          21743                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           55                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           55                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           55                       # number of overall misses
system.cpu4.icache.overall_misses::total           55                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      1455222                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      1455222                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      1455222                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      1455222                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      1455222                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      1455222                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        21798                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        21798                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        21798                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        21798                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        21798                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        21798                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.002523                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002523                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.002523                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002523                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.002523                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002523                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 26458.581818                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 26458.581818                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 26458.581818                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 26458.581818                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 26458.581818                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 26458.581818                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          465                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    23.250000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst            2                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst            2                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           53                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           53                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1385776                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1385776                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1385776                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1385776                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1385776                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1385776                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.002431                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.002431                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.002431                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.002431                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 26146.716981                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 26146.716981                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 26146.716981                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 26146.716981                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 26146.716981                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 26146.716981                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   7814                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             7453                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              301                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                5951                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   5850                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            98.302806                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    123                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           42638                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles               981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         80672                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       7814                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              5973                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        39861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    635                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                    21746                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   22                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             41383                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.988788                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.092224                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    2780      6.72%      6.72% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   16578     40.06%     46.78% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     351      0.85%     47.63% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   21674     52.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               41383                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.183264                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.892021                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1356                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 2270                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    37253                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  214                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   290                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 134                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 79260                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 1307                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   290                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2344                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    427                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles           915                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    36462                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  945                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 78104                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  422                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                  178                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.SQFullEvents                   683                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands             107694                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               384129                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          124893                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               104871                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    2820                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                      554                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads               19490                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                926                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              126                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     77578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    76992                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              183                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           2234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         6563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        41383                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.860474                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.199137                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               8457     20.44%     20.44% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               7184     17.36%     37.80% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               7905     19.10%     56.90% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3              17350     41.93%     98.82% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                487      1.18%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          41383                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2240     18.59%     18.59% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                   285      2.36%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     20.95% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                  8953     74.29%     95.24% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  574      4.76%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                44547     57.86%     57.86% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               12291     15.96%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.82% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead               19341     25.12%     98.94% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                813      1.06%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 76992                       # Type of FU issued
system.cpu5.iq.rate                          1.805713                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                      12052                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.156536                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads            207599                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            79870                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        76085                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 89044                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          852                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          189                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   290                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     50                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              77637                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                19490                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 926                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 278                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                76373                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                18989                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              616                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                       19773                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    7154                       # Number of branches executed
system.cpu5.iew.exec_stores                       784                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.791196                       # Inst execution rate
system.cpu5.iew.wb_sent                         76110                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        76085                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    54941                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    74624                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.784441                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.736238                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           1540                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              274                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        41043                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.837098                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.375566                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        13549     33.01%     33.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        13387     32.62%     65.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2         4246     10.35%     75.97% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         3816      9.30%     85.27% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          211      0.51%     85.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1639      3.99%     89.78% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          237      0.58%     90.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           52      0.13%     90.48% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         3906      9.52%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        41043                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               74773                       # Number of instructions committed
system.cpu5.commit.committedOps                 75400                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                         19375                       # Number of memory references committed
system.cpu5.commit.loads                        18638                       # Number of loads committed
system.cpu5.commit.membars                         24                       # Number of memory barriers committed
system.cpu5.commit.branches                      7099                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    68389                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  56                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           43734     58.00%     58.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          12291     16.30%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead          18638     24.72%     99.02% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           737      0.98%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            75400                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 3906                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      113895                       # The number of ROB reads
system.cpu5.rob.rob_writes                     154246                       # The number of ROB writes
system.cpu5.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       93143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      74773                       # Number of Instructions Simulated
system.cpu5.committedOps                        75400                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.570233                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.570233                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.753670                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.753670                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  122277                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  64230                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   285318                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   41485                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                  20507                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    47                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           48.311006                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              19298                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           104.313514                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    48.311006                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.047179                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.047179                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.180664                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            39606                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           39606                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        18626                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          18626                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          669                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           669                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data        19295                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           19295                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        19296                       # number of overall hits
system.cpu5.dcache.overall_hits::total          19296                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          334                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          334                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           55                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            9                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          389                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           389                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          390                       # number of overall misses
system.cpu5.dcache.overall_misses::total          390                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2855735                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2855735                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      3124994                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3124994                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        39500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        39500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      5980729                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      5980729                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      5980729                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      5980729                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        18960                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        18960                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          724                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          724                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        19684                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        19684                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        19686                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        19686                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.017616                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.017616                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.075967                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.075967                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.019762                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019762                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.019811                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019811                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data  8550.104790                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  8550.104790                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 56818.072727                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 56818.072727                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  4388.888889                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  4388.888889                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         3000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 15374.624679                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 15374.624679                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 15335.202564                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 15335.202564                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          320                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          320                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          162                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           31                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          193                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          193                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          172                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           24                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            9                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data          196                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data          197                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       858008                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       858008                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       901753                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       901753                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        26000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        26000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1759761                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1759761                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1762261                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1762261                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.009072                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.009072                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.033149                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.033149                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.009957                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.009957                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.010007                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.010007                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  4988.418605                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  4988.418605                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 37573.041667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 37573.041667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  2888.888889                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2888.888889                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         1875                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  8978.372449                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  8978.372449                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  8945.487310                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  8945.487310                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           13.948884                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              21691                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           409.264151                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    13.948884                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.027244                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.027244                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            43545                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           43545                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        21691                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          21691                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        21691                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           21691                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        21691                       # number of overall hits
system.cpu5.icache.overall_hits::total          21691                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1365699                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1365699                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1365699                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1365699                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1365699                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1365699                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        21746                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        21746                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        21746                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        21746                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        21746                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        21746                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.002529                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002529                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.002529                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002529                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.002529                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002529                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 24830.890909                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 24830.890909                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 24830.890909                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 24830.890909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 24830.890909                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 24830.890909                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          423                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    26.437500                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           53                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           53                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           53                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1293299                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1293299                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1293299                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1293299                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1293299                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1293299                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.002437                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.002437                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.002437                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.002437                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 24401.867925                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 24401.867925                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 24401.867925                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 24401.867925                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 24401.867925                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 24401.867925                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   7595                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             7249                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              300                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                5828                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   5729                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            98.301304                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    118                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           41538                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              1008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         79699                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       7595                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              5847                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        38628                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    627                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          307                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                    21491                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   24                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             40266                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.018378                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.073603                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    2167      5.38%      5.38% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                   16341     40.58%     45.96% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     343      0.85%     46.82% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   21415     53.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               40266                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.182845                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.918701                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1342                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 1576                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    36862                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  200                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   286                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 133                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 78414                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 1304                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   286                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2314                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    301                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           910                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    36069                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  386                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 77263                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  422                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                  164                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.SQFullEvents                   146                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands             106183                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               380041                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          123752                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               103270                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    2911                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                      514                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads               19382                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                908                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              113                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     76744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    76121                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              183                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           2313                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         6741                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        40266                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.890453                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.187687                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               7749     19.24%     19.24% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               7107     17.65%     36.89% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               7708     19.14%     56.04% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3              17210     42.74%     98.78% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                492      1.22%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          40266                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   2106     17.72%     17.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   282      2.37%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     20.10% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                  8947     75.29%     95.39% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  548      4.61%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                43816     57.56%     57.56% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               12291     16.15%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.71% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead               19216     25.24%     98.95% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                798      1.05%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 76121                       # Type of FU issued
system.cpu6.iq.rate                          1.832563                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                      11883                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.156107                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads            204571                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            79106                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        75208                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 88004                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          882                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          200                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   286                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     63                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              76796                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                19382                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 908                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          134                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 279                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                75498                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                18859                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              620                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                       19627                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    6948                       # Number of branches executed
system.cpu6.iew.exec_stores                       768                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.817565                       # Inst execution rate
system.cpu6.iew.wb_sent                         75234                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        75208                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    54310                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    73513                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.810583                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.738781                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           1636                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              273                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        39917                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.865872                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.387702                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        12839     32.16%     32.16% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        13108     32.84%     65.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2         4229     10.59%     75.60% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         3801      9.52%     85.12% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          209      0.52%     85.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1551      3.89%     89.53% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          232      0.58%     90.11% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           56      0.14%     90.25% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         3892      9.75%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        39917                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               73899                       # Number of instructions committed
system.cpu6.commit.committedOps                 74480                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                         19208                       # Number of memory references committed
system.cpu6.commit.loads                        18500                       # Number of loads committed
system.cpu6.commit.membars                         22                       # Number of memory barriers committed
system.cpu6.commit.branches                      6887                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    67673                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  51                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           42981     57.71%     57.71% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          12291     16.50%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.21% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead          18500     24.84%     99.05% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           708      0.95%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            74480                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 3892                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      111985                       # The number of ROB reads
system.cpu6.rob.rob_writes                     152597                       # The number of ROB writes
system.cpu6.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       94243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      73899                       # Number of Instructions Simulated
system.cpu6.committedOps                        74480                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.562092                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.562092                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.779070                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.779070                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  121118                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  63866                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   282294                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   40288                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                  20363                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           47.945476                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              19145                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           103.486486                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    47.945476                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.046822                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.046822                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.180664                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            39287                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           39287                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        18502                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          18502                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          640                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           640                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data        19142                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           19142                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        19143                       # number of overall hits
system.cpu6.dcache.overall_hits::total          19143                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          330                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           55                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          385                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           385                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          386                       # number of overall misses
system.cpu6.dcache.overall_misses::total          386                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2374720                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2374720                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1897744                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1897744                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        25000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4272464                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4272464                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4272464                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4272464                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        18832                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        18832                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          695                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          695                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        19527                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        19527                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        19529                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        19529                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.017523                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.017523                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.079137                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079137                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.019716                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019716                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.019765                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019765                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data  7196.121212                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  7196.121212                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 34504.436364                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 34504.436364                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         2500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 11097.309091                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 11097.309091                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 11068.559585                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 11068.559585                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          172                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data          159                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           31                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          190                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          190                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data          171                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           24                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            5                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data          195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data          196                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          196                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       838017                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       838017                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       523753                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       523753                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1361770                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1361770                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1364270                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1364270                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.009080                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.009080                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.034532                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.034532                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.009986                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.009986                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.010036                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.010036                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  4900.684211                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  4900.684211                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 21823.041667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 21823.041667                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         1600                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  6983.435897                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  6983.435897                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  6960.561224                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  6960.561224                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           13.315162                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              21433                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           389.690909                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    13.315162                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.026006                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.026006                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            43037                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           43037                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        21433                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          21433                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        21433                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           21433                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        21433                       # number of overall hits
system.cpu6.icache.overall_hits::total          21433                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           58                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           58                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           58                       # number of overall misses
system.cpu6.icache.overall_misses::total           58                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1367953                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1367953                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1367953                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1367953                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1367953                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1367953                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        21491                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        21491                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        21491                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        21491                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        21491                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        21491                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.002699                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002699                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.002699                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002699                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.002699                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002699                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 23585.396552                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 23585.396552                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 23585.396552                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 23585.396552                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 23585.396552                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 23585.396552                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          408                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1288547                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1288547                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1288547                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1288547                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1288547                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1288547                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.002559                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002559                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.002559                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002559                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 23428.127273                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 23428.127273                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 23428.127273                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 23428.127273                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 23428.127273                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 23428.127273                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   7479                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             7139                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              298                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                5769                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   5662                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            98.145259                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           41052                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              1070                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         79288                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       7479                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              5779                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        38445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    627                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          198                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                    21368                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   19                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             40036                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.018808                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.073668                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    2151      5.37%      5.37% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                   16253     40.60%     45.97% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     324      0.81%     46.78% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   21308     53.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               40036                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.182184                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.931404                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    1292                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 1646                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    36618                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  196                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   284                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 129                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 77872                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 1320                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   284                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2257                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    254                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1023                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    35835                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  383                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 76736                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  422                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                  163                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.SQFullEvents                   157                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands             105304                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               377490                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          123042                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               102534                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    2759                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            22                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                      478                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads               19322                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                874                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     76229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 51                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    75625                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              171                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         6603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        40036                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.888925                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.191169                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               7783     19.44%     19.44% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               7035     17.57%     37.01% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               7553     18.87%     55.88% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3              17176     42.90%     98.78% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                489      1.22%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          40036                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   2057     17.46%     17.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   284      2.41%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     19.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                  8921     75.72%     95.59% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  520      4.41%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                43413     57.41%     57.41% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               12291     16.25%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.66% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead               19152     25.32%     98.98% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                769      1.02%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 75625                       # Type of FU issued
system.cpu7.iq.rate                          1.842176                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                      11782                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.155795                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads            203236                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            78479                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        74730                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 87407                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          875                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          169                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   284                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     54                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              76283                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                19322                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 874                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                22                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 271                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                75017                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                18795                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              605                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                       19539                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    6836                       # Number of branches executed
system.cpu7.iew.exec_stores                       744                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.827365                       # Inst execution rate
system.cpu7.iew.wb_sent                         74759                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        74730                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    53974                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    72953                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.820374                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.739846                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           1540                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              269                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        39698                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.866165                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.392406                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        12838     32.34%     32.34% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        12953     32.63%     64.97% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2         4214     10.62%     75.58% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         3798      9.57%     85.15% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4          204      0.51%     85.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1510      3.80%     89.47% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          231      0.58%     90.05% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           44      0.11%     90.16% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         3906      9.84%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        39698                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               73510                       # Number of instructions committed
system.cpu7.commit.committedOps                 74083                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                         19152                       # Number of memory references committed
system.cpu7.commit.loads                        18447                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      6786                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    67375                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  50                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           42640     57.56%     57.56% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          12291     16.59%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead          18447     24.90%     99.05% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           705      0.95%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            74083                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 3906                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      111246                       # The number of ROB reads
system.cpu7.rob.rob_writes                     151596                       # The number of ROB writes
system.cpu7.timesIdled                             14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       94729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      73510                       # Number of Instructions Simulated
system.cpu7.committedOps                        74083                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.558455                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.558455                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.790656                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.790656                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  120485                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  63677                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   280677                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   39661                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                  20394                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    39                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           48.340569                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              19088                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              188                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           101.531915                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    48.340569                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.047208                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.047208                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            39155                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           39155                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        18443                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          18443                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          638                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           638                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data        19081                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           19081                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        19082                       # number of overall hits
system.cpu7.dcache.overall_hits::total          19082                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          325                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          325                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           55                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            7                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            4                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          380                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           380                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          381                       # number of overall misses
system.cpu7.dcache.overall_misses::total          381                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      2366999                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2366999                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2315750                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2315750                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        30000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        30000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4682749                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4682749                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4682749                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4682749                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        18768                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        18768                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          693                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          693                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        19461                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        19461                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        19463                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        19463                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.017317                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.017317                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.079365                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.079365                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.019526                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019526                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.019576                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019576                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  7283.073846                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  7283.073846                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 42104.545455                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 42104.545455                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  4285.714286                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  4285.714286                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         3000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 12323.023684                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 12323.023684                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 12290.679790                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 12290.679790                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data          154                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           30                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data          184                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data          184                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          171                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          171                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           25                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          196                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          196                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          197                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          197                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       656500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       656500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       713250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       713250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        19500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        19500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1369750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1369750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1372250                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1372250                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.009111                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.009111                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.036075                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.036075                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.010071                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.010071                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.010122                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.010122                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  3839.181287                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  3839.181287                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data        28530                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        28530                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  2785.714286                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2785.714286                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         1875                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  6988.520408                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  6988.520408                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  6965.736041                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  6965.736041                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           13.188086                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              21312                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           394.666667                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    13.188086                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.025758                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.025758                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            42790                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           42790                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        21312                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21312                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        21312                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21312                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        21312                       # number of overall hits
system.cpu7.icache.overall_hits::total          21312                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1101220                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1101220                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1101220                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1101220                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1101220                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1101220                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        21368                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        21368                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        21368                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        21368                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        21368                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        21368                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.002621                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.002621                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.002621                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.002621                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.002621                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.002621                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 19664.642857                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 19664.642857                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 19664.642857                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 19664.642857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 19664.642857                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 19664.642857                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    19.818182                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1034780                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1034780                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1034780                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1034780                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1034780                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1034780                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.002527                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002527                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.002527                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002527                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 19162.592593                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 19162.592593                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 19162.592593                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 19162.592593                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 19162.592593                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 19162.592593                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             3380                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3388                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    7                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   340                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   457.967178                       # Cycle average of tags in use
system.l2.tags.total_refs                         468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.688235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.172992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       342.679011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.547706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.469083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.919083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.312021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.049013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         1.233118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         1.154473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    20.430679                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.010458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.013976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000671                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.020081                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15844                       # Number of tag accesses
system.l2.tags.data_accesses                    15844                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 104                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     450                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               20                       # number of Writeback hits
system.l2.Writeback_hits::total                    20                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   460                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  496                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      910                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 104                       # number of overall hits
system.l2.overall_hits::cpu0.data                 496                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  20                       # number of overall hits
system.l2.overall_hits::cpu1.data                   9                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu2.data                   9                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu3.data                  11                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  38                       # number of overall hits
system.l2.overall_hits::cpu4.data                  10                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  38                       # number of overall hits
system.l2.overall_hits::cpu5.data                  11                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu6.data                  11                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  44                       # number of overall hits
system.l2.overall_hits::cpu7.data                  12                       # number of overall hits
system.l2.overall_hits::total                     910                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               514                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               121                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                10                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   777                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data              80                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                201                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    886                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               514                       # number of overall misses
system.l2.overall_misses::cpu0.data               201                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::cpu2.inst                28                       # number of overall misses
system.l2.overall_misses::cpu2.data                 5                       # number of overall misses
system.l2.overall_misses::cpu3.inst                23                       # number of overall misses
system.l2.overall_misses::cpu3.data                 5                       # number of overall misses
system.l2.overall_misses::cpu4.inst                15                       # number of overall misses
system.l2.overall_misses::cpu4.data                 6                       # number of overall misses
system.l2.overall_misses::cpu5.inst                15                       # number of overall misses
system.l2.overall_misses::cpu5.data                 4                       # number of overall misses
system.l2.overall_misses::cpu6.inst                15                       # number of overall misses
system.l2.overall_misses::cpu6.data                 4                       # number of overall misses
system.l2.overall_misses::cpu7.inst                10                       # number of overall misses
system.l2.overall_misses::cpu7.data                 4                       # number of overall misses
system.l2.overall_misses::total                   886                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     35875999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9434250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      3008500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        64250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2553000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data        65250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      2074000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data        64750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1048750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        77000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       946250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       930000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       593750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        56735749                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      7093250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      1004000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       827000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       995250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       796000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       839750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       457250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       649250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12661750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     35875999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     16527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3008500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      1068250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       892250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      2074000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data      1060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1048750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       946250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       839750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       930000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       457250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       593750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       649250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         69397499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     35875999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     16527500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3008500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      1068250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2553000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       892250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      2074000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data      1060000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1048750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       873000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       946250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       839750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       930000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       457250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       593750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       649250                       # number of overall miss cycles
system.l2.overall_miss_latency::total        69397499                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1227                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           20                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                20                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               569                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              618                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1796                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             618                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1796                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.831715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.761006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.615385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.509091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.433962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.283019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.283019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.272727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.633252                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.148699                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.191564                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.831715                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.288379                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.615385                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.509091                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.433962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.283019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.283019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.493318                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.831715                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.288379                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.615385                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.509091                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.433962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.283019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.283019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.493318                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 69797.663424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 77969.008264                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 94015.625000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        64250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 91178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        65250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 90173.913043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        64750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 69916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        77000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 63083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        62000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst        59375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73018.981982                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 88665.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       251000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       206750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 248812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       159200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 209937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 114312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 162312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116162.844037                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 69797.663424                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 82226.368159                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 94015.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data       213650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 91178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data       178450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 90173.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data       212000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 69916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data       145500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 63083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 209937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        62000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 114312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst        59375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 162312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78326.748307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 69797.663424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 82226.368159                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 94015.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data       213650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 91178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data       178450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 90173.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data       212000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 69916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data       145500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 63083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 209937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        62000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 114312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst        59375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 162312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78326.748307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              990                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   123.750000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                129                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data            5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                5                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 134                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                134                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              648                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          522                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            522                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1274                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     31077499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7644500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1703750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       459500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst        52500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       349500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       343250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41686749                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     28016949                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     28016949                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        41503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41503                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        28002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        28002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      6230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       969500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       793000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       960250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       753500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       805250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       423750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       614750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11550000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     31077499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     13874500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1703750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       849250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst        52500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       960250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       349500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       753500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       805250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       423750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       343250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       614750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     53236749                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     31077499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     13874500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1703750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       849250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst        52500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       960250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       349500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       753500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       805250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       423750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       343250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       614750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     28016949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81253698                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.820388                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.679245                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.288462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.127273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.100000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.094340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.074074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.528117                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.139405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182777                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.820388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.262554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.288462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.127273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.357143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.094340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.074074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.418708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.820388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.262554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.288462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.127273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.357143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.094340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.074074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.709354                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 61296.842209                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 70782.407407                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 113583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 65642.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        52500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        69900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 85812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 64331.402778                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53672.316092                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53672.316092                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 13834.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13834.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        14001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 83066.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       242375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       198250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 240062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       150700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 201312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 105937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 153687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111057.692308                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 61296.842209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 75816.939891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 113583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       242375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 65642.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       169850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        52500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 240062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        69900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       150700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 201312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 105937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 85812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 153687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70793.549202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 61296.842209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 75816.939891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 113583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       242375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 65642.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       169850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        52500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 240062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        69900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       150700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 201312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 105937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 85812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 153687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53672.316092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63778.412873                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1130                       # Transaction distribution
system.membus.trans_dist::ReadResp               1129                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             22                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        78912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               29                       # Total snoops (count)
system.membus.snoop_fanout::samples              1268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1268                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1691319                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6512252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2411                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2409                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               20                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              616                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             37                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              701                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             701                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        45888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 116096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1970                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             3798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.162191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  3182     83.78%     83.78% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   616     16.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1612746                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1029717                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1094488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87955                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            312724                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             90447                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            312726                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            87431                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           305491                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83723                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           317469                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            85200                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           315739                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            87953                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           311230                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            83220                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           308250                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
