

LIBRARY WORK;LIBRARY std;
LIBRARY IEEE;USE IEEE.STD_LOGIC_1164.ALL;USE IEEE.numeric_bit.ALL;USE IEEE.std_logic_arith.all;USE IEEE.numeric_std.all;USE IEEE.std_logic_signed.all;     

entity Adder_Subtracter is
    Port ( A : in  STD_LOGIC_VECTOR (3 downto 0);
           B : in  STD_LOGIC_VECTOR (3 downto 0);
           M : in  STD_LOGIC; 
           Sum : out  STD_LOGIC_VECTOR (3 downto 0);
           cout: out  STD_LOGIC);
end entity  Adder_Subtracter;

architecture structural of Adder_Subtracter is

COMPONENT fa IS
port(x,y,cin: in STD_LOGIC; 
     s,cout: out STD_LOGIC);
END COMPONENT fa;


signal c0,c1,c2,c3: STD_LOGIC;
signal s0,s1,s2,s3: STD_LOGIC;

begin   

bit3:fa
PORT MAP(A(3),B(3) xor M ,c2,Sum(3),c3);
bit2:fa
PORT MAP(A(2),B(2) xor M ,c1,Sum(2),c2);
bit1:fa
PORT MAP(A(1),B(1) xor M ,c0,Sum(1),c1);
bit0:fa
PORT MAP(A(0),B(0) xor M,M,Sum(0),c0);

cout<=c3;

end architecture structural;
