EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Logan_AD8605
#
DEF Logan_AD8605 U 0 5 Y Y 1 F N
F0 "U" 0 200 50 H V L CNN
F1 "Logan_AD8605" 0 -200 50 H V L CNN
F2 "Package_TO_SOT_SMD:TSOT-23-5" 0 0 50 H I C CNN
F3 "" 0 200 50 H I C CNN
ALIAS OPA188xxDBV
$FPLIST
 TSOT*23*
$ENDFPLIST
DRAW
P 4 0 1 10 -200 200 200 0 -200 -200 -200 200 f
X V- 2 -100 -300 150 U 50 50 0 1 W
X V+ 5 -100 300 150 D 50 50 0 1 W
X ~ 1 300 0 100 L 50 50 1 1 O
X + 3 -300 100 100 R 50 50 1 1 I
X - 4 -300 -100 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Logan_MCP4821
#
DEF Logan_MCP4821 U 0 40 Y Y 1 F N
F0 "U" 50 425 50 H V L CNN
F1 "Logan_MCP4821" 50 350 50 H V L CNN
F2 "Package_SO:MSOP-10-1EP_3x3mm_P0.5mm_EP1.68x1.88mm" 900 -100 50 H I C CNN
F3 "" 900 -100 50 H I C CNN
ALIAS MCP4811 MCP4821
$FPLIST
 DIP*W7.62mm*
 MSOP*3x3mm*P0.65mm*
 SOIC*3.9x4.9mm*P1.27mm*
$ENDFPLIST
DRAW
P 6 0 0 10 500 0 200 300 -400 300 -400 -300 200 -300 500 0 f
X Vdd 1 0 400 100 D 50 50 1 1 W
X SDI 10 -500 -100 100 R 50 50 1 1 I
X ~CS 2 -500 0 100 R 50 50 1 1 I
X VREF 3 -150 400 100 D 50 50 1 1 I
X VOUT 4 600 0 100 L 50 50 1 1 O
X NC 5 -150 -400 100 U 50 50 1 1 N
X ~LAT 6 -500 200 100 R 50 50 1 1 I
X Vss 7 0 -400 100 U 50 50 1 1 W
X SD0 8 -500 -200 100 R 50 50 1 1 I
X SCK 9 -500 100 100 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# MCU_ST_STM32F0_STM32F030F4Px
#
DEF MCU_ST_STM32F0_STM32F030F4Px U 0 20 Y Y 1 F N
F0 "U" -400 650 50 H V L CNN
F1 "MCU_ST_STM32F0_STM32F030F4Px" 200 650 50 H V L CNN
F2 "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm" -400 -700 50 H I R CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 TSSOP*4.4x6.5mm*P0.65mm*
$ENDFPLIST
DRAW
S -400 -700 400 600 0 1 10 f
X BOOT0 1 -500 300 100 R 50 50 1 1 I
X PA4 10 500 100 100 L 50 50 1 1 B
X PA5 11 500 0 100 L 50 50 1 1 B
X PA6 12 500 -100 100 L 50 50 1 1 B
X PA7 13 500 -200 100 L 50 50 1 1 B
X PB1 14 -500 -600 100 R 50 50 1 1 B
X VSS 15 0 -800 100 U 50 50 1 1 W
X VDD 16 0 700 100 D 50 50 1 1 W
X PA9 17 500 -300 100 L 50 50 1 1 B
X PA10 18 500 -400 100 L 50 50 1 1 B
X PA13 19 500 -500 100 L 50 50 1 1 B
X PF0 2 -500 -300 100 R 50 50 1 1 I
X PA14 20 500 -600 100 L 50 50 1 1 B
X PF1 3 -500 -400 100 R 50 50 1 1 I
X NRST 4 -500 500 100 R 50 50 1 1 I
X VDDA 5 100 700 100 D 50 50 1 1 W
X PA0 6 500 500 100 L 50 50 1 1 B
X PA1 7 500 400 100 L 50 50 1 1 B
X PA2 8 500 300 100 L 50 50 1 1 B
X PA3 9 500 200 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# Transistor_FET_IRF540N
#
DEF Transistor_FET_IRF540N Q 0 0 Y N 1 F N
F0 "Q" 250 75 50 H V L CNN
F1 "Transistor_FET_IRF540N" 250 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-220-3_Vertical" 250 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS IRF3205 IRF540N IRF740 IRLB8721PBF IRLZ34N IRLZ44N
$FPLIST
 TO?220*
$ENDFPLIST
DRAW
C 65 0 111 0 1 10 N
C 100 -70 11 0 1 0 F
C 100 70 11 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 0 30 -70 100 -70 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 0 30 0 100 0 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 0 30 70 100 70 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 -70 100 -100 N
P 2 0 1 0 100 -70 100 0 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 10 10 75 10 -75 10 -75 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 100 -70 130 -70 130 70 100 70 N
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X G 1 -200 0 100 R 50 50 1 1 I
X D 2 100 200 100 D 50 50 1 1 P
X S 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
