{
   "ActiveEmotionalView":"Reduced Jogs",
   "Default View_ScaleFactor":"1.32437",
   "Default View_TopLeft":"1285,-196",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:false|/jesd204_0_rx_core_clk_out:false|/wireoutbreakout_0_rx_reset:false|/okAXI4LiteInterface_0_m_axi_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Interfaces View_ScaleFactor":"0.909232",
   "Interfaces View_TopLeft":"-201,-236",
   "No Loops_ScaleFactor":"0.71946",
   "No Loops_TopLeft":"-202,-234",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/okAXI4LiteInterface_0_m_axi_aclk:true|/jesd204_0_rx_core_clk_out:true|/wireoutbreakout_0_rx_reset:true|/okAXI4LiteInterface_0_m_axi_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 8 -x 3190 -y 1360 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 8 -x 3190 -y 1280 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 8 -x 3190 -y 1300 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 8 -x 3190 -y 1420 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 8 -x 3190 -y 1440 -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 3 -x 1090 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 21 23 28 35 25 26 27 29 30 31 32 33 34 22 36} -defaultsOSRD -pinY s_axi 140L -pinY m_axis_rx 0R -pinY refclk_p 200L -pinY refclk_n 160L -pinY rx_core_clk_out 20R -pinY s_axi_aclk 320L -pinY s_axi_aresetn 340L -pinY rx_reset 220L -pinBusY rxp 280L -pinBusY rxn 300L -pinY rx_aresetn 40R -pinBusY rx_start_of_frame 160R -pinBusY rx_end_of_frame 180R -pinBusY rx_start_of_multiframe 200R -pinBusY rx_end_of_multiframe 220R -pinBusY rx_frame_error 240R -pinY rx_sysref 180L -pinY rx_sync 340R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 660 -y 400 -defaultsOSRD -pinY CLK_IN_D 0L -pinY CLK_IN_D.IBUF_DS_P 20L -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusY IBUF_OUT 0R
preplace inst util_ds_buf_1 -pg 1 -lvl 7 -x 2990 -y 1280 -defaultsOSRD -pinBusY OBUF_IN 20L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst util_ds_buf_2 -pg 1 -lvl 7 -x 2990 -y 1420 -defaultsOSRD -pinBusY OBUF_IN 0L -pinBusY OBUF_DS_P 0R -pinBusY OBUF_DS_N 20R
preplace inst ila_0 -pg 1 -lvl 7 -x 2990 -y 140 -swap {14 0 4 3 1 9 6 5 7 8 2 10 11 12 13} -defaultsOSRD -pinY clk 680L -pinBusY probe0 0L -pinBusY probe1 380L -pinBusY probe2 360L -pinBusY probe3 40L -pinBusY probe4 520L -pinBusY probe5 420L -pinBusY probe6 400L -pinBusY probe7 440L -pinBusY probe8 460L -pinBusY probe9 300L -pinBusY probe10 540L -pinBusY probe11 560L -pinBusY probe12 580L -pinBusY probe13 600L
preplace inst fifo_generator_0 -pg 1 -lvl 7 -x 2990 -y 920 -swap {0 1 2 3 4 5 6 7 9 8 10 11 12 13} -defaultsOSRD -pinY FIFO_WRITE 0L -pinY FIFO_WRITE.full 20L -pinY FIFO_WRITE.din 40L -pinY FIFO_WRITE.wr_en 60L -pinY FIFO_READ 80L -pinY FIFO_READ.empty 100L -pinY FIFO_READ.dout 120L -pinY FIFO_READ.rd_en 140L -pinY rst 180L -pinY wr_clk 160L -pinY rd_clk 260L -pinY valid 0R -pinY wr_rst_busy 20R -pinY rd_rst_busy 40R
preplace inst frontpanel_1 -pg 1 -lvl 1 -x 220 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 15 14 13 16 17 18 19 20 21 22 23 24 25} -defaultsOSRD -pinY host_interface 0L -pinY wirein00 0R -pinY wirein01 40R -pinY wirein01.wi01_ep_dataout 60R -pinY wirein02 80R -pinY wirein02.wi02_ep_dataout 100R -pinY wirein03 120R -pinY wirein03.wi03_ep_dataout 140R -pinY wireout20 180R -pinY btpipein80 160R -pinY btpipeouta0 400R -pinY btpipeouta0.btpoa0_ep_read 420R -pinY btpipeouta0.btpoa0_ep_blockstrobe 440R -pinY btpipeouta0.btpoa0_ep_ready 460R -pinY btpipeouta0.btpoa0_ep_datain 480R -pinY okClk 500R
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 2 -x 660 -y 740 -defaultsOSRD -pinY btpipein_DATA 20L -pinY wireout_READDATA 40L -pinY m_axi 0R -pinY okClkIn 60L -pinY m_axi_aclk 20R -pinY m_axi_aresetn 40R -pinY activity_mon 60R
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 660 -y 560 -defaultsOSRD -pinY wirein_READDATA 0L -pinY rx_reset 0R
preplace inst data_processing_unit_0 -pg 1 -lvl 6 -x 2500 -y 660 -swap {5 6 2 3 1 4 0 7 11 10 9 8} -defaultsOSRD -pinBusY V_threshold 100L -pinBusY time_min 120L -pinBusY time_max 40L -pinY clk 60L -pinY RESET_N 20L -pinBusY sample0 80L -pinBusY sample1 0L -pinY valid 0R -pinBusY V_peak 80R -pinBusY AUC 60R -pinBusY dt 40R -pinBusY IPI 20R
preplace inst jesd204_0_transport_0 -pg 1 -lvl 4 -x 1590 -y 60 -swap {0 1 2 3 4 5 11 6 7 20 8 10 12 13 14 15 16 17 18 21 19 9} -defaultsOSRD -pinY rx 280L -pinY clk 300L -pinY rst_n 320L -pinBusY signalA_sampl0 0R -pinBusY signalA_sampl1 120R -pinY signalA_cntrl0 20R -pinY signalA_cntrl1 40R -pinBusY signalB_sampl0 300R -pinBusY signalB_sampl1 60R -pinY signalB_cntrl0 100R -pinY signalB_cntrl1 140R -pinBusY signalC_sampl0 160R -pinBusY signalC_sampl1 180R -pinY signalC_cntrl0 200R -pinY signalC_cntrl1 220R -pinBusY signalD_sampl0 240R -pinBusY signalD_sampl1 260R -pinY signalD_cntrl0 320R -pinY signalD_cntrl1 280R -pinY ready_out 80R
preplace inst negate_0 -pg 1 -lvl 6 -x 2500 -y 1100 -defaultsOSRD -pinY a 0L -pinY nota 0R
preplace inst half_rate_0 -pg 1 -lvl 6 -x 2500 -y 880 -swap {3 1 2 0} -defaultsOSRD -pinBusY data_in 40L -pinBusY data_out 40R -pinY clk 20L -pinY rst_n 0L
preplace inst enable_read_0 -pg 1 -lvl 5 -x 1980 -y 1060 -swap {1 0 2} -defaultsOSRD -pinY read 40L -pinY empty 20L -pinY read_en 0R
preplace inst enable_write_0 -pg 1 -lvl 6 -x 2500 -y 1240 -swap {2 4 0 3 1} -defaultsOSRD -pinY blockstrobe 40L -pinY read 60L -pinY full 0L -pinY wr_en 0R -pinY fast_clk 20L
preplace inst concat_pad_0 -pg 1 -lvl 5 -x 1980 -y 740 -defaultsOSRD -pinBusY in0 0L -pinBusY in1 20L -pinBusY pad_out 80R
preplace netloc frontpanel_0_okClk 1 1 6 430 900 NJ 900 NJ 900 NJ 900 2210J 1160 2770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 2 1 930 680n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 2 1 890 660n
preplace netloc rxp_1 1 0 3 NJ 520 470J 620 NJ
preplace netloc rxn_1 1 0 3 NJ 540 450J 640 NJ
preplace netloc FPGA_JESD_CLKP_1 1 0 3 NJ 500 NJ 500 890J
preplace netloc FPGA_JESD_CLKM_1 1 0 3 NJ 340 NJ 340 930J
preplace netloc util_ds_buf_0_IBUF_OUT 1 2 5 910 740 1370J 600 1730J 460 NJ 460 2810
preplace netloc FPGA_JESD_SYSREFP_1 1 0 2 NJ 420 NJ
preplace netloc FPGA_JESD_SYSREFM_1 1 0 2 NJ 440 NJ
preplace netloc jesd204_0_rx_sync 1 1 7 NJ 1060 NJ 1060 1290 940 NJ 940 2170J 1180 2690 1360 NJ
preplace netloc jesd204_0_rx_core_clk_out 1 3 4 1350 640 1830J 620 2250 600 2690
preplace netloc wireoutbreakout_0_rx_reset 1 2 1 NJ 560
preplace netloc util_ds_buf_1_OBUF_DS_P 1 7 1 NJ 1280
preplace netloc util_ds_buf_1_OBUF_DS_N 1 7 1 NJ 1300
preplace netloc util_ds_buf_2_OBUF_DS_P 1 7 1 NJ 1420
preplace netloc util_ds_buf_2_OBUF_DS_N 1 7 1 NJ 1440
preplace netloc jesd204_0_rx_start_of_frame 1 3 4 NJ 500 1770J 480 NJ 480 2810
preplace netloc jesd204_0_rx_end_of_frame 1 3 4 1250J 480 1750J 500 NJ 500 2790
preplace netloc jesd204_0_rx_end_of_multiframe 1 3 4 1290J 540 NJ 540 NJ 540 2750
preplace netloc jesd204_0_rx_start_of_multiframe 1 3 4 1270J 520 NJ 520 NJ 520 2770
preplace netloc jesd204_0_rx_frame_error 1 3 4 1330J 560 NJ 560 NJ 560 2730
preplace netloc jesd204_0_rx_aresetn 1 3 4 1370 580 NJ 580 2290 580 2710
preplace netloc jesd204_0_transport_0_signalA_sampl1 1 4 3 N 180 NJ 180 NJ
preplace netloc jesd204_0_transport_0_ready_out 1 4 3 N 140 NJ 140 NJ
preplace netloc data_processing_unit_0_valid 1 6 1 N 660
preplace netloc data_processing_unit_0_dt 1 6 1 N 700
preplace netloc data_processing_unit_0_IPI 1 6 1 N 680
preplace netloc data_processing_unit_0_AUC 1 6 1 N 720
preplace netloc data_processing_unit_0_V_peak 1 6 1 N 740
preplace netloc jesd204_0_transport_0_signalB_sampl0 1 4 2 1850 640 2330
preplace netloc jesd204_0_transport_0_signalB_sampl1 1 4 2 NJ 120 2350
preplace netloc jesd204_0_transport_0_signalD_cntrl0 1 4 1 1790 380n
preplace netloc negate_0_nota 1 6 1 NJ 1100
preplace netloc half_rate_0_data_out 1 6 1 2710 920n
preplace netloc enable_read_0_read_en 1 5 2 2230 1040 2650J
preplace netloc fifo_generator_0_empty 1 4 3 1850 1000 2150J 1020 N
preplace netloc frontpanel_0_btpoa0_ep_read 1 1 5 410J 880 NJ 880 NJ 880 1770 980 2110
preplace netloc fifo_generator_0_full 1 5 2 2350 1000 2770J
preplace netloc concat_pad_0_out 1 5 1 2230 820n
preplace netloc enable_write_0_wr_en 1 6 1 2810 980n
preplace netloc fifo_generator_0_dout 1 1 6 NJ 1080 NJ 1080 NJ 1080 1810J 960 2190J 980 2670
preplace netloc frontpanel_1_wi01_ep_dataout 1 1 5 N 660 850J 760 1390J 660 NJ 660 2310J
preplace netloc frontpanel_1_wi02_ep_dataout 1 1 5 470 680 830J 780 1410J 680 NJ 680 2270J
preplace netloc frontpanel_1_wi03_ep_dataout 1 1 5 430 280 NJ 280 1310J 620 1810J 600 2230J
preplace netloc frontpanel_1_btpoa0_ep_blockstrobe 1 1 5 470J 920 NJ 920 NJ 920 NJ 920 2130
preplace netloc host_interface_1 1 0 1 NJ 600
preplace netloc okAXI4LiteInterface_0_m_axi 1 2 1 870 480n
preplace netloc frontpanel_1_wirein00 1 1 1 410 560n
preplace netloc frontpanel_1_btpipein80 1 1 1 N 760
preplace netloc jesd204_0_m_axis_rx 1 3 1 N 340
preplace netloc frontpanel_1_wireout20 1 1 1 N 780
levelinfo -pg 1 0 220 660 1090 1590 1980 2500 2990 3190
pagesize -pg 1 -db -bbox -sgen -210 0 3350 1500
",
   "Reduced Jogs_ScaleFactor":"0.681131",
   "Reduced Jogs_TopLeft":"-109,571",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port host_interface -pg 1 -lvl 0 -x -20 -y 340 -defaultsOSRD
preplace port FPGA_JESD_CLKP -pg 1 -lvl 0 -x -20 -y 290 -defaultsOSRD
preplace port FPGA_JESD_CLKM -pg 1 -lvl 0 -x -20 -y 310 -defaultsOSRD
preplace port FPGA_JESD_SYSREFP -pg 1 -lvl 0 -x -20 -y 620 -defaultsOSRD
preplace port FPGA_JESD_SYSREFM -pg 1 -lvl 0 -x -20 -y 640 -defaultsOSRD
preplace port JESD_SYNC -pg 1 -lvl 6 -x 2080 -y 430 -defaultsOSRD
preplace port CLK_LAO_0P -pg 1 -lvl 0 -x -20 -y 1000 -defaultsOSRD
preplace port CLK_LAO_0M -pg 1 -lvl 0 -x -20 -y 1020 -defaultsOSRD
preplace portBus rxp -pg 1 -lvl 0 -x -20 -y 390 -defaultsOSRD
preplace portBus rxn -pg 1 -lvl 0 -x -20 -y 410 -defaultsOSRD
preplace portBus SYNCbABP -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus SYNCbABM -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace portBus SYNCbCDP -pg 1 -lvl 6 -x 2080 -y 660 -defaultsOSRD
preplace portBus SYNCbCDM -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace inst frontpanel_0 -pg 1 -lvl 2 -x 550 -y 200 -swap {0 1 2 3 4 16 6 7 8 9 10 11 12 13 14 15 5 17 18 19 20 21} -defaultsOSRD
preplace inst jesd204_0 -pg 1 -lvl 4 -x 1510 -y 570 -swap {21 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 0 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 194 193 204 195 197 201 199 200 206 196 202 203 205 209 208 207 211 210 212 213} -defaultsOSRD
preplace inst okAXI4LiteInterface_0 -pg 1 -lvl 3 -x 1020 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 26 27 25} -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 160 -y 620 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1920 -y 170 -swap {6 4 0 8 10 12 14 15 1 2 3 5 7 9 11 13} -defaultsOSRD
preplace inst wireoutbreakout_0 -pg 1 -lvl 2 -x 550 -y 540 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 5 -x 1920 -y 780 -defaultsOSRD
preplace inst util_ds_buf_2 -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 4 -x 1510 -y 890 -defaultsOSRD
preplace inst util_ds_buf_3 -pg 1 -lvl 2 -x 550 -y 980 -defaultsOSRD
preplace inst c_counter_binary_1 -pg 1 -lvl 3 -x 1020 -y 880 -swap {2 0 1 3} -defaultsOSRD
preplace inst clock_control_0 -pg 1 -lvl 2 -x 550 -y 680 -defaultsOSRD
preplace inst jesd_4421_data_split_0 -pg 1 -lvl 4 -x 1510 -y 60 -defaultsOSRD
preplace netloc frontpanel_0_okClk 1 1 2 330 360 770
preplace netloc okAXI4LiteInterface_0_m_axi_aresetn 1 3 1 1270 370n
preplace netloc okAXI4LiteInterface_0_m_axi_aclk 1 3 1 1290 350n
preplace netloc rxp_1 1 0 4 10J 450 NJ 450 780J 500 1240
preplace netloc rxn_1 1 0 4 0J 460 NJ 460 760J 490 1250
preplace netloc FPGA_JESD_CLKP_1 1 0 4 10J 350 320J 480 NJ 480 1260
preplace netloc FPGA_JESD_CLKM_1 1 0 4 0J 360 310J 470 NJ 470 1280
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 3 310J 600 NJ 600 1210
preplace netloc FPGA_JESD_SYSREFP_1 1 0 1 N 620
preplace netloc FPGA_JESD_SYSREFM_1 1 0 1 N 640
preplace netloc jesd204_0_rx_sync 1 4 2 1770 430 N
preplace netloc jesd204_0_rx_core_clk_out 1 3 2 1260 810 1750
preplace netloc jesd204_0_rx_tvalid 1 3 2 1300 190 1720
preplace netloc wireoutbreakout_0_rx_reset 1 2 2 NJ 540 1230
preplace netloc jesd204_0_rx_tdata 1 3 2 1290 210 1680
preplace netloc jesd204_0_rx_aresetn 1 4 1 1740J 180n
preplace netloc util_ds_buf_1_OBUF_DS_P 1 5 1 2060J 770n
preplace netloc util_ds_buf_1_OBUF_DS_N 1 5 1 2060J 790n
preplace netloc util_ds_buf_2_OBUF_DS_P 1 5 1 2060J 650n
preplace netloc util_ds_buf_2_OBUF_DS_N 1 5 1 2060J 670n
preplace netloc jesd204_0_gt_rxdata 1 4 1 1780J 300n
preplace netloc jesd204_0_gt_rxcharisk 1 4 1 1760J 260n
preplace netloc util_ds_buf_3_IBUF_OUT 1 2 1 770 900n
preplace netloc CLK_LAO_0M_1 1 0 2 NJ 1020 330J
preplace netloc CLK_LAO_0P_1 1 0 2 10J 980 NJ
preplace netloc c_counter_binary_1_Q 1 2 2 NJ 160 1200
preplace netloc c_counter_binary_0_Q 1 2 3 NJ 200 NJ 200 1690
preplace netloc frontpanel_0_ti40_ep_trigger 1 1 2 340 370 760
preplace netloc clock_control_0_clock_reset 1 2 2 760 800 1210J
preplace netloc clock_control_0_CE 1 2 3 780 680 1220 320 NJ
preplace netloc jesd_4421_data_split_0_A0 1 4 1 1780 -10n
preplace netloc jesd_4421_data_split_0_A1 1 4 1 1770 10n
preplace netloc jesd_4421_data_split_0_B0 1 4 1 1760 30n
preplace netloc jesd_4421_data_split_0_B1 1 4 1 1750 50n
preplace netloc jesd_4421_data_split_0_C0 1 4 1 1740 70n
preplace netloc jesd_4421_data_split_0_C1 1 4 1 1730 90n
preplace netloc jesd_4421_data_split_0_D0 1 4 1 1710 110n
preplace netloc jesd_4421_data_split_0_D1 1 4 1 1700 130n
preplace netloc frontpanel_0_btpipein80 1 2 1 790 100n
preplace netloc host_interface_1 1 0 2 NJ 340 310
preplace netloc okAXI4LiteInterface_0_m_axi 1 3 1 1300 310n
preplace netloc frontpanel_0_wireout20 1 2 1 780 120n
preplace netloc frontpanel_0_wirein00 1 1 2 350J 440 750
levelinfo -pg 1 -20 160 550 1020 1510 1920 2080
pagesize -pg 1 -db -bbox -sgen -230 -70 2250 1060
"
}
{
   "da_axi4_cnt":"1",
   "da_axi4_s2mm_cnt":"1"
}
