{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620440595528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620440595545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 21:23:15 2021 " "Processing started: Fri May 07 21:23:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620440595545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440595545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c NiosII " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c NiosII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440595545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620440596985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620440596985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.sv 2 2 " "Found 2 design units, including 2 entities, in source file bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606936 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet2 " "Found entity 2: bullet2" {  } { { "bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/bullet.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_b0 " "Found entity 1: frameRAM_b0" {  } { { "ram_bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bullet.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_P " "Found entity 1: frameRAM_P" {  } { { "ram.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine.sv 2 2 " "Found 2 design units, including 2 entities, in source file engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 engine " "Found entity 1: engine" {  } { { "engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606953 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_score " "Found entity 2: reg_score" {  } { { "engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/engine.sv" 784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1620440606965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_irq_mapper " "Found entity 1: lab62_soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440606990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440606990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0 " "Found entity 1: lab62_soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_006" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607055 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62_soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62_soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607095 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607095 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607095 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607095 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_008_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_008_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607123 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_008 " "Found entity 2: lab62_soc_mm_interconnect_0_router_008" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607128 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_003 " "Found entity 2: lab62_soc_mm_interconnect_0_router_003" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607133 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_002 " "Found entity 2: lab62_soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607133 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607139 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router_001 " "Found entity 2: lab62_soc_mm_interconnect_0_router_001" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1620440607142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62_soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607144 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_mm_interconnect_0_router " "Found entity 2: lab62_soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_rst " "Found entity 1: lab62_soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_usb_gpx " "Found entity 1: lab62_soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_timer_0 " "Found entity 1: lab62_soc_timer_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sysid_qsys_0 " "Found entity 1: lab62_soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_spi_0 " "Found entity 1: lab62_soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62_soc_sdram_pll_dffpipe_l2c" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607198 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62_soc_sdram_pll_stdsync_sv6" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607198 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62_soc_sdram_pll_altpll_vg92" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607198 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_sdram_pll " "Found entity 4: lab62_soc_sdram_pll" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_sdram_input_efifo_module " "Found entity 1: lab62_soc_sdram_input_efifo_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607205 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_sdram " "Found entity 2: lab62_soc_sdram" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_onchip_memory2_0 " "Found entity 1: lab62_soc_onchip_memory2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0 " "Found entity 1: lab62_soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62_soc_nios2_gen2_0_cpu " "Found entity 21: lab62_soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_leds_pio " "Found entity 1: lab62_soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_keycode " "Found entity 1: lab62_soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_keycode.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_key " "Found entity 1: lab62_soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_key.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab62_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607303 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab62_soc_jtag_uart_0_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607303 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab62_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607303 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab62_soc_jtag_uart_0_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607303 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62_soc_jtag_uart_0 " "Found entity 5: lab62_soc_jtag_uart_0" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc_hex_digits_pio " "Found entity 1: lab62_soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/aes_avalon_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/aes_avalon_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_avalon_interface " "Found entity 1: aes_avalon_interface" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607315 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/engine.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 engine " "Found entity 1: engine" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607324 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_score " "Found entity 2: reg_score" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "lab62_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/bullet.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607338 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet2 " "Found entity 2: bullet2" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "lab62_soc/synthesis/submodules/background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_barrier.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_barrier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_Barrier " "Found entity 1: frameRAM_Barrier" {  } { { "ram_barrier.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_avalon_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file aes_avalon_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_avalon_interface " "Found entity 1: aes_avalon_interface" {  } { { "aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/aes_avalon_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607360 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/aes_avalon_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_bb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_bb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_b1 " "Found entity 1: frameRAM_b1" {  } { { "ram_bb.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_gameover.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_gameover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_GO " "Found entity 1: frameRAM_GO" {  } { { "ram_gameover.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_gameover.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_barrier1.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_barrier1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_Barrier1 " "Found entity 1: frameRAM_Barrier1" {  } { { "ram_barrier1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_explosion.sv 2 2 " "Found 2 design units, including 2 entities, in source file ram_explosion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_EP " "Found entity 1: frameRAM_EP" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607389 ""} { "Info" "ISGN_ENTITY_NAME" "2 frameRAM_EP1 " "Found entity 2: frameRAM_EP1" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_background.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_bkgrd " "Found entity 1: frameRAM_bkgrd" {  } { { "ram_background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.sv 1 1 " "Found 1 design units, including 1 entities, in source file background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/background.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_enemy2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_enemy2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_enemy2 " "Found entity 1: frameRAM_enemy2" {  } { { "ram_enemy2.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_enemy2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440607408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440607408 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1620440607461 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1620440607461 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1620440607461 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1620440607462 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62_soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1620440607464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620440607832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h lab62.sv(61) " "Verilog HDL or VHDL warning at lab62.sv(61): object \"Reset_h\" assigned a value but never read" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440607833 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "lab62.sv" "hex_driver4" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440607845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440607862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_avalon_interface lab62_soc:u0\|aes_avalon_interface:aes " "Elaborating entity \"aes_avalon_interface\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "aes" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440607908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0 " "Elaborating entity \"reg_file\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "r0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440607923 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[0\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[0\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[1\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[1\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[2\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[2\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[3\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[3\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[4\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[4\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[5\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[5\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[6\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[6\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607936 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[7\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[7\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[8\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[8\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[9\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[9\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[10\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[10\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[11\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[11\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[12\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[12\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[13\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[13\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[14\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[14\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register\[15\]\[31..16\] 0 aes_avalon_interface.sv(37) " "Net \"register\[15\]\[31..16\]\" at aes_avalon_interface.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "statues\[2\]\[3\] 0 aes_avalon_interface.sv(41) " "Net \"statues\[2\]\[3\]\" at aes_avalon_interface.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "statues\[0\]\[3\] 0 aes_avalon_interface.sv(41) " "Net \"statues\[0\]\[3\]\" at aes_avalon_interface.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440607937 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "color\[31..24\] aes_avalon_interface.sv(35) " "Output port \"color\[31..24\]\" at aes_avalon_interface.sv(35) has no driver" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620440607938 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0 " "Elaborating entity \"engine\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "e0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440607989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(110) " "Verilog HDL assignment warning at engine.sv(110): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607992 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(111) " "Verilog HDL assignment warning at engine.sv(111): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607993 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(120) " "Verilog HDL assignment warning at engine.sv(120): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607993 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(121) " "Verilog HDL assignment warning at engine.sv(121): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607994 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(125) " "Verilog HDL assignment warning at engine.sv(125): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607994 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(126) " "Verilog HDL assignment warning at engine.sv(126): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607994 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(130) " "Verilog HDL assignment warning at engine.sv(130): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607995 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(131) " "Verilog HDL assignment warning at engine.sv(131): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607995 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(135) " "Verilog HDL assignment warning at engine.sv(135): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607995 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(136) " "Verilog HDL assignment warning at engine.sv(136): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607995 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(155) " "Verilog HDL assignment warning at engine.sv(155): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607997 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(156) " "Verilog HDL assignment warning at engine.sv(156): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607997 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(160) " "Verilog HDL assignment warning at engine.sv(160): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607997 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(161) " "Verilog HDL assignment warning at engine.sv(161): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607998 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(165) " "Verilog HDL assignment warning at engine.sv(165): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607998 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(166) " "Verilog HDL assignment warning at engine.sv(166): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607998 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(170) " "Verilog HDL assignment warning at engine.sv(170): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607999 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(171) " "Verilog HDL assignment warning at engine.sv(171): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440607999 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(190) " "Verilog HDL assignment warning at engine.sv(190): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608002 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(191) " "Verilog HDL assignment warning at engine.sv(191): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608002 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(195) " "Verilog HDL assignment warning at engine.sv(195): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608002 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(196) " "Verilog HDL assignment warning at engine.sv(196): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608002 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(200) " "Verilog HDL assignment warning at engine.sv(200): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608003 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(201) " "Verilog HDL assignment warning at engine.sv(201): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608003 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(205) " "Verilog HDL assignment warning at engine.sv(205): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608003 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(206) " "Verilog HDL assignment warning at engine.sv(206): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608003 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(218) " "Verilog HDL assignment warning at engine.sv(218): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608005 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(219) " "Verilog HDL assignment warning at engine.sv(219): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608005 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(223) " "Verilog HDL assignment warning at engine.sv(223): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608005 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(224) " "Verilog HDL assignment warning at engine.sv(224): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608005 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(228) " "Verilog HDL assignment warning at engine.sv(228): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608006 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(229) " "Verilog HDL assignment warning at engine.sv(229): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608006 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(233) " "Verilog HDL assignment warning at engine.sv(233): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608006 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(234) " "Verilog HDL assignment warning at engine.sv(234): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608006 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(246) " "Verilog HDL assignment warning at engine.sv(246): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608008 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(247) " "Verilog HDL assignment warning at engine.sv(247): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608008 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(251) " "Verilog HDL assignment warning at engine.sv(251): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608008 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(252) " "Verilog HDL assignment warning at engine.sv(252): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608009 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(256) " "Verilog HDL assignment warning at engine.sv(256): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608009 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(257) " "Verilog HDL assignment warning at engine.sv(257): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608009 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(261) " "Verilog HDL assignment warning at engine.sv(261): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608009 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(262) " "Verilog HDL assignment warning at engine.sv(262): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608009 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(281) " "Verilog HDL assignment warning at engine.sv(281): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608011 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(282) " "Verilog HDL assignment warning at engine.sv(282): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608011 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(286) " "Verilog HDL assignment warning at engine.sv(286): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608011 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(287) " "Verilog HDL assignment warning at engine.sv(287): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608011 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(291) " "Verilog HDL assignment warning at engine.sv(291): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608012 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(292) " "Verilog HDL assignment warning at engine.sv(292): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608012 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(296) " "Verilog HDL assignment warning at engine.sv(296): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608012 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(297) " "Verilog HDL assignment warning at engine.sv(297): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608012 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(316) " "Verilog HDL assignment warning at engine.sv(316): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608014 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(317) " "Verilog HDL assignment warning at engine.sv(317): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608014 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(321) " "Verilog HDL assignment warning at engine.sv(321): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608014 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(322) " "Verilog HDL assignment warning at engine.sv(322): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608014 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(326) " "Verilog HDL assignment warning at engine.sv(326): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608015 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(327) " "Verilog HDL assignment warning at engine.sv(327): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608015 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(331) " "Verilog HDL assignment warning at engine.sv(331): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608015 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(332) " "Verilog HDL assignment warning at engine.sv(332): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608015 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(345) " "Verilog HDL assignment warning at engine.sv(345): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608017 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(346) " "Verilog HDL assignment warning at engine.sv(346): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608017 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(350) " "Verilog HDL assignment warning at engine.sv(350): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608017 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(351) " "Verilog HDL assignment warning at engine.sv(351): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608017 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(355) " "Verilog HDL assignment warning at engine.sv(355): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608017 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(356) " "Verilog HDL assignment warning at engine.sv(356): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608018 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(360) " "Verilog HDL assignment warning at engine.sv(360): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608018 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(361) " "Verilog HDL assignment warning at engine.sv(361): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608018 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(374) " "Verilog HDL assignment warning at engine.sv(374): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608020 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(375) " "Verilog HDL assignment warning at engine.sv(375): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608020 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(379) " "Verilog HDL assignment warning at engine.sv(379): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608020 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(380) " "Verilog HDL assignment warning at engine.sv(380): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608020 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(384) " "Verilog HDL assignment warning at engine.sv(384): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608021 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(385) " "Verilog HDL assignment warning at engine.sv(385): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608021 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(389) " "Verilog HDL assignment warning at engine.sv(389): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608021 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(390) " "Verilog HDL assignment warning at engine.sv(390): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608021 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(398) " "Verilog HDL assignment warning at engine.sv(398): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608022 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(407) " "Verilog HDL assignment warning at engine.sv(407): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608023 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(416) " "Verilog HDL assignment warning at engine.sv(416): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608024 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(425) " "Verilog HDL assignment warning at engine.sv(425): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608024 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(434) " "Verilog HDL assignment warning at engine.sv(434): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608025 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(443) " "Verilog HDL assignment warning at engine.sv(443): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608026 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(452) " "Verilog HDL assignment warning at engine.sv(452): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608027 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(462) " "Verilog HDL assignment warning at engine.sv(462): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608027 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(471) " "Verilog HDL assignment warning at engine.sv(471): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608028 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(485) " "Verilog HDL assignment warning at engine.sv(485): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608031 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(486) " "Verilog HDL assignment warning at engine.sv(486): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608031 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(490) " "Verilog HDL assignment warning at engine.sv(490): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608031 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(491) " "Verilog HDL assignment warning at engine.sv(491): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608031 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(495) " "Verilog HDL assignment warning at engine.sv(495): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608031 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(496) " "Verilog HDL assignment warning at engine.sv(496): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608032 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(500) " "Verilog HDL assignment warning at engine.sv(500): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608032 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 engine.sv(501) " "Verilog HDL assignment warning at engine.sv(501): truncated value with size 32 to match size of target (18)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608032 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(509) " "Verilog HDL assignment warning at engine.sv(509): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608033 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(518) " "Verilog HDL assignment warning at engine.sv(518): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608034 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(527) " "Verilog HDL assignment warning at engine.sv(527): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608035 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(536) " "Verilog HDL assignment warning at engine.sv(536): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608036 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(545) " "Verilog HDL assignment warning at engine.sv(545): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608037 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(554) " "Verilog HDL assignment warning at engine.sv(554): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608038 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(563) " "Verilog HDL assignment warning at engine.sv(563): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608039 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(572) " "Verilog HDL assignment warning at engine.sv(572): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608040 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(581) " "Verilog HDL assignment warning at engine.sv(581): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608041 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(590) " "Verilog HDL assignment warning at engine.sv(590): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608042 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(599) " "Verilog HDL assignment warning at engine.sv(599): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608043 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(609) " "Verilog HDL assignment warning at engine.sv(609): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608044 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(619) " "Verilog HDL assignment warning at engine.sv(619): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608045 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(628) " "Verilog HDL assignment warning at engine.sv(628): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608046 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(637) " "Verilog HDL assignment warning at engine.sv(637): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608047 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(646) " "Verilog HDL assignment warning at engine.sv(646): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608049 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(655) " "Verilog HDL assignment warning at engine.sv(655): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608050 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(664) " "Verilog HDL assignment warning at engine.sv(664): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608052 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(673) " "Verilog HDL assignment warning at engine.sv(673): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608054 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(682) " "Verilog HDL assignment warning at engine.sv(682): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608056 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(691) " "Verilog HDL assignment warning at engine.sv(691): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608058 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(700) " "Verilog HDL assignment warning at engine.sv(700): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608059 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 engine.sv(710) " "Verilog HDL assignment warning at engine.sv(710): truncated value with size 32 to match size of target (11)" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440608061 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_P lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0 " "Elaborating entity \"frameRAM_P\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "p0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440608223 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(16) " "Net \"mem.data_a\" at ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608286 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(16) " "Net \"mem.waddr_a\" at ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608286 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(16) " "Net \"mem.we_a\" at ram.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608286 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_b0 lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0 " "Elaborating entity \"frameRAM_b0\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "b0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440608306 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_bullet.sv(16) " "Net \"mem.data_a\" at ram_bullet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bullet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608347 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_bullet.sv(16) " "Net \"mem.waddr_a\" at ram_bullet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bullet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608347 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_bullet.sv(16) " "Net \"mem.we_a\" at ram_bullet.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bullet.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608347 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_b1 lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1 " "Elaborating entity \"frameRAM_b1\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "b1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440608365 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_bb.sv(10) " "Net \"mem.data_a\" at ram_bb.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_bb.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bb.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608378 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b1:b1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_bb.sv(10) " "Net \"mem.waddr_a\" at ram_bb.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_bb.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bb.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608378 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b1:b1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_bb.sv(10) " "Net \"mem.we_a\" at ram_bb.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_bb.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_bb.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608379 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b1:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_Barrier lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0 " "Elaborating entity \"frameRAM_Barrier\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "s0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440608399 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_barrier.sv(10) " "Net \"mem.data_a\" at ram_barrier.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_barrier.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608473 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_barrier.sv(10) " "Net \"mem.waddr_a\" at ram_barrier.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_barrier.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608473 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_barrier.sv(10) " "Net \"mem.we_a\" at ram_barrier.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_barrier.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608473 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_Barrier1 lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1 " "Elaborating entity \"frameRAM_Barrier1\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "s1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440608495 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_barrier1.sv(10) " "Net \"mem.data_a\" at ram_barrier1.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_barrier1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier1.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608573 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_barrier1.sv(10) " "Net \"mem.waddr_a\" at ram_barrier1.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_barrier1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier1.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608573 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_barrier1.sv(10) " "Net \"mem.we_a\" at ram_barrier1.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_barrier1.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_barrier1.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440608573 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_GO lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go " "Elaborating entity \"frameRAM_GO\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "go" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440608596 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_gameover.sv(10) " "Net \"mem.data_a\" at ram_gameover.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_gameover.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_gameover.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637694 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_gameover.sv(10) " "Net \"mem.waddr_a\" at ram_gameover.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_gameover.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_gameover.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637694 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_gameover.sv(10) " "Net \"mem.we_a\" at ram_gameover.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_gameover.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_gameover.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637696 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_EP lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex " "Elaborating entity \"frameRAM_EP\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "ex" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440637753 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_explosion.sv(10) " "Net \"mem.data_a\" at ram_explosion.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637811 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_EP:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_explosion.sv(10) " "Net \"mem.waddr_a\" at ram_explosion.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637811 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_EP:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_explosion.sv(10) " "Net \"mem.we_a\" at ram_explosion.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637811 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_EP:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_EP1 lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1 " "Elaborating entity \"frameRAM_EP1\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "ex1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440637833 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_explosion.sv(33) " "Net \"mem.data_a\" at ram_explosion.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637886 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_EP1:ex1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_explosion.sv(33) " "Net \"mem.waddr_a\" at ram_explosion.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637886 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_EP1:ex1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_explosion.sv(33) " "Net \"mem.we_a\" at ram_explosion.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "ram_explosion.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_explosion.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440637886 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_EP1:ex1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_bkgrd lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0 " "Elaborating entity \"frameRAM_bkgrd\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "back0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440637906 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_background.sv(10) " "Net \"mem.data_a\" at ram_background.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_background.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440639987 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_background.sv(10) " "Net \"mem.waddr_a\" at ram_background.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_background.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440639987 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_background.sv(10) " "Net \"mem.we_a\" at ram_background.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_background.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440639987 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_enemy2 lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2 " "Elaborating entity \"frameRAM_enemy2\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "enemy2" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640029 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_enemy2.sv(10) " "Net \"mem.data_a\" at ram_enemy2.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_enemy2.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_enemy2.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440640059 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_enemy2:enemy2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_enemy2.sv(10) " "Net \"mem.waddr_a\" at ram_enemy2.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_enemy2.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_enemy2.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440640059 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_enemy2:enemy2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_enemy2.sv(10) " "Net \"mem.we_a\" at ram_enemy2.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "ram_enemy2.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ram_enemy2.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1620440640059 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_enemy2:enemy2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|font_rom:font0 " "Elaborating entity \"font_rom\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|font_rom:font0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "font0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_score lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|reg_score:high_score " "Elaborating entity \"reg_score\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|reg_score:high_score\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "high_score" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|vga_controller:v0 " "Elaborating entity \"vga_controller\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|vga_controller:v0\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "v0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "lab62_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640225 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|vga_controller:v0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "lab62_soc/synthesis/submodules/VGA_controller.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640227 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|vga_controller:v0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|ball:p0 " "Elaborating entity \"ball\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|ball:p0\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "p0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(51) " "Verilog HDL assignment warning at ball.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ball.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640274 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|ball:p0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ball.sv(69) " "Verilog HDL assignment warning at ball.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "ball.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/ball.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640275 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|ball:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|bullet:b0 " "Elaborating entity \"bullet\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|bullet:b0\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "b0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640313 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Plane_X_Size bullet.sv(7) " "Verilog HDL or VHDL warning at bullet.sv(7): object \"Plane_X_Size\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440640314 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet:b0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Plane_Y_Size bullet.sv(7) " "Verilog HDL or VHDL warning at bullet.sv(7): object \"Plane_Y_Size\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440640314 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet:b0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(51) " "Verilog HDL assignment warning at bullet.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640315 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet:b0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet2 lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|bullet2:b1 " "Elaborating entity \"bullet2\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|bullet2:b1\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "b1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Plane_X_Size bullet.sv(71) " "Verilog HDL or VHDL warning at bullet.sv(71): object \"Plane_X_Size\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440640364 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet2:b1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Plane_Y_Size bullet.sv(71) " "Verilog HDL or VHDL warning at bullet.sv(71): object \"Plane_Y_Size\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440640364 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet2:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(97) " "Verilog HDL assignment warning at bullet.sv(97): truncated value with size 32 to match size of target (10)" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640364 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet2:b1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bullet.sv(105) " "Verilog HDL assignment warning at bullet.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "lab62_soc/synthesis/submodules/bullet.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/bullet.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640364 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|bullet2:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0 " "Elaborating entity \"background\" for hierarchy \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\"" {  } { { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "bd0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Plane_X_Size background.sv(8) " "Verilog HDL or VHDL warning at background.sv(8): object \"Plane_X_Size\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440640410 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|background:bd0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Plane_Y_Size background.sv(8) " "Verilog HDL or VHDL warning at background.sv(8): object \"Plane_Y_Size\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440640410 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|background:bd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 background.sv(40) " "Verilog HDL assignment warning at background.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "lab62_soc/synthesis/submodules/background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620440640410 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|background:bd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_hex_digits_pio lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62_soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "hex_digits_pio" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab62_soc_jtag_uart_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "jtag_uart_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_w lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440640786 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440640786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440640857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440640857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440640896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440640896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440640936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440640936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440640947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440641027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440641027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440641042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440641121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440641121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440641132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440641192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440641192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_w:the_lab62_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440641202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_jtag_uart_0_scfifo_r lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab62_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|lab62_soc_jtag_uart_0_scfifo_r:the_lab62_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "the_lab62_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440641245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "lab62_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440641695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440641725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440641725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440641725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440641725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440641725 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440641725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab62_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_key lab62_soc:u0\|lab62_soc_key:key " "Elaborating entity \"lab62_soc_key\" for hierarchy \"lab62_soc:u0\|lab62_soc_key:key\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "key" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_keycode lab62_soc:u0\|lab62_soc_keycode:keycode " "Elaborating entity \"lab62_soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62_soc_keycode:keycode\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "keycode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_leds_pio lab62_soc:u0\|lab62_soc_leds_pio:leds_pio " "Elaborating entity \"lab62_soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62_soc_leds_pio:leds_pio\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "leds_pio" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62_soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "nios2_gen2_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_test_bench:the_lab62_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440642919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643085 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440643085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440643173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440643173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_a_module:lab62_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_register_bank_b_module:lab62_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643377 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440643377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440643719 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440643719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440643787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440643787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440643887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644012 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440644012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62_soc_nios2_gen2_0:nios2_gen2_0\|lab62_soc_nios2_gen2_0_cpu:cpu\|lab62_soc_nios2_gen2_0_cpu_nios2_oci:the_lab62_soc_nios2_gen2_0_cpu_nios2_oci\|lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_onchip_memory2_0 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab62_soc_onchip_memory2_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "onchip_memory2_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab62_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab62_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440644152 ""}  } { { "lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440644152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27g1 " "Found entity 1: altsyncram_27g1" {  } { { "db/altsyncram_27g1.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_27g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440644214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440644214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27g1 lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated " "Elaborating entity \"altsyncram_27g1\" for hierarchy \"lab62_soc:u0\|lab62_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_27g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram lab62_soc:u0\|lab62_soc_sdram:sdram " "Elaborating entity \"lab62_soc_sdram\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sdram" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_input_efifo_module lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module " "Elaborating entity \"lab62_soc_sdram_input_efifo_module\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram:sdram\|lab62_soc_sdram_input_efifo_module:the_lab62_soc_sdram_input_efifo_module\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "the_lab62_soc_sdram_input_efifo_module" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62_soc_sdram_pll\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sdram_pll" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_stdsync_sv6 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_dffpipe_l2c lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_stdsync_sv6:stdsync2\|lab62_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sdram_pll_altpll_vg92 lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62_soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62_soc:u0\|lab62_soc_sdram_pll:sdram_pll\|lab62_soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "sd1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_spi_0 lab62_soc:u0\|lab62_soc_spi_0:spi_0 " "Elaborating entity \"lab62_soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_spi_0:spi_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "spi_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_sysid_qsys_0 lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62_soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "sysid_qsys_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_timer_0 lab62_soc:u0\|lab62_soc_timer_0:timer_0 " "Elaborating entity \"lab62_soc_timer_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_timer_0:timer_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "timer_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_gpx lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62_soc_usb_gpx\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_gpx:usb_gpx\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_gpx" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_usb_rst lab62_soc:u0\|lab62_soc_usb_rst:usb_rst " "Elaborating entity \"lab62_soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62_soc_usb_rst:usb_rst\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "usb_rst" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "mm_interconnect_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440644791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_aes_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_aes_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "aes_aes_slave_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "aes_aes_slave_agent" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:aes_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:aes_aes_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "aes_aes_slave_agent_rsp_fifo" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440645957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62_soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router:router\|lab62_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_001 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_001\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_001_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_001:router_001\|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_001:router_001\|lab62_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_002:router_002\|lab62_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_003 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_003\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_003_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003\|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_003:router_003\|lab62_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_008 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_008\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "router_008" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_router_008_default_decode lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008\|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"lab62_soc_mm_interconnect_0_router_008_default_decode\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_router_008:router_008\|lab62_soc_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 4987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_demux_001 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_cmd_mux_001 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab62_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_demux_001 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 5597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_rsp_mux_001 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab62_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440646958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux_001.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440647089 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440647089 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620440647090 "|lab62|lab62_soc:u0|lab62_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_006 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v" 6598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|lab62_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc_irq_mapper lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62_soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62_soc_irq_mapper:irq_mapper\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "irq_mapper" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62_soc/synthesis/lab62_soc.v" "rst_controller_001" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440647498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0m14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0m14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0m14 " "Found entity 1: altsyncram_0m14" {  } { { "db/altsyncram_0m14.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_0m14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440652322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440652322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_h7c " "Found entity 1: mux_h7c" {  } { { "db/mux_h7c.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/mux_h7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440652676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440652676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440652876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440652876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_crh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_crh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_crh " "Found entity 1: cntr_crh" {  } { { "db/cntr_crh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cntr_crh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cmpr_irb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ki " "Found entity 1: cntr_6ki" {  } { { "db/cntr_6ki.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cntr_6ki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440653910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440653910 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440654295 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620440654495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.05.07.21:24:18 Progress: Loading sldf1c6236f/alt_sld_fab_wrapper_hw.tcl " "2021.05.07.21:24:18 Progress: Loading sldf1c6236f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440658203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440660396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440660552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440662519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440662624 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440662736 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440662864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440662868 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440662869 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1620440663574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf1c6236f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf1c6236f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf1c6236f/alt_sld_fab.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440663795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440663795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440663909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440663909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440663935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440663935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440664011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440664011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440664112 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440664112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440664112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/ip/sldf1c6236f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440664193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440664193 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62_soc:u0\|lab62_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1620440670483 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1620440670483 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10560 " "Parameter NUMWORDS_A set to 10560" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_bkgrd_93e44dbf.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_bkgrd_93e44dbf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2160 " "Parameter NUMWORDS_A set to 2160" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_P_1b82c5f0.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_P_1b82c5f0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1450 " "Parameter NUMWORDS_A set to 1450" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_b0_6cbbafa7.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_b0_6cbbafa7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 520 " "Parameter NUMWORDS_A set to 520" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_b1_6cbbafa4.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_b1_6cbbafa4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1974 " "Parameter NUMWORDS_A set to 1974" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_Barrier_25e6e69e.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_Barrier_25e6e69e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1974 " "Parameter NUMWORDS_A set to 1974" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_Barrier1_e3b06b06.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_Barrier1_e3b06b06.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1147 " "Parameter NUMWORDS_A set to 1147" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_enemy2_e0ed34b1.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_enemy2_e0ed34b1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2116 " "Parameter NUMWORDS_A set to 2116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_EP_6cbbab8c.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_EP_6cbbab8c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2116 " "Parameter NUMWORDS_A set to 2116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_EP1_de1ff718.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_EP1_de1ff718.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30492 " "Parameter NUMWORDS_A set to 30492" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/NiosII.ram0_frameRAM_GO_6cbbb4d6.hdl.mif " "Parameter INIT_FILE set to db/NiosII.ram0_frameRAM_GO_6cbbb4d6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1620440675392 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620440675392 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div4\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div4" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod3\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod3" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div3\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div3" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 452 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod2\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod2" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 452 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div2\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div2" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 443 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 443 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod4\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod4" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 471 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div7\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div7" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 682 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod8\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod8" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 682 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div6\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div6" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 609 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod7\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod7" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 609 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div5\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div5" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 599 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod6\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod6" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 599 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod5\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod5" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 590 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div9\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div9" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 710 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod11\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod11" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 710 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div8\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div8" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 700 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod10\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod10" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 700 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mod9\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mod9" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 691 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult6\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult6" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 261 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult9\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult9" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 296 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult3\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult3" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Div1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Div1" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult13\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult13" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult11\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult11" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 322 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult17\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult17" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult15\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult15" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 351 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult21\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult21" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 389 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult19\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult19" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 380 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult25\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult25" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|Mult23\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "Mult23" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 491 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\|Mod0\"" {  } { { "lab62_soc/synthesis/submodules/background.sv" "Mod0" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440675397 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620440675397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440675449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10560 " "Parameter \"NUMWORDS_A\" = \"10560\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_bkgrd_93e44dbf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_bkgrd_93e44dbf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440675449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440675449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q371 " "Found entity 1: altsyncram_q371" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440675525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440675525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440675917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440675917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/mux_73b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440675973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440675973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440676014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2160 " "Parameter \"NUMWORDS_A\" = \"2160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_P_1b82c5f0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_P_1b82c5f0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440676014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hj61 " "Found entity 1: altsyncram_hj61" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440676080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440676080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440676241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1450 " "Parameter \"NUMWORDS_A\" = \"1450\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_b0_6cbbafa7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_b0_6cbbafa7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440676241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4p61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4p61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4p61 " "Found entity 1: altsyncram_4p61" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440676308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440676308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440676469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b1:b1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 520 " "Parameter \"NUMWORDS_A\" = \"520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_b1_6cbbafa4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_b1_6cbbafa4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676469 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440676469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_en61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_en61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_en61 " "Found entity 1: altsyncram_en61" {  } { { "db/altsyncram_en61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_en61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440676537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440676537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440676681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1974 " "Parameter \"NUMWORDS_A\" = \"1974\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_Barrier_25e6e69e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_Barrier_25e6e69e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440676681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3871 " "Found entity 1: altsyncram_3871" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440676743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440676743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440676905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1974 " "Parameter \"NUMWORDS_A\" = \"1974\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_Barrier1_e3b06b06.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_Barrier1_e3b06b06.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440676905 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440676905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1971.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1971.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1971 " "Found entity 1: altsyncram_1971" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440676973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440676973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440677155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_enemy2:enemy2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1147 " "Parameter \"NUMWORDS_A\" = \"1147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_enemy2_e0ed34b1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_enemy2_e0ed34b1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440677156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1471 " "Found entity 1: altsyncram_1471" {  } { { "db/altsyncram_1471.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440677225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440677225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440677372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP:ex\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2116 " "Parameter \"NUMWORDS_A\" = \"2116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_EP_6cbbab8c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_EP_6cbbab8c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440677372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7r61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7r61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7r61 " "Found entity 1: altsyncram_7r61" {  } { { "db/altsyncram_7r61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_7r61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440677441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440677441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440677615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_EP1:ex1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2116 " "Parameter \"NUMWORDS_A\" = \"2116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_EP1_de1ff718.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_EP1_de1ff718.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677615 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440677615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3q61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3q61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3q61 " "Found entity 1: altsyncram_3q61" {  } { { "db/altsyncram_3q61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3q61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440677679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440677679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440677883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30492 " "Parameter \"NUMWORDS_A\" = \"30492\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/NiosII.ram0_frameRAM_GO_6cbbb4d6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/NiosII.ram0_frameRAM_GO_6cbbb4d6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440677883 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440677883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lr61 " "Found entity 1: altsyncram_lr61" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440677957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440677957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440678849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440678849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a3b " "Found entity 1: mux_a3b" {  } { { "db/mux_a3b.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/mux_a3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440678917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440678917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440679020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679020 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440679020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_itl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_ihe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440679378 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679378 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679378 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440679378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440679636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679637 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440679637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440679812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440679812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440679966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440679966 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 462 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440679966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rhe " "Found entity 1: alt_u_div_rhe" {  } { { "db/alt_u_div_rhe.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div3\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 452 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440680270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div3 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680270 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 452 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440680270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_ptl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div2\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 443 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440680723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div2 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440680723 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 443 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440680723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440680787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440680787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod4\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 471 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440681046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod4 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440681046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440681046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440681046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440681046 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 471 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440681046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult6\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 261 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440682619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult6 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682619 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 261 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440682619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2qs " "Found entity 1: mult_2qs" {  } { { "db/mult_2qs.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/mult_2qs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440682678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440682678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult3\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440682763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult3 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682763 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440682763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div1\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440682854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div1 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682854 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440682854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440682976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440682976 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440682976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683264 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_arg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440683472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440683472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_erg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440683652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440683652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|altshift:external_latency_ffs lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440683772 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440683772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683809 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440683913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rg " "Found entity 1: add_sub_9rg" {  } { { "db/add_sub_9rg.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_9rg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440683985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440683985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_drg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440684166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440684166 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|altshift:external_latency_ffs lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 331 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440684515 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440684515 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult17\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 360 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440684766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440685843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440685843 ""}  } { { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440685843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440685883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440685940 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440685976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_brg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440686063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440686063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440686206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440686258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/add_sub_frg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440686334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440686334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|altshift:external_latency_ffs lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult25\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 500 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440686382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\|lpm_divide:Mod0\"" {  } { { "lab62_soc/synthesis/submodules/background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440686733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\|lpm_divide:Mod0 " "Instantiated megafunction \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|background:bd0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440686733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440686733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440686733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620440686733 ""}  } { { "lab62_soc/synthesis/submodules/background.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/background.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620440686733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3nl " "Found entity 1: lpm_divide_3nl" {  } { { "db/lpm_divide_3nl.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/lpm_divide_3nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440686798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440686798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440686837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440686837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_eke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620440686885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440686885 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a0 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a1 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a2 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a3 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a8 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a9 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a10 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a11 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a16 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a17 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a18 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a19 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a24 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a25 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a26 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a27 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a32 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a33 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a34 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a35 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a40 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a41 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a42 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a43 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a48 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a49 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a50 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a51 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a56 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a57 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a58 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a59 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a64 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a65 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a66 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a67 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a72 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a73 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a74 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a75 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a80 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a81 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a82 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a83 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a88 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a89 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a90 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a91 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_GO:go\|altsyncram:mem_rtl_0\|altsyncram_lr61:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_lr61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_lr61.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 757 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_GO:go|altsyncram:mem_rtl_0|altsyncram_lr61:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a0 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a1 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a2 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a3 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a8 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a9 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a10 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a11 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a16 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a17 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a18 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a19 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier1:s1\|altsyncram:mem_rtl_0\|altsyncram_1971:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_1971.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_1971.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 754 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier1:s1|altsyncram:mem_rtl_0|altsyncram_1971:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a0 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a1 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a2 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a3 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a8 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a9 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a10 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a11 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a16 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a17 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a18 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a19 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_Barrier:s0\|altsyncram:mem_rtl_0\|altsyncram_3871:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_3871.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_3871.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 751 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_Barrier:s0|altsyncram:mem_rtl_0|altsyncram_3871:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a0 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a1 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a2 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a3 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a8 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a9 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a10 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a11 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a16 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a17 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a18 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a19 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_b0:b0\|altsyncram:mem_rtl_0\|altsyncram_4p61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_4p61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_4p61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 743 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_b0:b0|altsyncram:mem_rtl_0|altsyncram_4p61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a0 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a1 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a2 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a3 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a8 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a9 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a10 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a11 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a16 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a17 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a18 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a19 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_P:p0\|altsyncram:mem_rtl_0\|altsyncram_hj61:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_hj61.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_hj61.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 740 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_P:p0|altsyncram:mem_rtl_0|altsyncram_hj61:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a0 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a1 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a2 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a3 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a8 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a9 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a10 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a11 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a16 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a17 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a18 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a19 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a24 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a25 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a26 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a27 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a32 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a33 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a34 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a35 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a40 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a41 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a42 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a43 " "Synthesized away node \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|frameRAM_bkgrd:back0\|altsyncram:mem_rtl_0\|altsyncram_q371:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_q371.tdf" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/altsyncram_q371.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab62_soc/synthesis/submodules/engine.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/engine.sv" 766 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 112 0 0 } } { "lab62_soc/synthesis/submodules/aes_avalon_interface.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/aes_avalon_interface.sv" 24 0 0 } } { "lab62_soc/synthesis/lab62_soc.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/lab62_soc.v" 150 0 0 } } { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 168 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440687545 "|lab62|lab62_soc:u0|aes_avalon_interface:aes|reg_file:r0|engine:e0|frameRAM_bkgrd:back0|altsyncram:mem_rtl_0|altsyncram_q371:auto_generated|ram_block1a43"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1620440687545 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1620440687545 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1620440690240 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1620440690449 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1620440690449 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620440690449 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620440690449 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1620440690450 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1620440690450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 356 -1 0 } } { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 352 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 243 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 132 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v" 398 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v" 253 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v" 181 -1 0 } } { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1620440690520 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1620440690520 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440697301 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440697301 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440697301 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440697301 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440697301 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440697301 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620440697301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620440697302 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620440697302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440697713 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "319 " "319 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620440708412 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[2\]~18 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[2\]~18\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_25_result_int\[2\]~18" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_kke.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[1\]~20 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div4\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[1\]~20\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_25_result_int\[1\]~20" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_kke.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div3\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[1\]~14" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div9\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div9\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[1\]~14" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod11\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div7\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[2\]~18 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div7\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[2\]~18\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_25_result_int\[2\]~18" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_kke.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div7\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[1\]~20 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div7\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_25_result_int\[1\]~20\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_25_result_int\[1\]~20" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_kke.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod8\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div6\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Div6\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_22_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_22_result_int\[1\]~14" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_0ie.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod7\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod10\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_rhe:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_rhe.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_rhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~0 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~2 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~2\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~4 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~6 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_erg:auto_generated\|op_1~6\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~16 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_8_result_int\[0\]~16\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_8_result_int\[0\]~16" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_qhe.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~16 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_9_result_int\[0\]~16\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_9_result_int\[0\]~16" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_qhe.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""} { "Info" "ISCL_SCL_CELL_NAME" "lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~16 " "Logic cell \"lab62_soc:u0\|aes_avalon_interface:aes\|reg_file:r0\|engine:e0\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_10_result_int\[0\]~16\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_10_result_int\[0\]~16" { Text "C:/Users/mengy/Documents/ECE385_final_project/db/alt_u_div_qhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440708477 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1620440708477 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620440708663 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620440708663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mengy/Documents/ECE385_final_project/output_files/NiosII.map.smsg " "Generated suppressed messages file C:/Users/mengy/Documents/ECE385_final_project/output_files/NiosII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440709686 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 61 129 0 0 68 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 61 of its 129 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 68 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1620440714577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620440714741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620440714741 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/mengy/Documents/ECE385_final_project/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620440715589 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620440715589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14278 " "Implemented 14278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620440715590 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620440715590 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620440715590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13715 " "Implemented 13715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620440715590 ""} { "Info" "ICUT_CUT_TM_RAMS" "408 " "Implemented 408 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620440715590 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620440715590 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620440715590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620440715590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 387 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 387 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620440715730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 21:25:15 2021 " "Processing ended: Fri May 07 21:25:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620440715730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620440715730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620440715730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620440715730 ""}
