/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  reg [11:0] _05_;
  wire [3:0] _06_;
  reg [2:0] _07_;
  wire [8:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_34z;
  wire [16:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [8:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_11z ? celloutsig_1_13z : _00_;
  assign celloutsig_0_6z = ~(celloutsig_0_3z & celloutsig_0_0z[1]);
  assign celloutsig_0_60z = ~(celloutsig_0_4z | _03_);
  assign celloutsig_1_18z = celloutsig_1_9z[7] | celloutsig_1_1z;
  assign celloutsig_0_52z = { celloutsig_0_46z, celloutsig_0_42z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_47z } + { celloutsig_0_12z[5], celloutsig_0_34z };
  assign celloutsig_0_10z = { celloutsig_0_9z[8:4], celloutsig_0_3z } + { celloutsig_0_7z[9:5], celloutsig_0_5z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_0_9z[14:5], celloutsig_0_8z, celloutsig_0_22z };
  reg [3:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 4'h0;
    else _15_ <= { in_data[170:168], celloutsig_1_3z };
  assign { _00_, _06_[2:0] } = _15_;
  reg [6:0] _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 7'h00;
    else _16_ <= celloutsig_0_0z[6:0];
  assign { _02_, _04_[5], _01_, _04_[3:2], _03_, _04_[0] } = _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 3'h0;
    else _07_ <= { celloutsig_0_14z[3:2], celloutsig_0_4z };
  assign celloutsig_0_61z = { celloutsig_0_34z[5:1], celloutsig_0_5z, _07_ } & celloutsig_0_52z[10:2];
  assign celloutsig_0_9z = { celloutsig_0_1z[4:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z } & { celloutsig_0_1z[5:1], celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[128:123], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } / { 1'h1, in_data[99], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_12z[4:2], celloutsig_0_6z } / { 1'h1, celloutsig_0_12z[5:3] };
  assign celloutsig_0_19z = { celloutsig_0_1z[9:3], celloutsig_0_4z } / { 1'h1, celloutsig_0_12z };
  assign celloutsig_0_47z = celloutsig_0_40z[10:5] == celloutsig_0_7z[8:3];
  assign celloutsig_1_0z = in_data[101:97] > in_data[183:179];
  assign celloutsig_1_3z = { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[103:98], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } > { in_data[187:184], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_8z = in_data[130:104] <= { in_data[167:147], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[174:167], celloutsig_1_3z, celloutsig_1_1z } <= { _00_, _06_[2:1], _00_, _06_[2:0], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:1], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z } <= in_data[124:116];
  assign celloutsig_0_46z = { celloutsig_0_1z[5], celloutsig_0_19z } || celloutsig_0_18z;
  assign celloutsig_0_4z = in_data[68:61] || in_data[94:87];
  assign celloutsig_0_23z = { celloutsig_0_9z[12:9], celloutsig_0_16z } || { celloutsig_0_19z[5:2], celloutsig_0_22z };
  assign celloutsig_1_10z = celloutsig_1_4z[6:3] < celloutsig_1_9z[7:4];
  assign celloutsig_0_3z = celloutsig_0_0z[1] & ~(_04_[5]);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_0_40z = celloutsig_0_31z[1] ? { celloutsig_0_39z[8:5], celloutsig_0_19z } : _05_;
  assign celloutsig_0_12z = ~ in_data[45:39];
  assign celloutsig_0_34z = ~ { celloutsig_0_17z[6:0], celloutsig_0_31z };
  assign celloutsig_0_39z = { celloutsig_0_9z[9:2], celloutsig_0_19z, celloutsig_0_4z } | { _05_[2:1], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_1_2z = { in_data[171:170], celloutsig_1_0z } | { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_31z = celloutsig_0_18z[5:3] | { celloutsig_0_12z[2], celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_42z = | celloutsig_0_39z[16:8];
  assign celloutsig_0_5z = | in_data[93:89];
  assign celloutsig_0_8z = | { celloutsig_0_6z, celloutsig_0_1z, in_data[20:14] };
  assign celloutsig_0_27z = | { celloutsig_0_22z, celloutsig_0_18z[2:1], celloutsig_0_14z };
  assign celloutsig_1_1z = ^ in_data[116:114];
  assign celloutsig_0_15z = ^ { in_data[24:23], celloutsig_0_7z };
  assign celloutsig_0_16z = ^ { celloutsig_0_7z[4:0], celloutsig_0_5z };
  assign celloutsig_0_22z = ^ { celloutsig_0_9z[13:4], celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[73:65] - in_data[19:11];
  assign celloutsig_1_9z = celloutsig_1_4z[8:1] - { celloutsig_1_4z[4:0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_1z[11:3], celloutsig_0_6z, celloutsig_0_5z } - { in_data[9:0], celloutsig_0_5z };
  assign celloutsig_0_18z = in_data[83:75] - { celloutsig_0_7z[6], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_20z = celloutsig_0_9z[14:8] - celloutsig_0_12z;
  assign celloutsig_0_1z = in_data[15:4] ~^ { in_data[61:59], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_7z[9:2] ^ { celloutsig_0_12z[5:0], celloutsig_0_4z, celloutsig_0_6z };
  assign { _04_[6], _04_[4], _04_[1] } = { _02_, _01_, _03_ };
  assign _06_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
