{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556561210677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556561210677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 21:06:50 2019 " "Processing started: Mon Apr 29 21:06:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556561210677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556561210677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556561210677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1556561211433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1556561211437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicycle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle " "Found entity 1: multicycle" {  } { { "multicycle.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux_2.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycle_tb " "Found entity 1: multicycle_tb" {  } { { "multicycle_tb.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221235 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "INST_REG.v(7) " "Verilog HDL warning at INST_REG.v(7): extended using \"x\" or \"z\"" {  } { { "INST_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556561221239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_REG " "Found entity 1: INST_REG" {  } { { "INST_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "INST_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/INST_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm.v 1 1 " "Found 1 design units, including 1 entities, in source file idm.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDM " "Found entity 1: IDM" {  } { { "IDM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/IDM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221255 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXTEND.v(13) " "Verilog HDL warning at EXTEND.v(13): extended using \"x\" or \"z\"" {  } { { "EXTEND.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/EXTEND.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556561221263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTEND " "Found entity 1: EXTEND" {  } { { "EXTEND.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(25) " "Verilog HDL warning at DEC.v(25): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556561221267 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(62) " "Verilog HDL warning at DEC.v(62): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556561221271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(68) " "Verilog HDL warning at DEC.v(68): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556561221271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.v 1 1 " "Found 1 design units, including 1 entities, in source file dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221279 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DATA_REG.v(7) " "Verilog HDL warning at DATA_REG.v(7): extended using \"x\" or \"z\"" {  } { { "DATA_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1556561221283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file data_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_REG " "Found entity 1: DATA_REG" {  } { { "DATA_REG.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/DATA_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant.v 1 1 " "Found 1 design units, including 1 entities, in source file constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT " "Found entity 1: CONSTANT" {  } { { "CONSTANT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221303 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ALU.v(13) " "Verilog HDL Declaration warning at ALU.v(13): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561221311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 REG_FILE.v(24) " "Verilog HDL Implicit Net warning at REG_FILE.v(24): created implicit net for \"R0\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 REG_FILE.v(25) " "Verilog HDL Implicit Net warning at REG_FILE.v(25): created implicit net for \"R1\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 REG_FILE.v(28) " "Verilog HDL Implicit Net warning at REG_FILE.v(28): created implicit net for \"R4\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 REG_FILE.v(29) " "Verilog HDL Implicit Net warning at REG_FILE.v(29): created implicit net for \"R5\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 REG_FILE.v(30) " "Verilog HDL Implicit Net warning at REG_FILE.v(30): created implicit net for \"R6\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R_15 REG_FILE.v(31) " "Verilog HDL Implicit Net warning at REG_FILE.v(31): created implicit net for \"R_15\"" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556561221311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicycle " "Elaborating entity \"multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1556561221375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "multicycle.bdf" "inst2" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 288 2768 2968 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "negative_output ALU.v(10) " "Verilog HDL or VHDL warning at ALU.v(10): object \"negative_output\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit ALU.v(13) " "Verilog HDL or VHDL warning at ALU.v(13): object \"bit\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.v(40) " "Verilog HDL assignment warning at ALU.v(40): truncated value with size 32 to match size of target (9)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(41) " "Verilog HDL assignment warning at ALU.v(41): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(59) " "Verilog HDL assignment warning at ALU.v(59): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(72) " "Verilog HDL assignment warning at ALU.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(85) " "Verilog HDL assignment warning at ALU.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(98) " "Verilog HDL assignment warning at ALU.v(98): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(111) " "Verilog HDL assignment warning at ALU.v(111): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "co ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"co\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ovf ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"ovf\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n ALU.v(21) " "Inferred latch for \"n\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z ALU.v(21) " "Inferred latch for \"z\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovf ALU.v(21) " "Inferred latch for \"ovf\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "co ALU.v(21) " "Inferred latch for \"co\" at ALU.v(21)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/ALU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221419 "|fullmulti|multicycle:inst|ALU:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst15 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst15\"" {  } { { "multicycle.bdf" "inst15" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 256 2480 2680 368 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst12 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst12\"" {  } { { "multicycle.bdf" "inst12" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { -320 1096 1296 -48 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221427 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(124) " "Verilog HDL Always Construct warning at control_unit.v(124): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221435 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(131) " "Verilog HDL Always Construct warning at control_unit.v(131): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(139) " "Verilog HDL Always Construct warning at control_unit.v(139): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(147) " "Verilog HDL Always Construct warning at control_unit.v(147): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(150) " "Verilog HDL Always Construct warning at control_unit.v(150): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(155) " "Verilog HDL Always Construct warning at control_unit.v(155): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(160) " "Verilog HDL Always Construct warning at control_unit.v(160): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(213) " "Verilog HDL Always Construct warning at control_unit.v(213): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(217) " "Verilog HDL Always Construct warning at control_unit.v(217): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(221) " "Verilog HDL Always Construct warning at control_unit.v(221): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(225) " "Verilog HDL Always Construct warning at control_unit.v(225): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(229) " "Verilog HDL Always Construct warning at control_unit.v(229): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(233) " "Verilog HDL Always Construct warning at control_unit.v(233): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(237) " "Verilog HDL Always Construct warning at control_unit.v(237): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(241) " "Verilog HDL Always Construct warning at control_unit.v(241): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(283) " "Verilog HDL Always Construct warning at control_unit.v(283): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(291) " "Verilog HDL Always Construct warning at control_unit.v(291): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(299) " "Verilog HDL Always Construct warning at control_unit.v(299): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(307) " "Verilog HDL Always Construct warning at control_unit.v(307): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z control_unit.v(309) " "Verilog HDL Always Construct warning at control_unit.v(309): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(325) " "Verilog HDL Always Construct warning at control_unit.v(325): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(333) " "Verilog HDL Always Construct warning at control_unit.v(333): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(341) " "Verilog HDL Always Construct warning at control_unit.v(341): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(360) " "Verilog HDL Always Construct warning at control_unit.v(360): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(366) " "Verilog HDL Always Construct warning at control_unit.v(366): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(372) " "Verilog HDL Always Construct warning at control_unit.v(372): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(378) " "Verilog HDL Always Construct warning at control_unit.v(378): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Op control_unit.v(384) " "Verilog HDL Always Construct warning at control_unit.v(384): variable \"Op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(92) " "Verilog HDL Case Statement warning at control_unit.v(92): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1556561221439 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IDMSrc control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"IDMSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc1 control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"ASrc1\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRegen control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"IRegen\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IDMWrite control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"IDMWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCen control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"PCen\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Shift control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"Shift\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc0 control_unit.v(71) " "Verilog HDL Always Construct warning at control_unit.v(71): inferring latch(es) for variable \"ASrc0\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc0 control_unit.v(92) " "Inferred latch for \"ASrc0\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift\[0\] control_unit.v(92) " "Inferred latch for \"Shift\[0\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift\[1\] control_unit.v(92) " "Inferred latch for \"Shift\[1\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shift\[2\] control_unit.v(92) " "Inferred latch for \"Shift\[2\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCen control_unit.v(92) " "Inferred latch for \"PCen\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDMWrite control_unit.v(92) " "Inferred latch for \"IDMWrite\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] control_unit.v(92) " "Inferred latch for \"RegSrc\[0\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] control_unit.v(92) " "Inferred latch for \"RegSrc\[1\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRegen control_unit.v(92) " "Inferred latch for \"IRegen\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.v(92) " "Inferred latch for \"RegWrite\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc1 control_unit.v(92) " "Inferred latch for \"ASrc1\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc control_unit.v(92) " "Inferred latch for \"BSrc\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221443 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] control_unit.v(92) " "Inferred latch for \"ALUCtrl\[0\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] control_unit.v(92) " "Inferred latch for \"ALUCtrl\[1\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] control_unit.v(92) " "Inferred latch for \"ALUCtrl\[2\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IDMSrc control_unit.v(92) " "Inferred latch for \"IDMSrc\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] control_unit.v(92) " "Inferred latch for \"next_state\[0\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] control_unit.v(92) " "Inferred latch for \"next_state\[1\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] control_unit.v(92) " "Inferred latch for \"next_state\[2\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] control_unit.v(92) " "Inferred latch for \"next_state\[3\]\" at control_unit.v(92)" {  } { { "control_unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/control_unit.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1556561221447 "|multicycle|control_unit:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_REG INST_REG:inst5 " "Elaborating entity \"INST_REG\" for hierarchy \"INST_REG:inst5\"" {  } { { "multicycle.bdf" "inst5" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 176 920 1088 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDM IDM:inst4 " "Elaborating entity \"IDM\" for hierarchy \"IDM:inst4\"" {  } { { "multicycle.bdf" "inst4" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 192 680 856 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst000 " "Elaborating entity \"PC\" for hierarchy \"PC:inst000\"" {  } { { "multicycle.bdf" "inst000" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 192 40 280 304 "inst000" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst18 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst18\"" {  } { { "multicycle.bdf" "inst18" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 304 3288 3480 448 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REG DATA_REG:inst17 " "Elaborating entity \"DATA_REG\" for hierarchy \"DATA_REG:inst17\"" {  } { { "multicycle.bdf" "inst17" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 304 3048 3208 416 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE REG_FILE:inst11 " "Elaborating entity \"REG_FILE\" for hierarchy \"REG_FILE:inst11\"" {  } { { "multicycle.bdf" "inst11" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 192 1312 1504 368 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 REG_FILE.v(24) " "Verilog HDL or VHDL warning at REG_FILE.v(24): object \"R0\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 REG_FILE.v(25) " "Verilog HDL or VHDL warning at REG_FILE.v(25): object \"R1\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 REG_FILE.v(28) " "Verilog HDL or VHDL warning at REG_FILE.v(28): object \"R4\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 REG_FILE.v(29) " "Verilog HDL or VHDL warning at REG_FILE.v(29): object \"R5\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 REG_FILE.v(30) " "Verilog HDL or VHDL warning at REG_FILE.v(30): object \"R6\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_15 REG_FILE.v(31) " "Verilog HDL or VHDL warning at REG_FILE.v(31): object \"R_15\" assigned a value but never read" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RF REG_FILE.v(10) " "Verilog HDL warning at REG_FILE.v(10): initial value for variable RF should be constant" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 10 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(24) " "Verilog HDL assignment warning at REG_FILE.v(24): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(25) " "Verilog HDL assignment warning at REG_FILE.v(25): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(28) " "Verilog HDL assignment warning at REG_FILE.v(28): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(29) " "Verilog HDL assignment warning at REG_FILE.v(29): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(30) " "Verilog HDL assignment warning at REG_FILE.v(30): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 REG_FILE.v(31) " "Verilog HDL assignment warning at REG_FILE.v(31): truncated value with size 8 to match size of target (1)" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/REG_FILE.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221511 "|multicycle_tb|multicycle:DUT|REG_FILE:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT SHIFT:inst9 " "Elaborating entity \"SHIFT\" for hierarchy \"SHIFT:inst9\"" {  } { { "multicycle.bdf" "inst9" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 160 1912 2088 240 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221515 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SHIFT.v(9) " "Verilog HDL Always Construct warning at SHIFT.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556561221515 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SHIFT.v(12) " "Inferred latch for \"out\[0\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SHIFT.v(12) " "Inferred latch for \"out\[1\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SHIFT.v(12) " "Inferred latch for \"out\[2\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SHIFT.v(12) " "Inferred latch for \"out\[3\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SHIFT.v(12) " "Inferred latch for \"out\[4\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SHIFT.v(12) " "Inferred latch for \"out\[5\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SHIFT.v(12) " "Inferred latch for \"out\[6\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] SHIFT.v(12) " "Inferred latch for \"out\[7\]\" at SHIFT.v(12)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/SHIFT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561221519 "|fullmulti|multicycle:inst|SHIFT:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT CONSTANT:inst8 " "Elaborating entity \"CONSTANT\" for hierarchy \"CONSTANT:inst8\"" {  } { { "multicycle.bdf" "inst8" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/multicycle.bdf" { { 416 2264 2424 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556561221523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CONSTANT.v(5) " "Verilog HDL assignment warning at CONSTANT.v(5): truncated value with size 32 to match size of target (8)" {  } { { "CONSTANT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/CONSTANT.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561221523 "|fullmulti|multicycle:inst|CONSTANT:inst8"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB4/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1556561221647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556561221655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 21:07:01 2019 " "Processing ended: Mon Apr 29 21:07:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556561221655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556561221655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556561221655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556561221655 ""}
