library ieee;
use ieee.std_logic_1164.all;

entity projeto_final is
port(
	N : in bit;
	b1, b2: out bit
);

end projeto_final;

architecture main of projeto_final is
	signal rt1, rt2, t1, t2: bit;

	
	component controller is
		port(N, t1, t2 : in bit;
			b1, b2, rt1, rt2 : out bit);
	end component;
	
		component data_path is
		port(rt1, rt2 : in bit;
			t1, t2 : out bit);
	end component;
		
begin
	
	inst11: or_gate PORT MAP(in1 => b, in2 => c, out1 => s11);


end architecture main;