
*** Running vitis_hls
    with args -f mm_large.tcl -messageDb vitis_hls.pb

WARNING: Ignoring invalid XILINX_PATH location /opt/Xilinx/Vitis/2022.2_patch000034848/.
Resolution: An invalid XILINX_PATH location has been detected. To resolve this issue:

1. Verify the value of XILINX_PATH is accurate by viewing the value the variable via 'set XILINX_PATH' for Windows or 'echo $XILINX_PATH' for Linux, and update it as needed.

2. To unset the variable using on Windows using 'set XILINX_PATH=' or remove it from Advanced System Settings\Environment Variables. On Linux 'unsetenv XILINX_PATH'


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Aug 13 14:03:01 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'wanqi' on host 'seat10' (Linux_x86_64 version 6.8.0-65-generic) on Wed Aug 13 14:03:03 CEST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'mm_large.tcl'
INFO: [HLS 200-1510] Running: open_project mm_large 
INFO: [HLS 200-10] Creating and opening project '/home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large'.
INFO: [HLS 200-1510] Running: set_top mm_large 
INFO: [HLS 200-1510] Running: add_files /home/wanqi/Wanqi/project/charm_u50/kernels/mm_large.cpp -cflags  -I /home/wanqi/Wanqi/project/charm_u50/kernels 
INFO: [HLS 200-10] Adding design file '/home/wanqi/Wanqi/project/charm_u50/kernels/mm_large.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/wanqi/Wanqi/project/charm_u50/_x/mm_large/mm_large/mm_large/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_rtl -deadlock_detection sim 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname mm_large 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 261.918 MB.
INFO: [HLS 200-10] Analyzing design file '../../../kernels/mm_large.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'read_block' (../../../kernels/mm_large.cpp:40:2)
INFO: [HLS 207-4400] candidate template ignored: couldn't infer template argument 'DIM1' (/home/wanqi/Wanqi/project/charm_u50/kernels/utils.h:8:6)
ERROR: [HLS 207-3339] no matching function for call to 'read_block' (../../../kernels/mm_large.cpp:41:13)
ERROR: [HLS 207-3339] no matching function for call to 'write_block' (../../../kernels/mm_large.cpp:55:13)
INFO: [HLS 207-4400] candidate template ignored: couldn't infer template argument 'DIM1' (/home/wanqi/Wanqi/project/charm_u50/kernels/utils.h:18:6)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 1.734 MB.
 
    while executing
"source mm_large.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 3.08 seconds. Total CPU system time: 0.51 seconds. Total elapsed time: 3.41 seconds; peak allocated memory: 263.652 MB.
