
---------- Begin Simulation Statistics ----------
final_tick                                 1101821200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136423                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   237895                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.20                       # Real time elapsed on the host
host_tick_rate                               72473482                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2074043                       # Number of instructions simulated
sim_ops                                       3616739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001102                       # Number of seconds simulated
sim_ticks                                  1101821200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435760                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24456                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            467205                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435760                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196945                       # Number of indirect misses.
system.cpu.branchPred.lookups                  494934                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12023                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12568                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2379934                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1926883                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24572                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350164                       # Number of branches committed
system.cpu.commit.bw_lim_events                603102                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          886860                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2074043                       # Number of instructions committed
system.cpu.commit.committedOps                3616739                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2343059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727459                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1165618     49.75%     49.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       174743      7.46%     57.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169200      7.22%     64.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230396      9.83%     74.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603102     25.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2343059                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75415                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10113                       # Number of function calls committed.
system.cpu.commit.int_insts                   3561304                       # Number of committed integer instructions.
system.cpu.commit.loads                        500283                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20468      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2840610     78.54%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             129      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37797      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2941      0.08%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6320      0.17%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11353      0.31%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12382      0.34%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6689      0.18%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1200      0.03%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          480477     13.28%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162692      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19806      0.55%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3616739                       # Class of committed instruction
system.cpu.commit.refs                         675474                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2074043                       # Number of Instructions Simulated
system.cpu.committedOps                       3616739                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.328108                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.328108                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8068                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33727                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49410                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4370                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1024665                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4722390                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   299069                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1149817                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24633                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86809                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      584105                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2112                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      195223                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      494934                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    242255                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2224273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4678                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2843436                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           774                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49266                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179678                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             335156                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             250838                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.032267                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2584993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1230934     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73657      2.85%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59805      2.31%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77258      2.99%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1143339     44.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2584993                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    121614                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66921                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218040000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218039600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218039600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218039600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218039600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8346800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       582000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       581600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       581200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4508800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4576400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4532800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79370400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79411200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79363200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79398000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1662966800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29170                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380842                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.506334                       # Inst execution rate
system.cpu.iew.exec_refs                       780844                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     195211                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  701400                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616694                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1039                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               559                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205836                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4503550                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                585633                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34608                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4149278                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3345                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8302                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24633                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14610                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40079                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116409                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30644                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        21175                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7995                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5788043                       # num instructions consuming a value
system.cpu.iew.wb_count                       4127209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568089                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3288121                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.498322                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4134389                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6426266                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3559229                       # number of integer regfile writes
system.cpu.ipc                               0.752951                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752951                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26469      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3270597     78.17%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  156      0.00%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41578      0.99%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4365      0.10%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1450      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6913      0.17%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15105      0.36%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14013      0.33%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7231      0.17%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2153      0.05%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               570245     13.63%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184047      4.40%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25750      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13817      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4183889                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   91792                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              184934                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88398                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132007                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4065628                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10786523                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4038811                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5258414                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4502337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4183889                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1213                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          886800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18689                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            371                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2584993                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1175557     45.48%     45.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172352      6.67%     52.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298412     11.54%     63.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              339975     13.15%     76.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598697     23.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2584993                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.518899                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      242387                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           395                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10456                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5491                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616694                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205836                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1577594                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2754554                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     67                       # Number of system calls
system.cpu.rename.BlockCycles                  842464                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4929291                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              108                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   348402                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  12850                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4367                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12147586                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4646678                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6323156                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1179112                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75667                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24633                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168827                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1393842                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            155734                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7374797                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21555                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                988                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200174                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1048                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6243556                       # The number of ROB reads
system.cpu.rob.rob_writes                     9250012                       # The number of ROB writes
system.cpu.timesIdled                            1701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18727                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          427                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38730                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              427                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          613                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            613                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               63                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12332                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1353                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8175                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1317                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12332                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  960128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13649                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11458306                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29635094                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17943                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4133                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24205                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                917                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2062                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2062                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17943                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8800                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49931                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58731                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       193024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1264960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1457984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10534                       # Total snoops (count)
system.l2bus.snoopTraffic                       86848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30535                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014410                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119174                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30095     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      440      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30535                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20383197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19141458                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3625197                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       238537                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238537                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238537                       # number of overall hits
system.cpu.icache.overall_hits::total          238537                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3718                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3718                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3718                       # number of overall misses
system.cpu.icache.overall_misses::total          3718                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    182343999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    182343999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    182343999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    182343999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       242255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       242255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       242255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       242255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49043.571544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49043.571544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49043.571544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49043.571544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3020                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3020                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3020                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3020                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147970399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147970399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147970399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147970399                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012466                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012466                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48996.820861                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48996.820861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48996.820861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48996.820861                       # average overall mshr miss latency
system.cpu.icache.replacements                   2764                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       238537                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238537                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3718                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3718                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    182343999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    182343999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       242255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       242255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49043.571544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49043.571544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147970399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147970399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48996.820861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48996.820861                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.500746                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              228149                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2764                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.543054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.500746                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990237                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            487530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           487530                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       683326                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           683326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       683326                       # number of overall hits
system.cpu.dcache.overall_hits::total          683326                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34727                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34727                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34727                       # number of overall misses
system.cpu.dcache.overall_misses::total         34727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1690702400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1690702400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1690702400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1690702400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       718053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       718053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       718053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       718053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048363                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048363                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048363                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048363                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48685.529991                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48685.529991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48685.529991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48685.529991                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28774                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.010568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           72                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1734                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2780                       # number of writebacks
system.cpu.dcache.writebacks::total              2780                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22073                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22073                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22073                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22073                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4331                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16985                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576223600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576223600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576223600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    253142552                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    829366152                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023654                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45536.873716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45536.873716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45536.873716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58448.984530                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48829.328937                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15961                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       510221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          510221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32632                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587319200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587319200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       542853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       542853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48643.025251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48643.025251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22039                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475983600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475983600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019514                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44933.786463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44933.786463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173105                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103383200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103383200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175200                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49347.589499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49347.589499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2061                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100240000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100240000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48636.584182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48636.584182                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4331                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4331                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    253142552                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    253142552                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58448.984530                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58448.984530                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.885409                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633799                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.709229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   746.178800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.706608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.728690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          194                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.189453                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1453091                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1453091                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             995                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5065                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          805                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6865                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            995                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5065                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          805                       # number of overall hits
system.l2cache.overall_hits::total               6865                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7589                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3526                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13136                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7589                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3526                       # number of overall misses
system.l2cache.overall_misses::total            13136                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    135953600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518211200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244071882                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898236682                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    135953600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518211200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244071882                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898236682                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3016                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12654                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4331                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20001                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3016                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12654                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4331                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20001                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.670093                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.599731                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.814131                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656767                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.670093                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.599731                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.814131                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656767                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67270.460168                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68284.517064                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69220.613159                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68379.771772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67270.460168                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68284.517064                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69220.613159                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68379.771772                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1353                       # number of writebacks
system.l2cache.writebacks::total                 1353                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             24                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            24                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7580                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3511                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13112                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7580                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3511                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          537                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13649                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119785600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457167600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215332697                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    792285897                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119785600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457167600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215332697                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32103903                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    824389800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.670093                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599020                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.810667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655567                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.670093                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599020                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.810667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682416                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59270.460168                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60312.348285                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61330.873540                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60424.488789                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59270.460168                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60312.348285                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61330.873540                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59783.804469                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60399.281999                       # average overall mshr miss latency
system.l2cache.replacements                      9613                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2780                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2780                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2780                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2780                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          342                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          342                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          537                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          537                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32103903                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32103903                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59783.804469                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59783.804469                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          742                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              742                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1320                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1320                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91550800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91550800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2062                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2062                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640155                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640155                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69356.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69356.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80818800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80818800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638700                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638700                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61365.831435                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61365.831435                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          995                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4323                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          805                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6123                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6269                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3526                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11816                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    135953600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426660400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244071882                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    806685882                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3016                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10592                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4331                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17939                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.670093                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.591862                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.814131                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658677                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67270.460168                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68058.765353                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69220.613159                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68270.639980                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6263                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3511                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11795                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119785600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376348800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215332697                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    711467097                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.670093                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.591295                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.810667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657506                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59270.460168                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60090.819096                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61330.873540                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60319.380839                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3721.300326                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26210                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9613                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.726516                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.650510                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.478030                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2357.792567                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   922.656380                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   133.722839                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003577                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071406                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575633                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.225258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032647                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1149                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2947                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1018                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          973                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280518                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719482                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323445                       # Number of tag accesses
system.l2cache.tags.data_accesses              323445                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1101821200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86592                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86592                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7580                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3511                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          537                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13649                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1353                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1353                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117391098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          440289223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    203938715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31191994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              792811030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117391098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117391098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78589884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78589884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78589884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117391098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         440289223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    203938715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31191994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             871400913                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1398790800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 613924                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                  1098512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.78                       # Real time elapsed on the host
host_tick_rate                               62064673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2937480                       # Number of instructions simulated
sim_ops                                       5256187                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000297                       # Number of seconds simulated
sim_ticks                                   296969600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               228267                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15610                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            273086                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78674                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          228267                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           149593                       # Number of indirect misses.
system.cpu.branchPred.lookups                  273843                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     485                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         9590                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1126190                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   807491                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             15610                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     221340                       # Number of branches committed
system.cpu.commit.bw_lim_events                240959                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          218265                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               863437                       # Number of instructions committed
system.cpu.commit.committedOps                1639448                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       675799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.425940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.518891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       123058     18.21%     18.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        86789     12.84%     31.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        86156     12.75%     43.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       138837     20.54%     64.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       240959     35.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       675799                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   1617798                       # Number of committed integer instructions.
system.cpu.commit.loads                        181378                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21517      1.31%      1.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1435959     87.59%     88.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     88.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          181262     11.06%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            275      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1639448                       # Class of committed instruction
system.cpu.commit.refs                         181725                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      863437                       # Number of Instructions Simulated
system.cpu.committedOps                       1639448                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.859847                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.859847                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 47076                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1993766                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   141864                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    520729                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  15610                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 13875                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      192903                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2830                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      273843                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    135103                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        576619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2048                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1090903                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   31220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.368850                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             146925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              79159                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.469380                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             739154                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.786222                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.723396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   180875     24.47%     24.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30399      4.11%     28.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17128      2.32%     30.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48216      6.52%     37.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   462536     62.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               739154                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       679                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      416                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    104350800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    104350800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    104351200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    104351200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    104351200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    104350800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     20084400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     20087600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     20082400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     20079200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      706587200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                16440                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   228188                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.382628                       # Inst execution rate
system.cpu.iew.exec_refs                       195727                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2830                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   48713                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                203828                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               104                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4420                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1857713                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                192897                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26262                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1768920                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     26                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  15610                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    32                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               42                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        22450                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4074                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12506                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3934                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1743590                       # num instructions consuming a value
system.cpu.iew.wb_count                       1762324                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.820434                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1430501                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.373743                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1764850                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1981866                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1505330                       # number of integer regfile writes
system.cpu.ipc                               1.162997                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.162997                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             28714      1.60%      1.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1565266     87.19%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   83      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   76      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 22      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               197511     11.00%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3045      0.17%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             198      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             79      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1795182                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     584                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1175                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          544                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1120                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1765884                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4334006                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1761780                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2074858                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1857692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1795182                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          218265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5663                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       272545                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        739154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.428698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.459415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              136525     18.47%     18.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               57088      7.72%     26.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              128509     17.39%     43.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              187052     25.31%     68.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              229980     31.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          739154                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.418001                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      135103                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               16                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               203828                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4420                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  833822                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           742424                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   47379                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2171695                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    225                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   152132                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               4422034                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1950046                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2555747                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    521183                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    414                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  15610                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2505                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   384051                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1122                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2233816                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8053                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2292553                       # The number of ROB reads
system.cpu.rob.rob_writes                     3779568                       # The number of ROB writes
system.cpu.timesIdled                              27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            129                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            87                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 44                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               40                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            44                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              94200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  64                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             8                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               100                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           79                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     195                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                45                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                111                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.072072                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.259780                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      103     92.79%     92.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      7.21%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  111                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               30800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                56400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               46800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       296969600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       135055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135055                       # number of overall hits
system.cpu.icache.overall_hits::total          135055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           48                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             48                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           48                       # number of overall misses
system.cpu.icache.overall_misses::total            48                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2647200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2647200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2647200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2647200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       135103                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       135103                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       135103                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       135103                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000355                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000355                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000355                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000355                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        55150                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        55150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        55150                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        55150                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2149200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2149200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2149200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2149200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000289                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000289                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55107.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55107.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55107.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55107.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                     38                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       135055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           48                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            48                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2647200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2647200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       135103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       135103                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000355                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        55150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        55150                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2149200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2149200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000289                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55107.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55107.692308                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.014694                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.800000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.014694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            270245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           270245                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       193154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           193154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       193154                       # number of overall hits
system.cpu.dcache.overall_hits::total          193154                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           51                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           51                       # number of overall misses
system.cpu.dcache.overall_misses::total            51                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1873200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1873200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1873200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1873200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       193205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       193205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       193205                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       193205                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000264                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000264                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36729.411765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36729.411765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36729.411765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36729.411765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1013600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1013600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1013600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1013600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000140                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000140                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000140                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000140                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37540.740741                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37540.740741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37540.740741                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37540.740741                       # average overall mshr miss latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       192809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          192809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1839600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1839600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       192858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       192858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37542.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37542.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       981600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       981600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        39264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        39264                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        33600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        33600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          347                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        16800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        16800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        32000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        32000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        16000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        16000                       # average WriteReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1397                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.880000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.957100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.042900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          187                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          837                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          837                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.182617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.817383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            386435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           386435                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  20                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::total                 20                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            31                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                44                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           31                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               44                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2035200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       850400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2885600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2035200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       850400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2885600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.794872                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.520000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.687500                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.794872                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.520000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.687500                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65651.612903                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65415.384615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65581.818182                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65651.612903                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65415.384615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65581.818182                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1787200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       746400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2533600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1787200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       746400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2533600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.794872                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.520000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.687500                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.794872                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.520000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687500                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57651.612903                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57415.384615                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57581.818182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57651.612903                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57415.384615                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57581.818182                       # average overall mshr miss latency
system.l2cache.replacements                        45                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            6                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            6                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           31                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2035200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       850400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2885600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.794872                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.520000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.687500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65651.612903                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65415.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65581.818182                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           31                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1787200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       746400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2533600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.794872                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.520000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.687500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57651.612903                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57415.384615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57581.818182                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    145                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   45                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.222222                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.996421                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1133.763073                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1793.072863                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1003.152685                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   125.014958                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276798                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.437762                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244910                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1130                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1086                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2725                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275879                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724121                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1077                       # Number of tag accesses
system.l2cache.tags.data_accesses                1077                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    296969600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6680819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2801634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9482452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6680819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6680819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          431021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                431021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          431021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6680819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2801634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9913473                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1428198800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                4570682                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  8190342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.65                       # Real time elapsed on the host
host_tick_rate                               45056197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2982915                       # Number of instructions simulated
sim_ops                                       5345680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000029                       # Number of seconds simulated
sim_ticks                                    29408000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12254                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               993                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11358                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4947                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7307                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14032                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1205                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          871                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     44754                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25701                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1016                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10385                       # Number of branches committed
system.cpu.commit.bw_lim_events                 14857                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17109                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45435                       # Number of instructions committed
system.cpu.commit.committedOps                  89493                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        52749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.696582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22693     43.02%     43.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5961     11.30%     54.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3610      6.84%     61.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5628     10.67%     71.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14857     28.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        52749                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1080                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1030                       # Number of function calls committed.
system.cpu.commit.int_insts                     89084                       # Number of committed integer instructions.
system.cpu.commit.loads                         15000                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          123      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66578     74.39%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             109      0.12%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.13%     74.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             74      0.08%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.13%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.04%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.07%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.08%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.10%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            19      0.02%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14672     16.39%     91.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6827      7.63%     99.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.37%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89493                       # Class of committed instruction
system.cpu.commit.refs                          22089                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45435                       # Number of Instructions Simulated
system.cpu.committedOps                         89493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.618136                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.618136                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           60                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          104                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10467                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 114206                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14900                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     30380                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1023                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   997                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16485                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            61                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7728                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       14032                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8936                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   319                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          60393                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           146                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2046                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.190860                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16341                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6152                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.821450                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              57767                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.077639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.888134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    24321     42.10%     42.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2047      3.54%     45.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2116      3.66%     49.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3392      5.87%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25891     44.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                57767                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1263                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      817                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5030400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5030400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5030400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5030400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5030000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5030400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        49200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        48400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        22400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        22000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2468000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2475600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2473600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       40400400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1234                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11153                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.358596                       # Inst execution rate
system.cpu.iew.exec_refs                        24224                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7724                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6407                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17512                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                152                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                56                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8324                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              106587                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16500                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1520                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 99884                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    21                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1023                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    62                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              679                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1235                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1135                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             99                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    101107                       # num instructions consuming a value
system.cpu.iew.wb_count                         99152                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657462                       # average fanout of values written-back
system.cpu.iew.wb_producers                     66474                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.348640                       # insts written-back per cycle
system.cpu.iew.wb_sent                          99432                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   151377                       # number of integer regfile reads
system.cpu.int_regfile_writes                   79674                       # number of integer regfile writes
system.cpu.ipc                               0.617995                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.617995                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               403      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 75453     74.41%     74.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  111      0.11%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   133      0.13%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 109      0.11%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.11%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.04%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  104      0.10%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   84      0.08%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  95      0.09%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 48      0.05%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                16386     16.16%     91.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7592      7.49%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             420      0.41%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            312      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 101401                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1344                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2693                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1278                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1994                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  99654                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             258202                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        97874                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            121704                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     106304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    101401                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 283                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            209                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        22138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         57767                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.755345                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.606211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               21395     37.04%     37.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6264     10.84%     47.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8049     13.93%     61.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9197     15.92%     77.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12862     22.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           57767                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.379230                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8963                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            53                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               233                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              512                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17512                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8324                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   47461                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            73520                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                    7349                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 95947                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    359                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15705                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    257                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    28                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                277542                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 111635                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              119828                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     30497                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    863                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1023                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1589                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    23905                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1793                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           170062                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1604                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 84                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1479                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             91                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       144494                       # The number of ROB reads
system.cpu.rob.rob_writes                      218291                       # The number of ROB writes
system.cpu.timesIdled                             228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           41                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1114                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               41                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                252                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           252                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               257                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     257    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 257                       # Request fanout histogram
system.membus.reqLayer2.occupancy              220411                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             553289                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 548                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            60                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               756                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            549                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1157                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          514                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1671                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               264                       # Total snoops (count)
system.l2bus.snoopTraffic                        1216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                822                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.060827                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.239159                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      772     93.92%     93.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                       50      6.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  822                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              204800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               485184                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              464400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        29408000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8466                       # number of overall hits
system.cpu.icache.overall_hits::total            8466                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          470                       # number of overall misses
system.cpu.icache.overall_misses::total           470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17428400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17428400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17428400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17428400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8936                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8936                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052596                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052596                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052596                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052596                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37081.702128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37081.702128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37081.702128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37081.702128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          144                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           82                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13915200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13915200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13915200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13915200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.043420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.043420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043420                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35863.917526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35863.917526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35863.917526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35863.917526                       # average overall mshr miss latency
system.cpu.icache.replacements                    384                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8466                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17428400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17428400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052596                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052596                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37081.702128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37081.702128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13915200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13915200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.043420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35863.917526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35863.917526                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.303387                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              156403                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               642                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            243.618380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.303387                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997279                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997279                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18259                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22590                       # number of overall hits
system.cpu.dcache.overall_hits::total           22590                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          267                       # number of overall misses
system.cpu.dcache.overall_misses::total           267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11462400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11462400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11462400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11462400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        22857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        22857                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        22857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        22857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011681                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011681                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011681                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011681                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42930.337079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42930.337079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42930.337079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42930.337079                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          158                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           14                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6545600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6545600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6545600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       694384                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7239984                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006913                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006913                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007525                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41427.848101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41427.848101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41427.848101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49598.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42092.930233                       # average overall mshr miss latency
system.cpu.dcache.replacements                    170                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15511                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11112000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016236                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43406.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43406.250000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42204.081633                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42204.081633                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       350400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       350400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7090                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001551                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31854.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31854.545455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       341600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       341600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31054.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31054.545455                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           14                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           14                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       694384                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       694384                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49598.857143                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 49598.857143                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              281060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1194                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            235.393635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   847.049810                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   176.950190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.827197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.172803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          155                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          869                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.151367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.848633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             45884                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            45884                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              72                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 299                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            223                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             72                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                299                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           163                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            84                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               257                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          163                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           84                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           10                       # number of overall misses
system.l2cache.overall_misses::total              257                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     11571600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5711200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       651989                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17934789                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     11571600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5711200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       651989                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17934789                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          386                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          156                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             556                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          386                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          156                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           14                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            556                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.422280                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.538462                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.462230                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.422280                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.538462                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.462230                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70991.411043                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67990.476190                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65198.900000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69785.171206                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70991.411043                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67990.476190                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65198.900000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69785.171206                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             17                       # number of writebacks
system.l2cache.writebacks::total                   17                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           84                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           84                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           10                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     10275600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      5039200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       571989                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15886789                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     10275600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      5039200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       571989                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15886789                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.422280                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.462230                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.422280                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.538462                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.462230                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63040.490798                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59990.476190                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57198.900000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61816.299611                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63040.490798                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59990.476190                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57198.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61816.299611                       # average overall mshr miss latency
system.l2cache.replacements                       262                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           43                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       256800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       256800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.444444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.444444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       224800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       224800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          223                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           67                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          294                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           80                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          253                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     11571600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5454400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       651989                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17677989                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          547                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.422280                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.544218                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.462523                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70991.411043                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        68180                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65198.900000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69873.474308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          253                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     10275600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4814400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       571989                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15661989                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.422280                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.544218                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.462523                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63040.490798                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60180                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57198.900000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61905.094862                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13762                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4358                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.157871                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.274211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1176.399595                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1770.002025                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   983.244680                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.079488                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010321                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.287207                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.432129                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240050                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030293                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1065                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3031                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1008                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2562                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260010                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739990                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9150                       # Number of tag accesses
system.l2cache.tags.data_accesses                9150                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     29408000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1088                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               84                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  17                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          352557127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          182807399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     21762786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              557127312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     352557127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         352557127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        36996736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              36996736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        36996736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         352557127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         182807399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     21762786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             594124048                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
