// Seed: 3474827746
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  assign id_3 = id_2;
endmodule
