xload _0_0std_0_0cells_0_0AND2X1
box 0 0 60 80
label prboundary
box 54 38 55 40
paint polysilicon
box 55 39 55 39
label "_Y" right polysilicon
box 52 38 54 40
paint polysilicon
box 53 39 53 39
label "_Y" right polysilicon
box 40 24 42 27
paint polysilicon
box 41 25 41 25
label "_Y" right polysilicon
box 47 29 48 31
paint ndiffusion
box 48 30 48 30
label "Y" right ndiffusion
box 51 37 55 38
paint polysilicon
box 52 38 52 38
label "_Y" right polysilicon
box 51 38 52 39
paint polysilicon
box 52 39 52 39
label "_Y" right polysilicon
box 47 49 48 51
paint pdiffusion
box 48 50 48 50
label "Y" right pdiffusion
box 45 29 47 31
paint ndiffusion
box 46 30 46 30
label "Y" right ndiffusion
box 45 49 47 51
paint pdiffusion
box 46 50 46 50
label "Y" right pdiffusion
box 37 23 38 25
paint ndiffusion
box 38 24 38 24
label "GND" right ndiffusion
box 42 27 48 29
paint ndiffusion
box 43 28 43 28
label "Y" right ndiffusion
box 42 29 45 31
paint ndiffusion
box 43 30 43 30
label "Y" right ndiffusion
box 42 31 48 32
paint ndiffusion
box 43 32 43 32
label "Y" right ndiffusion
box 42 48 48 49
paint pdiffusion
box 43 49 43 49
label "Y" right pdiffusion
box 42 49 45 51
paint pdiffusion
box 43 50 43 50
label "Y" right pdiffusion
box 42 51 48 56
paint pdiffusion
box 43 52 43 52
label "Y" right pdiffusion
box 37 53 40 55
paint pdiffusion
box 38 54 38 54
label "Vdd" right pdiffusion
box 40 56 42 59
paint polysilicon
box 41 57 41 57
label "_Y" right polysilicon
box 35 23 37 25
paint ndiffusion
box 36 24 36 24
label "GND" right ndiffusion
box 40 27 42 32
paint ntransistor
box 41 28 41 28
label "_Y" right ntransistor
box 40 32 42 39
paint polysilicon
box 41 33 41 33
label "_Y" right polysilicon
box 40 39 52 40
paint polysilicon
box 41 40 41 40
label "_Y" right polysilicon
box 40 40 55 41
paint polysilicon
box 41 41 41 41
label "_Y" right polysilicon
box 40 41 42 48
paint polysilicon
box 41 42 41 42
label "_Y" right polysilicon
box 40 48 42 56
paint ptransistor
box 41 49 41 49
label "_Y" right ptransistor
box 35 53 37 55
paint pdiffusion
box 36 54 36 54
label "Vdd" right pdiffusion
box 33 61 34 63
paint polysilicon
box 34 62 34 62
label "A" right polysilicon
box 34 22 38 23
paint ndiffusion
box 35 23 35 23
label "GND" right ndiffusion
box 34 23 35 25
paint ndiffusion
box 35 24 35 24
label "GND" right ndiffusion
box 34 25 38 27
paint ndiffusion
box 35 26 35 26
label "GND" right ndiffusion
box 34 27 40 32
paint ndiffusion
box 35 28 35 28
label "GND" right ndiffusion
box 34 48 40 53
paint pdiffusion
box 35 49 35 49
label "Vdd" right pdiffusion
box 34 53 35 55
paint pdiffusion
box 35 54 35 54
label "Vdd" right pdiffusion
box 34 55 40 56
paint pdiffusion
box 35 56 35 56
label "Vdd" right pdiffusion
box 29 49 32 51
paint pdiffusion
box 30 50 30 50
label "_Y" right pdiffusion
box 32 56 34 60
paint polysilicon
box 33 57 33 57
label "A" right polysilicon
box 31 61 33 63
paint polysilicon
box 32 62 32 62
label "A" right polysilicon
box 32 22 34 32
paint ntransistor
box 33 23 33 23
label "A" right ntransistor
box 32 32 34 48
paint polysilicon
box 33 33 33 33
label "A" right polysilicon
box 32 48 34 56
paint ptransistor
box 33 49 33 49
label "A" right ptransistor
box 27 49 29 51
paint pdiffusion
box 28 50 28 50
label "_Y" right pdiffusion
box 30 60 34 61
paint polysilicon
box 31 61 31 61
label "A" right polysilicon
box 30 61 31 63
paint polysilicon
box 31 62 31 62
label "A" right polysilicon
box 30 63 34 64
paint polysilicon
box 31 64 31 64
label "A" right polysilicon
box 21 17 22 18
paint polysilicon
box 22 18 22 18
label "B" right polysilicon
box 21 18 26 19
paint polysilicon
box 22 19 22 19
label "B" right polysilicon
box 32 19 34 22
paint polysilicon
box 33 20 33 20
label "A" right polysilicon
box 26 22 32 32
paint ndiffusion
box 22 29 24 31
paint ndiffusion
box 23 30 23 30
label "_Y" right ndiffusion
box 26 48 32 49
paint pdiffusion
box 27 49 27 49
label "_Y" right pdiffusion
box 26 49 27 51
paint pdiffusion
box 27 50 27 50
label "_Y" right pdiffusion
box 26 51 32 56
paint pdiffusion
box 27 52 27 52
label "_Y" right pdiffusion
box 21 53 24 55
paint pdiffusion
box 22 54 22 54
label "Vdd" right pdiffusion
box 19 17 21 19
paint polysilicon
box 20 18 20 18
label "B" right polysilicon
box 24 20 26 22
paint polysilicon
box 25 21 25 21
label "B" right polysilicon
box 24 22 26 32
paint ntransistor
box 25 23 25 23
label "B" right ntransistor
box 20 29 22 31
paint ndiffusion
box 21 30 21 30
label "_Y" right ndiffusion
box 24 32 26 48
paint polysilicon
box 25 33 25 33
label "B" right polysilicon
box 24 48 26 56
paint ptransistor
box 25 49 25 49
label "B" right ptransistor
box 19 53 21 55
paint pdiffusion
box 20 54 20 54
label "Vdd" right pdiffusion
box 24 56 26 59
paint polysilicon
box 25 57 25 57
label "B" right polysilicon
box 18 16 22 17
paint polysilicon
box 19 17 19 17
label "B" right polysilicon
box 18 17 19 19
paint polysilicon
box 19 18 19 18
label "B" right polysilicon
box 18 19 26 20
paint polysilicon
box 19 20 19 20
label "B" right polysilicon
box 18 22 24 29
paint ndiffusion
box 19 23 19 23
label "_Y" right ndiffusion
box 18 29 20 31
paint ndiffusion
box 19 30 19 30
label "_Y" right ndiffusion
box 18 31 24 32
paint ndiffusion
box 19 32 19 32
label "_Y" right ndiffusion
box 18 48 24 53
paint pdiffusion
box 19 49 19 49
label "Vdd" right pdiffusion
box 18 53 19 55
paint pdiffusion
box 19 54 19 54
label "Vdd" right pdiffusion
box 18 55 24 56
paint pdiffusion
box 19 56 19 56
label "Vdd" right pdiffusion
box 45 49 47 51
paint pdcontact
box 46 50 46 50
label "Y" right pdcontact
box 52 38 54 40
paint polycontact
box 53 39 53 39
label "_Y" right polycontact
box 35 53 37 55
paint pdcontact
box 36 54 36 54
label "Vdd" right pdcontact
box 31 61 33 63
paint polycontact
box 32 62 32 62
label "A" right polycontact
box 45 29 47 31
paint ndcontact
box 46 30 46 30
label "Y" right ndcontact
box 27 49 29 51
paint pdcontact
box 28 50 28 50
label "_Y" right pdcontact
box 35 23 37 25
paint ndcontact
box 36 24 36 24
label "GND" right ndcontact
box 20 29 22 31
paint ndcontact
box 21 30 21 30
label "_Y" right ndcontact
box 19 17 21 19
paint polycontact
box 20 18 20 18
label "B" right polycontact
box 19 53 21 55
paint pdcontact
box 20 54 20 54
label "Vdd" right pdcontact
box 55 38 56 41
paint m1
box 56 39 56 39
label "_Y" right m1
box 54 38 55 40
paint m1
box 55 39 55 39
label "_Y" right m1
box 52 38 54 40
paint m1
box 53 39 53 39
label "_Y" right m1
box 52 40 55 41
paint m1
box 53 41 53 41
label "_Y" right m1
box 51 37 56 38
paint m1
box 52 38 52 38
label "_Y" right m1
box 51 38 52 41
paint m1
box 52 39 52 39
label "_Y" right m1
box 51 41 56 42
paint m1
box 52 42 52 42
label "_Y" right m1
box 47 49 48 51
paint m1
box 48 50 48 50
label "Y" right m1
port class output
port make
box 47 29 48 31
paint m1
box 48 30 48 30
label "Y" right m1
port class output
port make
box 45 49 47 51
paint m1
box 46 50 46 50
label "Y" right m1
port class output
port make
box 37 53 38 56
paint m1
box 38 54 38 54
label "Vdd" right m1
box 45 29 47 31
paint m1
box 46 30 46 30
label "Y" right m1
port class output
port make
box 45 32 48 48
paint m1
box 46 33 46 33
label "Y" right m1
port class output
port make
box 44 49 45 51
paint m1
box 45 50 45 50
label "Y" right m1
port class output
port make
box 44 51 48 52
paint m1
box 45 52 45 52
label "Y" right m1
port class output
port make
box 45 52 48 67
paint m1
box 46 53 46 53
label "Y" right m1
port class output
port make
box 35 53 37 55
paint m1
box 36 54 36 54
label "Vdd" right m1
box 45 67 57 70
paint m1
box 46 68 46 68
label "Y" right m1
port class output
port make
box 44 29 45 31
paint m1
box 45 30 45 30
label "Y" right m1
port class output
port make
box 44 31 48 32
paint m1
box 45 32 45 32
label "Y" right m1
port class output
port make
box 34 53 35 55
paint m1
box 35 54 35 54
label "Vdd" right m1
box 34 55 37 56
paint m1
box 35 56 35 56
label "Vdd" right m1
box 33 52 38 53
paint m1
box 34 53 34 53
label "Vdd" right m1
box 33 53 34 56
paint m1
box 34 54 34 54
label "Vdd" right m1
box 33 56 38 57
paint m1
box 34 57 34 57
label "Vdd" right m1
box 30 38 31 41
paint m1
box 31 39 31 39
label "_Y" right m1
box 33 61 34 63
paint m1
box 34 62 34 62
label "A" right m1
port class input
port make
box 27 38 30 41
paint m1
box 28 39 28 39
label "_Y" right m1
box 31 61 33 63
paint m1
box 32 62 32 62
label "A" right m1
port class input
port make
box 37 22 38 25
paint m1
box 38 23 38 23
label "GND" right m1
box 35 23 37 25
paint m1
box 36 24 36 24
label "GND" right m1
box 44 28 48 29
paint m1
box 45 29 45 29
label "Y" right m1
port class output
port make
box 26 38 27 41
paint m1
box 27 39 27 39
label "_Y" right m1
box 44 48 48 49
paint m1
box 45 49 45 49
label "Y" right m1
port class output
port make
box 29 49 30 51
paint m1
box 30 50 30 50
label "_Y" right m1
box 30 60 34 61
paint m1
box 31 61 31 61
label "A" right m1
port class input
port make
box 30 61 31 63
paint m1
box 31 62 31 62
label "A" right m1
port class input
port make
box 30 63 34 64
paint m1
box 31 64 31 64
label "A" right m1
port class input
port make
box 30 64 33 67
paint m1
box 31 65 31 65
label "A" right m1
port class input
port make
box 34 22 37 23
paint m1
box 35 23 35 23
label "GND" right m1
box 34 23 35 25
paint m1
box 35 24 35 24
label "GND" right m1
box 22 29 23 31
paint m1
box 23 30 23 30
label "_Y" right m1
box 27 49 29 51
paint m1
box 28 50 28 50
label "_Y" right m1
box 22 53 23 56
paint m1
box 23 54 23 54
label "Vdd" right m1
box 21 17 22 19
paint m1
box 22 18 22 18
label "B" right m1
port class input
port make
box 33 21 38 22
paint m1
box 34 22 34 22
label "GND" right m1
box 33 22 34 25
paint m1
box 34 23 34 23
label "GND" right m1
box 33 25 38 26
paint m1
box 34 26 34 26
label "GND" right m1
box 20 29 22 31
paint m1
box 21 30 21 30
label "_Y" right m1
box 20 32 23 37
paint m1
box 21 33 21 33
label "_Y" right m1
box 26 37 31 38
paint m1
box 27 38 27 38
label "_Y" right m1
box 22 38 23 41
paint m1
box 23 39 23 39
label "_Y" right m1
box 26 41 31 42
paint m1
box 27 42 27 42
label "_Y" right m1
box 26 42 29 48
paint m1
box 27 43 27 43
label "_Y" right m1
box 26 48 30 49
paint m1
box 27 49 27 49
label "_Y" right m1
box 26 49 27 51
paint m1
box 27 50 27 50
label "_Y" right m1
box 26 51 30 52
paint m1
box 27 52 27 52
label "_Y" right m1
box 21 53 22 55
paint m1
box 22 54 22 54
label "Vdd" right m1
box 19 17 21 19
paint m1
box 20 18 20 18
label "B" right m1
port class input
port make
box 19 28 23 29
paint m1
box 20 29 20 29
label "_Y" right m1
box 19 29 20 31
paint m1
box 20 30 20 30
label "_Y" right m1
box 19 31 23 32
paint m1
box 20 32 20 32
label "_Y" right m1
box 19 38 22 41
paint m1
box 20 39 20 39
label "_Y" right m1
box 19 53 21 55
paint m1
box 20 54 20 54
label "Vdd" right m1
box 19 55 22 56
paint m1
box 20 56 20 56
label "Vdd" right m1
box 18 11 21 16
paint m1
box 19 12 19 12
label "B" right m1
port class input
port make
box 18 16 22 17
paint m1
box 19 17 19 17
label "B" right m1
port class input
port make
box 18 17 19 19
paint m1
box 19 18 19 18
label "B" right m1
port class input
port make
box 18 19 22 20
paint m1
box 19 20 19 20
label "B" right m1
port class input
port make
box 18 37 23 38
paint m1
box 19 38 19 38
label "_Y" right m1
box 18 38 19 41
paint m1
box 19 39 19 39
label "_Y" right m1
box 18 41 23 42
paint m1
box 19 42 19 42
label "_Y" right m1
box 18 52 23 53
paint m1
box 19 53 19 53
label "Vdd" right m1
box 18 53 19 56
paint m1
box 19 54 19 54
label "Vdd" right m1
box 18 56 23 57
paint m1
box 19 57 19 57
label "Vdd" right m1
box 18 67 33 70
paint m1
box 19 68 19 68
label "A" right m1
port class input
port make
box 54 38 55 40
paint v1
box 55 39 55 39
label "_Y" right v1
box 52 38 54 40
paint v1
box 53 39 53 39
label "_Y" right v1
box 52 40 55 41
paint v1
box 53 41 53 41
label "_Y" right v1
box 35 53 37 55
paint v1
box 36 54 36 54
label "Vdd" right v1
box 34 53 35 55
paint v1
box 35 54 35 54
label "Vdd" right v1
box 35 23 37 25
paint v1
box 36 24 36 24
label "GND" right v1
box 27 38 30 41
paint v1
box 28 39 28 39
label "_Y" right v1
box 34 55 37 56
paint v1
box 35 56 35 56
label "Vdd" right v1
box 34 22 37 23
paint v1
box 35 23 35 23
label "GND" right v1
box 34 23 35 25
paint v1
box 35 24 35 24
label "GND" right v1
box 21 53 22 55
paint v1
box 22 54 22 54
label "Vdd" right v1
box 19 38 22 41
paint v1
box 20 39 20 39
label "_Y" right v1
box 19 53 21 55
paint v1
box 20 54 20 54
label "Vdd" right v1
box 19 55 22 56
paint v1
box 20 56 20 56
label "Vdd" right v1
box 55 38 56 41
paint m2
box 56 39 56 39
label "_Y" right m2
box 54 38 55 40
paint m2
box 55 39 55 39
label "_Y" right m2
box 52 38 54 40
paint m2
box 53 39 53 39
label "_Y" right m2
box 52 40 55 41
paint m2
box 53 41 53 41
label "_Y" right m2
box 37 53 38 56
paint m2
box 38 54 38 54
label "Vdd" right m2
box 37 22 38 25
paint m2
box 38 23 38 23
label "GND" right m2
box 35 23 37 25
paint m2
box 36 24 36 24
label "GND" right m2
box 30 38 52 41
paint m2
box 31 39 31 39
label "_Y" right m2
box 35 53 37 55
paint m2
box 36 54 36 54
label "Vdd" right m2
box 34 22 37 23
paint m2
box 35 23 35 23
label "GND" right m2
box 34 23 35 25
paint m2
box 35 24 35 24
label "GND" right m2
box 27 38 30 41
paint m2
box 28 39 28 39
label "_Y" right m2
box 34 53 35 55
paint m2
box 35 54 35 54
label "Vdd" right m2
box 34 55 37 56
paint m2
box 35 56 35 56
label "Vdd" right m2
box 33 10 38 22
paint m2
box 34 11 34 11
label "GND" right m2
box 33 22 34 25
paint m2
box 34 23 34 23
label "GND" right m2
box 33 25 38 26
paint m2
box 34 26 34 26
label "GND" right m2
box 22 38 27 41
paint m2
box 23 39 23 39
label "_Y" right m2
box 22 53 34 56
paint m2
box 23 54 23 54
label "Vdd" right m2
box 19 38 22 41
paint m2
box 20 39 20 39
label "_Y" right m2
box 21 53 22 55
paint m2
box 22 54 22 54
label "Vdd" right m2
box 18 37 56 38
paint m2
box 19 38 19 38
label "_Y" right m2
box 18 38 19 41
paint m2
box 19 39 19 39
label "_Y" right m2
box 18 41 56 42
paint m2
box 19 42 19 42
label "_Y" right m2
box 19 53 21 55
paint m2
box 20 54 20 54
label "Vdd" right m2
box 19 55 22 56
paint m2
box 20 56 20 56
label "Vdd" right m2
box 7 52 38 53
paint m2
box 8 53 8 53
label "Vdd" right m2
box 7 53 19 56
paint m2
box 8 54 8 54
label "Vdd" right m2
box 7 56 38 57
paint m2
box 8 57 8 57
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
