<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 05 22:13:26 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            565 items scored, 565 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.241ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \nco/phase_accum_i2  (from osc_clk +)
   Destination:    FD1S3AX    D              \nco/phase_accum_i63  (to osc_clk +)

   Delay:                   9.081ns  (72.4% logic, 27.6% route), 33 logic levels.

 Constraint Details:

      9.081ns data_path \nco/phase_accum_i2 to \nco/phase_accum_i63 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.241ns

 Path Details: \nco/phase_accum_i2 to \nco/phase_accum_i63

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \nco/phase_accum_i2 (from osc_clk)
Route         1   e 0.941                                  \nco/phase_accum[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \nco/phase_accum_63__I_0_12_1
Route         1   e 0.020                                  \nco/n273
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_3
Route         1   e 0.020                                  \nco/n274
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_5
Route         1   e 0.020                                  \nco/n275
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_7
Route         1   e 0.020                                  \nco/n276
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_9
Route         1   e 0.020                                  \nco/n277
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_11
Route         1   e 0.020                                  \nco/n278
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_13
Route         1   e 0.020                                  \nco/n279
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_15
Route         1   e 0.020                                  \nco/n280
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_17
Route         1   e 0.020                                  \nco/n281
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_19
Route         1   e 0.020                                  \nco/n282
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_21
Route         1   e 0.020                                  \nco/n283
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_23
Route         1   e 0.020                                  \nco/n284
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_25
Route         1   e 0.020                                  \nco/n285
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_27
Route         1   e 0.020                                  \nco/n286
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_29
Route         1   e 0.020                                  \nco/n287
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_31
Route         1   e 0.020                                  \nco/n288
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_33
Route         1   e 0.020                                  \nco/n289
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_35
Route         1   e 0.020                                  \nco/n290
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_37
Route         1   e 0.020                                  \nco/n291
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_39
Route         1   e 0.020                                  \nco/n292
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_41
Route         1   e 0.020                                  \nco/n293
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_43
Route         1   e 0.020                                  \nco/n294
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_45
Route         1   e 0.020                                  \nco/n295
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_47
Route         1   e 0.020                                  \nco/n296
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_49
Route         1   e 0.020                                  \nco/n297
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_51
Route         1   e 0.020                                  \nco/n298
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_53
Route         1   e 0.020                                  \nco/n299
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_55
Route         1   e 0.020                                  \nco/n300
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_57
Route         1   e 0.020                                  \nco/n301
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_59
Route         1   e 0.020                                  \nco/n302
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_61
Route         1   e 0.020                                  \nco/n303
FCI_TO_F    ---     0.598            CIN to S[2]           \nco/phase_accum_63__I_0_12_63
Route         1   e 0.941                                  \nco/phase_accum_63__N_1[63]
                  --------
                    9.081  (72.4% logic, 27.6% route), 33 logic levels.


Error:  The following path violates requirements by 4.064ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \nco/phase_accum_i2  (from osc_clk +)
   Destination:    FD1S3AX    D              \nco/phase_accum_i62  (to osc_clk +)

   Delay:                   8.904ns  (72.1% logic, 27.9% route), 32 logic levels.

 Constraint Details:

      8.904ns data_path \nco/phase_accum_i2 to \nco/phase_accum_i62 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.064ns

 Path Details: \nco/phase_accum_i2 to \nco/phase_accum_i62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \nco/phase_accum_i2 (from osc_clk)
Route         1   e 0.941                                  \nco/phase_accum[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \nco/phase_accum_63__I_0_12_1
Route         1   e 0.020                                  \nco/n273
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_3
Route         1   e 0.020                                  \nco/n274
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_5
Route         1   e 0.020                                  \nco/n275
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_7
Route         1   e 0.020                                  \nco/n276
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_9
Route         1   e 0.020                                  \nco/n277
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_11
Route         1   e 0.020                                  \nco/n278
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_13
Route         1   e 0.020                                  \nco/n279
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_15
Route         1   e 0.020                                  \nco/n280
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_17
Route         1   e 0.020                                  \nco/n281
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_19
Route         1   e 0.020                                  \nco/n282
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_21
Route         1   e 0.020                                  \nco/n283
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_23
Route         1   e 0.020                                  \nco/n284
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_25
Route         1   e 0.020                                  \nco/n285
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_27
Route         1   e 0.020                                  \nco/n286
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_29
Route         1   e 0.020                                  \nco/n287
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_31
Route         1   e 0.020                                  \nco/n288
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_33
Route         1   e 0.020                                  \nco/n289
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_35
Route         1   e 0.020                                  \nco/n290
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_37
Route         1   e 0.020                                  \nco/n291
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_39
Route         1   e 0.020                                  \nco/n292
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_41
Route         1   e 0.020                                  \nco/n293
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_43
Route         1   e 0.020                                  \nco/n294
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_45
Route         1   e 0.020                                  \nco/n295
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_47
Route         1   e 0.020                                  \nco/n296
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_49
Route         1   e 0.020                                  \nco/n297
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_51
Route         1   e 0.020                                  \nco/n298
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_53
Route         1   e 0.020                                  \nco/n299
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_55
Route         1   e 0.020                                  \nco/n300
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_57
Route         1   e 0.020                                  \nco/n301
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_59
Route         1   e 0.020                                  \nco/n302
FCI_TO_F    ---     0.598            CIN to S[2]           \nco/phase_accum_63__I_0_12_61
Route         1   e 0.941                                  \nco/phase_accum_63__N_1[62]
                  --------
                    8.904  (72.1% logic, 27.9% route), 32 logic levels.


Error:  The following path violates requirements by 4.064ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \nco/phase_accum_i2  (from osc_clk +)
   Destination:    FD1S3AX    D              \nco/phase_accum_i61  (to osc_clk +)

   Delay:                   8.904ns  (72.1% logic, 27.9% route), 32 logic levels.

 Constraint Details:

      8.904ns data_path \nco/phase_accum_i2 to \nco/phase_accum_i61 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 4.064ns

 Path Details: \nco/phase_accum_i2 to \nco/phase_accum_i61

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \nco/phase_accum_i2 (from osc_clk)
Route         1   e 0.941                                  \nco/phase_accum[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \nco/phase_accum_63__I_0_12_1
Route         1   e 0.020                                  \nco/n273
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_3
Route         1   e 0.020                                  \nco/n274
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_5
Route         1   e 0.020                                  \nco/n275
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_7
Route         1   e 0.020                                  \nco/n276
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_9
Route         1   e 0.020                                  \nco/n277
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_11
Route         1   e 0.020                                  \nco/n278
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_13
Route         1   e 0.020                                  \nco/n279
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_15
Route         1   e 0.020                                  \nco/n280
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_17
Route         1   e 0.020                                  \nco/n281
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_19
Route         1   e 0.020                                  \nco/n282
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_21
Route         1   e 0.020                                  \nco/n283
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_23
Route         1   e 0.020                                  \nco/n284
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_25
Route         1   e 0.020                                  \nco/n285
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_27
Route         1   e 0.020                                  \nco/n286
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_29
Route         1   e 0.020                                  \nco/n287
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_31
Route         1   e 0.020                                  \nco/n288
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_33
Route         1   e 0.020                                  \nco/n289
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_35
Route         1   e 0.020                                  \nco/n290
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_37
Route         1   e 0.020                                  \nco/n291
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_39
Route         1   e 0.020                                  \nco/n292
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_41
Route         1   e 0.020                                  \nco/n293
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_43
Route         1   e 0.020                                  \nco/n294
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_45
Route         1   e 0.020                                  \nco/n295
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_47
Route         1   e 0.020                                  \nco/n296
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_49
Route         1   e 0.020                                  \nco/n297
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_51
Route         1   e 0.020                                  \nco/n298
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_53
Route         1   e 0.020                                  \nco/n299
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_55
Route         1   e 0.020                                  \nco/n300
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_57
Route         1   e 0.020                                  \nco/n301
FCI_TO_FCO  ---     0.157            CIN to COUT           \nco/phase_accum_63__I_0_12_59
Route         1   e 0.020                                  \nco/n302
FCI_TO_F    ---     0.598            CIN to S[2]           \nco/phase_accum_63__I_0_12_61
Route         1   e 0.941                                  \nco/phase_accum_63__N_1[61]
                  --------
                    8.904  (72.1% logic, 27.9% route), 32 logic levels.

Warning: 9.241 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     9.241 ns|    33 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\nco/n288                               |       1|     541|     95.75%
                                        |        |        |
\nco/n287                               |       1|     537|     95.04%
                                        |        |        |
\nco/n289                               |       1|     537|     95.04%
                                        |        |        |
\nco/n286                               |       1|     527|     93.27%
                                        |        |        |
\nco/n290                               |       1|     527|     93.27%
                                        |        |        |
\nco/n285                               |       1|     513|     90.80%
                                        |        |        |
\nco/n291                               |       1|     513|     90.80%
                                        |        |        |
\nco/n284                               |       1|     495|     87.61%
                                        |        |        |
\nco/n292                               |       1|     495|     87.61%
                                        |        |        |
\nco/n283                               |       1|     473|     83.72%
                                        |        |        |
\nco/n293                               |       1|     473|     83.72%
                                        |        |        |
\nco/n282                               |       1|     447|     79.12%
                                        |        |        |
\nco/n294                               |       1|     447|     79.12%
                                        |        |        |
\nco/n281                               |       1|     417|     73.81%
                                        |        |        |
\nco/n295                               |       1|     417|     73.81%
                                        |        |        |
\nco/n280                               |       1|     383|     67.79%
                                        |        |        |
\nco/n296                               |       1|     383|     67.79%
                                        |        |        |
\nco/n279                               |       1|     345|     61.06%
                                        |        |        |
\nco/n297                               |       1|     345|     61.06%
                                        |        |        |
\nco/n278                               |       1|     303|     53.63%
                                        |        |        |
\nco/n298                               |       1|     303|     53.63%
                                        |        |        |
\nco/n277                               |       1|     257|     45.49%
                                        |        |        |
\nco/n299                               |       1|     257|     45.49%
                                        |        |        |
\nco/n276                               |       1|     207|     36.64%
                                        |        |        |
\nco/n300                               |       1|     207|     36.64%
                                        |        |        |
\nco/n275                               |       1|     153|     27.08%
                                        |        |        |
\nco/n301                               |       1|     153|     27.08%
                                        |        |        |
\nco/n274                               |       1|      95|     16.81%
                                        |        |        |
\nco/n302                               |       1|      95|     16.81%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 565  Score: 1288152

Constraints cover  2416 paths, 267 nets, and 403 connections (76.0% coverage)


Peak memory: 67268608 bytes, TRCE: 2740224 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
