{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "bd_36cd_slot_4_apcs_0",
    "cell_name": "slot_4_apcs",
    "component_reference": "xilinx.com:ip:axis_protocol_checker:2.0",
    "ip_revision": "15",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "TDATA_NUM_BYTES": [ { "value": "2", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TID_WIDTH": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TDEST_WIDTH": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "TUSER_WIDTH": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_TREADY": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_TSTRB": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_TKEEP": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_TLAST": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_ACLKEN": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "HAS_SYSTEM_RESET": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "MAX_WAITS": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "MESSAGE_LEVEL": [ { "value": "2", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_CONTROL": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "ENABLE_MARK_DEBUG": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "bd_36cd_slot_4_apcs_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "C_AXIS_TDATA_WIDTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AXIS_TID_WIDTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AXIS_TDEST_WIDTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AXIS_TUSER_WIDTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AXIS_SIGNAL_SET": [ { "value": "0b00000000000000000000000000010010", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PC_MAXWAITS": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PC_MESSAGE_LEVEL": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PC_HAS_SYSTEM_RESET": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_CONTROL": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PC_STATUS_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ENABLE_MARK_DEBUG": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplusRFSOC" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu28dr" } ],
        "NEXTGEN_VERSAL": [ { "value": "0" } ],
        "PACKAGE": [ { "value": "ffvg1517" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "15" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../../../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "aclk": [ { "direction": "in" } ],
        "aresetn": [ { "direction": "in" } ],
        "pc_axis_tvalid": [ { "direction": "in" } ],
        "pc_axis_tdata": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0x0000" } ],
        "pc_axis_tlast": [ { "direction": "in", "driver_value": "1" } ],
        "pc_asserted": [ { "direction": "out" } ],
        "pc_status": [ { "direction": "out", "size_left": "31", "size_right": "0" } ]
      },
      "interfaces": {
        "PC_AXIS": {
          "vlnv": "xilinx.com:interface:axis:1.0",
          "abstraction_type": "xilinx.com:interface:axis_rtl:1.0",
          "mode": "monitor",
          "parameters": {
            "TDATA_NUM_BYTES": [ { "value": "2", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TDEST_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TID_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "TUSER_WIDTH": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TREADY": [ { "value": "0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TSTRB": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TKEEP": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_TLAST": [ { "value": "1", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "96968727", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "LAYERED_METADATA": [ { "value": "undef", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "TDATA": [ { "physical_name": "pc_axis_tdata" } ],
            "TLAST": [ { "physical_name": "pc_axis_tlast" } ],
            "TVALID": [ { "physical_name": "pc_axis_tvalid" } ]
          }
        },
        "CLKIF": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI:PC_AXIS", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "aresetn", "value_permission": "bd", "resolve_type": "generated", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "96968727", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "user", "format": "long", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_CLKEN": [ { "value": "aclken", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "aclk" } ]
          }
        },
        "RSTIF": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ],
            "TYPE": [ { "value": "INTERCONNECT", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "aresetn" } ]
          }
        }
      },
      "memory_maps": {
        "S_AXI": {
          "display_name": "S_AXI",
          "description": "AXI-lite interface S_AXI",
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "1024",
              "display_name": "Reg",
              "description": "Register Block",
              "usage": "register",
              "access": "read-only",
              "registers": {
                "PC_asserted": {
                  "address_offset": "0x000",
                  "size": 1,
                  "display_name": "PC_asserted",
                  "description": "PC_asserted",
                  "access": "read-only"
                },
                "Current_PC_word_one": {
                  "address_offset": "0x100",
                  "size": 1,
                  "display_name": "Current_PC[31:0]",
                  "description": "Current value of pc_status[31:0]",
                  "access": "read-only"
                },
                "Snapshot_PC_word_one": {
                  "address_offset": "0x200",
                  "size": 1,
                  "display_name": "Snapshot_PC[31:0]",
                  "description": "First event value of pc_status[31:0]",
                  "access": "read-only"
                }
              }
            }
          }
        }
      }
    }
  }
}