INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:01:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.034ns  (required time - arrival time)
  Source:                 buffer23/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.140ns period=4.280ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.140ns period=4.280ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.280ns  (clk rise@4.280ns - clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.732ns (17.924%)  route 3.352ns (82.076%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.763 - 4.280 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2801, unset)         0.508     0.508    buffer23/fifo/clk
    SLICE_X15Y91         FDRE                                         r  buffer23/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer23/fifo/Head_reg[0]/Q
                         net (fo=6, routed)           0.431     1.155    buffer23/fifo/Head[0]
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.043     1.198 f  buffer23/fifo/tmp_loadEn_INST_0_i_14/O
                         net (fo=2, routed)           0.428     1.626    buffer23/fifo/tmp_loadEn_INST_0_i_14_n_0
    SLICE_X16Y91         LUT6 (Prop_lut6_I2_O)        0.043     1.669 r  buffer23/fifo/transmitValue_i_4__15/O
                         net (fo=7, routed)           0.190     1.859    buffer80/fifo/fullReg_reg_1
    SLICE_X16Y89         LUT5 (Prop_lut5_I4_O)        0.043     1.902 r  buffer80/fifo/outputValid_i_3__1/O
                         net (fo=3, routed)           0.269     2.171    buffer80/fifo/outs_reg[0]
    SLICE_X16Y89         LUT6 (Prop_lut6_I1_O)        0.043     2.214 r  buffer80/fifo/transmitValue_i_4__14/O
                         net (fo=1, routed)           0.274     2.488    buffer80/fifo/transmitValue_i_4__14_n_0
    SLICE_X20Y90         LUT6 (Prop_lut6_I0_O)        0.043     2.531 r  buffer80/fifo/transmitValue_i_3__14/O
                         net (fo=2, routed)           0.178     2.709    buffer23/fifo/transmitValue_reg_6
    SLICE_X20Y91         LUT6 (Prop_lut6_I0_O)        0.043     2.752 r  buffer23/fifo/store_complete[1]_i_3/O
                         net (fo=2, routed)           0.187     2.938    buffer87/transmitValue_reg
    SLICE_X19Y91         LUT2 (Prop_lut2_I1_O)        0.043     2.981 f  buffer87/Head[2]_i_2__2/O
                         net (fo=8, routed)           0.228     3.209    fork25/control/generateBlocks[4].regblock/buffer23_outs_ready
    SLICE_X19Y89         LUT3 (Prop_lut3_I1_O)        0.043     3.252 r  fork25/control/generateBlocks[4].regblock/transmitValue_i_6/O
                         net (fo=1, routed)           0.322     3.574    fork25/control/generateBlocks[4].regblock/transmitValue_i_6_n_0
    SLICE_X19Y88         LUT6 (Prop_lut6_I0_O)        0.043     3.617 r  fork25/control/generateBlocks[4].regblock/transmitValue_i_2__3/O
                         net (fo=2, routed)           0.316     3.933    fork25/control/generateBlocks[4].regblock/transmitValue_i_2__3_n_0
    SLICE_X19Y89         LUT6 (Prop_lut6_I1_O)        0.043     3.976 f  fork25/control/generateBlocks[4].regblock/transmitValue_i_3__54/O
                         net (fo=16, routed)          0.260     4.236    fork24/control/generateBlocks[0].regblock/transmitValue_reg_4
    SLICE_X18Y89         LUT5 (Prop_lut5_I2_O)        0.043     4.279 r  fork24/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=6, routed)           0.102     4.381    fork12/control/generateBlocks[0].regblock/dataReg_reg[4]_1
    SLICE_X18Y89         LUT6 (Prop_lut6_I5_O)        0.043     4.424 r  fork12/control/generateBlocks[0].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.168     4.592    buffer37/E[0]
    SLICE_X16Y89         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.280     4.280 r  
                                                      0.000     4.280 r  clk (IN)
                         net (fo=2801, unset)         0.483     4.763    buffer37/clk
    SLICE_X16Y89         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     4.763    
                         clock uncertainty           -0.035     4.727    
    SLICE_X16Y89         FDRE (Setup_fdre_C_CE)      -0.169     4.558    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 -0.034    




