{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 20:33:21 2012 " "Info: Processing started: Sun Feb 26 20:33:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lcd_24_to_8_bits_dfa --source=\"lcd_24_to_8_bits_dfa.v --source=lcd_24_to_8_bits_dfa.v --source=lcd_24_to_8_bits_dfa_state_ram.v --source=lcd_24_to_8_bits_dfa_data_ram.v \" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VHDL,SIMGEN_RAND_POWERUP_FFS=OFF,SIMGEN_OBFUSCATE=OFF,SIMGEN_MAX_TULIP_COUNT=0 " "Info: Command: quartus_map lcd_24_to_8_bits_dfa --source=\"lcd_24_to_8_bits_dfa.v --source=lcd_24_to_8_bits_dfa.v --source=lcd_24_to_8_bits_dfa_state_ram.v --source=lcd_24_to_8_bits_dfa_data_ram.v \" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VHDL,SIMGEN_RAND_POWERUP_FFS=OFF,SIMGEN_OBFUSCATE=OFF,SIMGEN_MAX_TULIP_COUNT=0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_24_to_8_bits_dfa.v 1 1 " "Warning: Using design file lcd_24_to_8_bits_dfa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_24_to_8_bits_dfa " "Info: Found entity 1: lcd_24_to_8_bits_dfa" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_24_to_8_bits_dfa " "Info: Elaborating entity \"lcd_24_to_8_bits_dfa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr lcd_24_to_8_bits_dfa.v(34) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(34): object \"state_read_addr\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 lcd_24_to_8_bits_dfa.v(39) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(39): object \"state_d1\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 lcd_24_to_8_bits_dfa.v(41) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(41): object \"in_ready_d1\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire lcd_24_to_8_bits_dfa.v(61) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(61): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 lcd_24_to_8_bits_dfa.v(68) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(68): object \"mem_readdata0\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 lcd_24_to_8_bits_dfa.v(73) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(73): object \"mem_readdata1\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest lcd_24_to_8_bits_dfa.v(80) " "Warning (10858): Verilog HDL warning at lcd_24_to_8_bits_dfa.v(80): object state_waitrequest used but never assigned" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 lcd_24_to_8_bits_dfa.v(81) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(81): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lcd_24_to_8_bits_dfa.v(84) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(84): object \"out_channel\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error lcd_24_to_8_bits_dfa.v(88) " "Warning (10036): Verilog HDL or VHDL warning at lcd_24_to_8_bits_dfa.v(88): object \"out_error\" assigned a value but never read" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_24_to_8_bits_dfa.v(214) " "Warning (10230): Verilog HDL assignment warning at lcd_24_to_8_bits_dfa.v(214): truncated value with size 32 to match size of target (1)" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_24_to_8_bits_dfa.v(230) " "Warning (10230): Verilog HDL assignment warning at lcd_24_to_8_bits_dfa.v(230): truncated value with size 32 to match size of target (1)" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_24_to_8_bits_dfa.v(247) " "Warning (10230): Verilog HDL assignment warning at lcd_24_to_8_bits_dfa.v(247): truncated value with size 32 to match size of target (1)" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_24_to_8_bits_dfa.v(204) " "Warning (10270): Verilog HDL Case Statement warning at lcd_24_to_8_bits_dfa.v(204): incomplete case statement has no default case item" {  } { { "lcd_24_to_8_bits_dfa.v" "" { Text "C:/altera/Projetos/fftNIOS/simgen_temp/lcd_24_to_8_bits_dfa.v" 204 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IQSYN_SIMGEN_INFO_MSG" "" "Info: Generating sgate simulator netlist using Simgen" {  } {  } 0 0 "Generating sgate simulator netlist using Simgen" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 20:33:22 2012 " "Info: Processing ended: Sun Feb 26 20:33:22 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
