

================================================================
== Vitis HLS Report for 'torgb'
================================================================
* Date:           Wed Jul 23 17:03:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        torgb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150  |torgb_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     346|    465|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    253|    -|
|Register         |        -|    -|     265|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     611|    726|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                            |control_s_axi                   |        0|   0|  144|  232|    0|
    |mul_32s_32s_32_2_1_U44                     |mul_32s_32s_32_2_1              |        0|   3|  165|   50|    0|
    |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150  |torgb_Pipeline_VITIS_LOOP_24_1  |        0|   0|   37|  183|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                |        0|   3|  346|  465|    0|
    +-------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6                                        |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|   8|           4|           4|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |ch_b_TDATA_int_regslice   |   9|          2|   32|         64|
    |ch_b_TDEST_int_regslice   |   9|          2|    6|         12|
    |ch_b_TID_int_regslice     |   9|          2|    5|         10|
    |ch_b_TKEEP_int_regslice   |   9|          2|    4|          8|
    |ch_b_TLAST_int_regslice   |   9|          2|    1|          2|
    |ch_b_TSTRB_int_regslice   |   9|          2|    4|          8|
    |ch_b_TUSER_int_regslice   |   9|          2|    2|          4|
    |ch_g_TDATA_int_regslice   |   9|          2|   32|         64|
    |ch_g_TDEST_int_regslice   |   9|          2|    6|         12|
    |ch_g_TID_int_regslice     |   9|          2|    5|         10|
    |ch_g_TKEEP_int_regslice   |   9|          2|    4|          8|
    |ch_g_TLAST_int_regslice   |   9|          2|    1|          2|
    |ch_g_TSTRB_int_regslice   |   9|          2|    4|          8|
    |ch_g_TUSER_int_regslice   |   9|          2|    2|          4|
    |ch_r_TDATA_int_regslice   |   9|          2|   32|         64|
    |ch_r_TDEST_int_regslice   |   9|          2|    6|         12|
    |ch_r_TID_int_regslice     |   9|          2|    5|         10|
    |ch_r_TKEEP_int_regslice   |   9|          2|    4|          8|
    |ch_r_TLAST_int_regslice   |   9|          2|    1|          2|
    |ch_r_TSTRB_int_regslice   |   9|          2|    4|          8|
    |ch_r_TUSER_int_regslice   |   9|          2|    2|          4|
    |ch_u_TREADY_int_regslice  |   9|          2|    1|          2|
    |ch_v_TREADY_int_regslice  |   9|          2|    1|          2|
    |ch_y_TREADY_int_regslice  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 253|         55|  166|        337|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |   6|   0|    6|          0|
    |ch_b_TDATA_reg                                          |  32|   0|   32|          0|
    |ch_b_TDEST_reg                                          |   6|   0|    6|          0|
    |ch_b_TID_reg                                            |   5|   0|    5|          0|
    |ch_b_TKEEP_reg                                          |   4|   0|    4|          0|
    |ch_b_TLAST_reg                                          |   1|   0|    1|          0|
    |ch_b_TSTRB_reg                                          |   4|   0|    4|          0|
    |ch_b_TUSER_reg                                          |   2|   0|    2|          0|
    |ch_g_TDATA_reg                                          |  32|   0|   32|          0|
    |ch_g_TDEST_reg                                          |   6|   0|    6|          0|
    |ch_g_TID_reg                                            |   5|   0|    5|          0|
    |ch_g_TKEEP_reg                                          |   4|   0|    4|          0|
    |ch_g_TLAST_reg                                          |   1|   0|    1|          0|
    |ch_g_TSTRB_reg                                          |   4|   0|    4|          0|
    |ch_g_TUSER_reg                                          |   2|   0|    2|          0|
    |ch_r_TDATA_reg                                          |  32|   0|   32|          0|
    |ch_r_TDEST_reg                                          |   6|   0|    6|          0|
    |ch_r_TID_reg                                            |   5|   0|    5|          0|
    |ch_r_TKEEP_reg                                          |   4|   0|    4|          0|
    |ch_r_TLAST_reg                                          |   1|   0|    1|          0|
    |ch_r_TSTRB_reg                                          |   4|   0|    4|          0|
    |ch_r_TUSER_reg                                          |   2|   0|    2|          0|
    |grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_243                                     |  32|   0|   32|          0|
    |total_reg_253                                           |  32|   0|   32|          0|
    |width_read_reg_248                                      |  32|   0|   32|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 265|   0|  265|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          torgb|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          torgb|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          torgb|  return value|
|ch_y_TDATA             |   in|   32|        axis|  ch_y_V_data_V|       pointer|
|ch_y_TVALID            |   in|    1|        axis|  ch_y_V_dest_V|       pointer|
|ch_y_TREADY            |  out|    1|        axis|  ch_y_V_dest_V|       pointer|
|ch_y_TDEST             |   in|    6|        axis|  ch_y_V_dest_V|       pointer|
|ch_y_TKEEP             |   in|    4|        axis|  ch_y_V_keep_V|       pointer|
|ch_y_TSTRB             |   in|    4|        axis|  ch_y_V_strb_V|       pointer|
|ch_y_TUSER             |   in|    2|        axis|  ch_y_V_user_V|       pointer|
|ch_y_TLAST             |   in|    1|        axis|  ch_y_V_last_V|       pointer|
|ch_y_TID               |   in|    5|        axis|    ch_y_V_id_V|       pointer|
|ch_u_TDATA             |   in|   32|        axis|  ch_u_V_data_V|       pointer|
|ch_u_TVALID            |   in|    1|        axis|  ch_u_V_dest_V|       pointer|
|ch_u_TREADY            |  out|    1|        axis|  ch_u_V_dest_V|       pointer|
|ch_u_TDEST             |   in|    6|        axis|  ch_u_V_dest_V|       pointer|
|ch_u_TKEEP             |   in|    4|        axis|  ch_u_V_keep_V|       pointer|
|ch_u_TSTRB             |   in|    4|        axis|  ch_u_V_strb_V|       pointer|
|ch_u_TUSER             |   in|    2|        axis|  ch_u_V_user_V|       pointer|
|ch_u_TLAST             |   in|    1|        axis|  ch_u_V_last_V|       pointer|
|ch_u_TID               |   in|    5|        axis|    ch_u_V_id_V|       pointer|
|ch_v_TDATA             |   in|   32|        axis|  ch_v_V_data_V|       pointer|
|ch_v_TVALID            |   in|    1|        axis|  ch_v_V_dest_V|       pointer|
|ch_v_TREADY            |  out|    1|        axis|  ch_v_V_dest_V|       pointer|
|ch_v_TDEST             |   in|    6|        axis|  ch_v_V_dest_V|       pointer|
|ch_v_TKEEP             |   in|    4|        axis|  ch_v_V_keep_V|       pointer|
|ch_v_TSTRB             |   in|    4|        axis|  ch_v_V_strb_V|       pointer|
|ch_v_TUSER             |   in|    2|        axis|  ch_v_V_user_V|       pointer|
|ch_v_TLAST             |   in|    1|        axis|  ch_v_V_last_V|       pointer|
|ch_v_TID               |   in|    5|        axis|    ch_v_V_id_V|       pointer|
|ch_r_TDATA             |  out|   32|        axis|  ch_r_V_data_V|       pointer|
|ch_r_TVALID            |  out|    1|        axis|  ch_r_V_dest_V|       pointer|
|ch_r_TREADY            |   in|    1|        axis|  ch_r_V_dest_V|       pointer|
|ch_r_TDEST             |  out|    6|        axis|  ch_r_V_dest_V|       pointer|
|ch_r_TKEEP             |  out|    4|        axis|  ch_r_V_keep_V|       pointer|
|ch_r_TSTRB             |  out|    4|        axis|  ch_r_V_strb_V|       pointer|
|ch_r_TUSER             |  out|    2|        axis|  ch_r_V_user_V|       pointer|
|ch_r_TLAST             |  out|    1|        axis|  ch_r_V_last_V|       pointer|
|ch_r_TID               |  out|    5|        axis|    ch_r_V_id_V|       pointer|
|ch_g_TDATA             |  out|   32|        axis|  ch_g_V_data_V|       pointer|
|ch_g_TVALID            |  out|    1|        axis|  ch_g_V_dest_V|       pointer|
|ch_g_TREADY            |   in|    1|        axis|  ch_g_V_dest_V|       pointer|
|ch_g_TDEST             |  out|    6|        axis|  ch_g_V_dest_V|       pointer|
|ch_g_TKEEP             |  out|    4|        axis|  ch_g_V_keep_V|       pointer|
|ch_g_TSTRB             |  out|    4|        axis|  ch_g_V_strb_V|       pointer|
|ch_g_TUSER             |  out|    2|        axis|  ch_g_V_user_V|       pointer|
|ch_g_TLAST             |  out|    1|        axis|  ch_g_V_last_V|       pointer|
|ch_g_TID               |  out|    5|        axis|    ch_g_V_id_V|       pointer|
|ch_b_TDATA             |  out|   32|        axis|  ch_b_V_data_V|       pointer|
|ch_b_TVALID            |  out|    1|        axis|  ch_b_V_dest_V|       pointer|
|ch_b_TREADY            |   in|    1|        axis|  ch_b_V_dest_V|       pointer|
|ch_b_TDEST             |  out|    6|        axis|  ch_b_V_dest_V|       pointer|
|ch_b_TKEEP             |  out|    4|        axis|  ch_b_V_keep_V|       pointer|
|ch_b_TSTRB             |  out|    4|        axis|  ch_b_V_strb_V|       pointer|
|ch_b_TUSER             |  out|    2|        axis|  ch_b_V_user_V|       pointer|
|ch_b_TLAST             |  out|    1|        axis|  ch_b_V_last_V|       pointer|
|ch_b_TID               |  out|    5|        axis|    ch_b_V_id_V|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

