<?xml version="1.0" encoding="shift_jis"?>
<debugInfo version="3.30">
    <cycleModelSymbolInfo>
        <registers>
            <register id="147">
                <name>RG_line_buffer</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="193"/>
                <reset portID="194" mode="async"/>
            </register>
            <register id="148">
                <name>RG_line_buffer_1</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="193"/>
                <reset portID="194" mode="async"/>
            </register>
            <register id="149">
                <name>RG_line_buffer_2</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="193"/>
                <reset portID="194" mode="async"/>
            </register>
            <register id="192">
                <name>sobel_ret_r</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="193"/>
                <reset portID="194" mode="async"/>
            </register>
        </registers>
        <terminals>
            <terminal id="154">
                <name>VR_input_row_a00_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="155">
                <name>VR_input_row_a01_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="156">
                <name>VR_input_row_a02_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="157">
                <name>line_buffer_2_a_a01_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="158">
                <name>line_buffer_0_a_a00_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="159">
                <name>line_buffer_1_a_a00_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="160">
                <name>line_buffer_2_a_a00_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="161">
                <name>sumX3_t</name>
                <sign>signed</sign>
                <bitwidth>11</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="164">
                <name>sumY3_t</name>
                <sign>signed</sign>
                <bitwidth>11</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="165">
                <name>sumX1_t</name>
                <sign>unsigned</sign>
                <bitwidth>10</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="166">
                <name>sumX1_t1</name>
                <sign>unsigned</sign>
                <bitwidth>10</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="167">
                <name>sumY1_t</name>
                <sign>unsigned</sign>
                <bitwidth>10</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="168">
                <name>sumY1_t1</name>
                <sign>unsigned</sign>
                <bitwidth>10</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="169">
                <name>sumX2_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="170">
                <name>sumY2_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="171">
                <name>SUM1_t</name>
                <sign>unsigned</sign>
                <bitwidth>9</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="172">
                <name>SUM2_t</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="180">
                <name>sumX1_t2</name>
                <sign>unsigned</sign>
                <bitwidth>10</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="181">
                <name>sumY1_t2</name>
                <sign>unsigned</sign>
                <bitwidth>10</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
        </terminals>
        <ports>
            <port id="150">
                <name>input_row_a00</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="151">
                <name>input_row_a01</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="152">
                <name>input_row_a02</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="153">
                <name>sobel_ret</name>
                <direction>out</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="193">
                <name>CLOCK</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="194">
                <name>RESET</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
        </ports>
        <hier_ports>
        </hier_ports>
        <memories>
        </memories>
        <fsmStates>
            <fsmState id="1"><name>ST1_01</name></fsmState>
        </fsmStates>
    </cycleModelSymbolInfo>
    <langSymbolInfo>
        <structs>
        </structs>
        <bdlVars>
            <bdlVar id="5" array="yes">
                <name>line_buffer</name>
                <dim>2</dim>
                <element depth="1">3</element>
                <element depth="2">3</element>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>External</category>
                <line fileName="../../sobel.c" start="29" end="29"/>
            </bdlVar>
            <bdlVar id="6" array="yes">
                <scope><name>sobel</name></scope>
                <name>input_row</name>
                <dim>1</dim>
                <element depth="1">3</element>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="38" end="38"/>
            </bdlVar>
            <bdlVar id="8">
                <scope><name>sobel</name></scope>
                <name>X</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="40" end="40"/>
            </bdlVar>
            <bdlVar id="9">
                <scope><name>sobel</name></scope>
                <name>Y</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="40" end="40"/>
            </bdlVar>
            <bdlVar id="10">
                <scope><name>sobel</name></scope>
                <name>sumX</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="41" end="41"/>
            </bdlVar>
            <bdlVar id="11">
                <scope><name>sobel</name></scope>
                <name>sumY</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="41" end="41"/>
            </bdlVar>
            <bdlVar id="12">
                <scope><name>sobel</name></scope>
                <name>SUM</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="42" end="42"/>
            </bdlVar>
            <bdlVar id="13">
                <scope><name>sobel</name></scope>
                <name>rowOffset</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="42" end="42"/>
            </bdlVar>
            <bdlVar id="14">
                <scope><name>sobel</name></scope>
                <name>colOffset</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="42" end="42"/>
            </bdlVar>
            <bdlVar id="15">
                <scope><name>sobel</name></scope>
                <name>output_row</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="43" end="43"/>
            </bdlVar>
            <bdlVar id="18" array="yes">
                <scope><name>sobel</name></scope>
                <name>Gx</name>
                <dim>2</dim>
                <element depth="1">3</element>
                <element depth="2">3</element>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="45" end="45"/>
            </bdlVar>
            <bdlVar id="20" array="yes">
                <scope><name>sobel</name></scope>
                <name>Gy</name>
                <dim>2</dim>
                <element depth="1">3</element>
                <element depth="2">3</element>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../sobel.c" start="50" end="50"/>
            </bdlVar>
        </bdlVars>
        <pointers>
            <pointer id="327">
                <scope><name>sobel</name></scope>
                <name>*(&amp;input_row[0] + X)</name>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <line fileName="../../sobel.c" start="64" end="64"/>
            </pointer>
        </pointers>
    </langSymbolInfo>
    <relations>
        <variable_relations>
            <var bdlVarID="5">
                <expand nestingLevel="1" depth="1" arrayIndex="0" id="329">
                    <expand nestingLevel="2" depth="2" arrayIndex="0" id="340">
                        <ter_relation terID="158" stateID="1" branchID="11" order="44"/>
                    </expand>
                    <expand nestingLevel="2" depth="2" arrayIndex="2" id="330">
                        <reg_relation regID="147">
                            <relation_begin stateID="1" branchID="11"/>
                            <relation_end stateID="1" branchID="11"/>
                        </reg_relation>
                    </expand>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="1" id="331">
                    <expand nestingLevel="2" depth="2" arrayIndex="0" id="341">
                        <ter_relation terID="159" stateID="1" branchID="11" order="45"/>
                    </expand>
                    <expand nestingLevel="2" depth="2" arrayIndex="2" id="332">
                        <reg_relation regID="148">
                            <relation_begin stateID="1" branchID="11"/>
                            <relation_end stateID="1" branchID="11"/>
                        </reg_relation>
                    </expand>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="2" id="333">
                    <expand nestingLevel="2" depth="2" arrayIndex="0" id="342">
                        <ter_relation terID="160" stateID="1" branchID="11" order="46"/>
                    </expand>
                    <expand nestingLevel="2" depth="2" arrayIndex="1" id="339">
                        <ter_relation terID="157" stateID="1" branchID="11" order="43"/>
                    </expand>
                    <expand nestingLevel="2" depth="2" arrayIndex="2" id="334">
                        <reg_relation regID="149">
                            <relation_begin stateID="1" branchID="11"/>
                            <relation_end stateID="1" branchID="11"/>
                        </reg_relation>
                    </expand>
                </expand>
            </var>
            <var bdlVarID="6">
                <expand nestingLevel="1" depth="1" arrayIndex="0" id="336">
                    <port_relation portID="150"/>
                    <ter_relation terID="154" stateID="1" branchID="11" order="40"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="1" id="337">
                    <port_relation portID="151"/>
                    <ter_relation terID="155" stateID="1" branchID="11" order="41"/>
                </expand>
                <expand nestingLevel="1" depth="1" arrayIndex="2" id="338">
                    <port_relation portID="152"/>
                    <ter_relation terID="156" stateID="1" branchID="11" order="42"/>
                </expand>
            </var>
            <var bdlVarID="10">
                <ter_relation terID="180" stateID="1" branchID="10" order="32"/>
                <ter_relation terID="169" stateID="1" branchID="7" order="24"/>
                <ter_relation terID="169" stateID="1" branchID="8" order="26"/>
                <ter_relation terID="166" stateID="1" branchID="9" order="29"/>
                <ter_relation terID="166" stateID="1" branchID="10" order="33"/>
                <ter_relation terID="165" stateID="1" branchID="9" order="30"/>
                <ter_relation terID="161" stateID="1" branchID="11" order="47"/>
            </var>
            <var bdlVarID="11">
                <ter_relation terID="181" stateID="1" branchID="6" order="20"/>
                <ter_relation terID="170" stateID="1" branchID="3" order="12"/>
                <ter_relation terID="170" stateID="1" branchID="4" order="14"/>
                <ter_relation terID="168" stateID="1" branchID="5" order="17"/>
                <ter_relation terID="168" stateID="1" branchID="6" order="21"/>
                <ter_relation terID="167" stateID="1" branchID="5" order="18"/>
                <ter_relation terID="164" stateID="1" branchID="11" order="50"/>
            </var>
            <var bdlVarID="12">
                <ter_relation terID="172" stateID="1" branchID="1" order="7"/>
                <ter_relation terID="172" stateID="1" branchID="2" order="9"/>
                <ter_relation terID="171" stateID="1" branchID="11" order="51"/>
            </var>
        </variable_relations>
        <pointer_relations>
        </pointer_relations>
    </relations>
    <structureInfo>
        <loops>
        </loops>
        <functions>
            <function id="2" process="yes">
                <name>sobel</name>
                <line fileName="../../sobel.c" start="38" end="96"/>
                <instance num="0"/>
            </function>
        </functions>
        <blocks>
        </blocks>
    </structureInfo>
    <state_line_relation>
        <state_relation stateID="1" branchID="1">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="2">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="3">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="4">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="5">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="6">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="7">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="8">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="9">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="10">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="11">
            <lineinfo fileName="../../sobel.c">
                <line start="38" end="38"/>
                <line start="58" end="58"/>
                <line start="64" end="64"/>
                <line start="77" end="78"/>
                <line start="84" end="85"/>
                <line start="87" end="88"/>
                <line start="90" end="90"/>
                <line start="92" end="92"/>
                <line start="95" end="96"/>
            </lineinfo>
        </state_relation>
    </state_line_relation>
    <stage_line_relation>
    </stage_line_relation>
    <codeInfo></codeInfo>
    <processInfo>
        <name>sobel</name>
        <modelInfo>
            <name>sobel</name>
            <file></file>
        </modelInfo>
    </processInfo>
    <childProcessInfo>
    </childProcessInfo>
</debugInfo>
