Analysis & Synthesis report for ara
Sat May 22 11:44:27 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sat May 22 11:44:27 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; ara                                         ;
; Top-level Entity Name       ; ara                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                    ;
; Top-level entity name                                                           ; ara                ; ara                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 22 11:44:17 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ara -c ara
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Error (10170): Verilog HDL syntax error at sldu.sv(13) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/sldu/sldu.sv Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file sldu/sldu.sv
Error (10170): Verilog HDL syntax error at masku.sv(15) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/masku/masku.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file masku/masku.sv
Error (10170): Verilog HDL syntax error at vmfpu.sv(16) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/vmfpu.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file lane/vmfpu.sv
Error (10170): Verilog HDL syntax error at vector_regfile.sv(12) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/vector_regfile.sv Line: 12
Info (12021): Found 0 design units, including 0 entities, in source file lane/vector_regfile.sv
Error (10170): Verilog HDL syntax error at vector_fus_stage.sv(15) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/vector_fus_stage.sv Line: 15
Info (12021): Found 0 design units, including 0 entities, in source file lane/vector_fus_stage.sv
Error (10170): Verilog HDL syntax error at valu.sv(13) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/valu.sv Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file lane/valu.sv
Error (10170): Verilog HDL syntax error at simd_mul.sv(16) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/simd_mul.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file lane/simd_mul.sv
Error (10170): Verilog HDL syntax error at simd_div.sv(12) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/simd_div.sv Line: 12
Info (12021): Found 0 design units, including 0 entities, in source file lane/simd_div.sv
Error (10170): Verilog HDL syntax error at simd_alu.sv(11) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/simd_alu.sv Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file lane/simd_alu.sv
Error (10170): Verilog HDL syntax error at operand_requester.sv(14) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/operand_requester.sv Line: 14
Info (12021): Found 0 design units, including 0 entities, in source file lane/operand_requester.sv
Info (12021): Found 1 design units, including 1 entities, in source file lane/operand_queues_stage.sv
    Info (12023): Found entity 1: operand_queues_stage File: C:/RISCV/ara/hardware/src/lane/operand_queues_stage.sv Line: 9
Error (10170): Verilog HDL syntax error at operand_queue.sv(21) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/operand_queue.sv Line: 21
Info (12021): Found 0 design units, including 0 entities, in source file lane/operand_queue.sv
Error (10170): Verilog HDL syntax error at lane_sequencer.sv(455) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv Line: 455
Error (10170): Verilog HDL syntax error at lane_sequencer.sv(460) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv Line: 460
Error (10170): Verilog HDL syntax error at lane_sequencer.sv(481) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv Line: 481
Error (10170): Verilog HDL syntax error at lane_sequencer.sv(486) near text: "else";  expecting "end". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv Line: 486
Error (10112): Ignored design unit "lane_sequencer" at lane_sequencer.sv(11) due to previous errors File: C:/RISCV/ara/hardware/src/lane/lane_sequencer.sv Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file lane/lane_sequencer.sv
Error (10170): Verilog HDL syntax error at lane.sv(16) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/lane/lane.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file lane/lane.sv
Error (10170): Verilog HDL syntax error at vstu.sv(18) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/vstu.sv Line: 18
Error (10170): Verilog HDL syntax error at vstu.sv(22) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/vstu.sv Line: 22
Info (12021): Found 0 design units, including 0 entities, in source file vlsu/vstu.sv
Error (10170): Verilog HDL syntax error at vlsu.sv(13) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/vlsu.sv Line: 13
Error (10170): Verilog HDL syntax error at vlsu.sv(17) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/vlsu.sv Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file vlsu/vlsu.sv
Error (10170): Verilog HDL syntax error at vldu.sv(12) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/vldu.sv Line: 12
Error (10170): Verilog HDL syntax error at vldu.sv(16) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/vldu.sv Line: 16
Info (12021): Found 0 design units, including 0 entities, in source file vlsu/vldu.sv
Error (10170): Verilog HDL syntax error at addrgen.sv(15) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/addrgen.sv Line: 15
Error (10170): Verilog HDL syntax error at addrgen.sv(150) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/addrgen.sv Line: 150
Error (10170): Verilog HDL syntax error at addrgen.sv(150) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/addrgen.sv Line: 150
Error (10170): Verilog HDL syntax error at addrgen.sv(171) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/addrgen.sv Line: 171
Error (10170): Verilog HDL syntax error at addrgen.sv(171) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/vlsu/addrgen.sv Line: 171
Error (10112): Ignored design unit "addrgen" at addrgen.sv(10) due to previous errors File: C:/RISCV/ara/hardware/src/vlsu/addrgen.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file vlsu/addrgen.sv
Info (12021): Found 1 design units, including 0 entities, in source file /riscv/ara/hardware/include/rvv_pkg.sv
    Info (12022): Found design unit 1: rvv_pkg (SystemVerilog) File: C:/RISCV/ara/hardware/include/rvv_pkg.sv Line: 9
Error (10170): Verilog HDL syntax error at ara_pkg.sv(117) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/include/ara_pkg.sv Line: 117
Error (10170): Verilog HDL syntax error at ara_pkg.sv(122) near text: "inside";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/include/ara_pkg.sv Line: 122
Error (10112): Ignored design unit "ara_pkg" at ara_pkg.sv(9) due to previous errors File: C:/RISCV/ara/hardware/include/ara_pkg.sv Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file /riscv/ara/hardware/include/ara_pkg.sv
Info (12021): Found 1 design units, including 1 entities, in source file cva6_accel_first_pass_decoder.sv
    Info (12023): Found entity 1: cva6_accel_first_pass_decoder File: C:/RISCV/ara/hardware/src/cva6_accel_first_pass_decoder.sv Line: 10
Error (10170): Verilog HDL syntax error at ctrl_registers.sv(16) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 16
Error (10054): Verilog HDL File I/O error at ctrl_registers.sv(30): can't open Verilog Design File "common_cells/registers.svh" File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 30
Critical Warning (10191): Verilog HDL Compiler Directive warning at ctrl_registers.sv(88): text macro "FF" is undefined File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 88
Error (10170): Verilog HDL syntax error at ctrl_registers.sv(88) near text: "(";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 88
Error (10149): Verilog HDL Declaration error at ctrl_registers.sv(88): identifier "wr_active_d" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 88
Error (10170): Verilog HDL syntax error at ctrl_registers.sv(88) near text: "'0";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 88
Error (10112): Ignored design unit "ctrl_registers" at ctrl_registers.sv(9) due to previous errors File: C:/RISCV/ara/hardware/src/ctrl_registers.sv Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file ctrl_registers.sv
Error (10170): Verilog HDL syntax error at axi_inval_filter.sv(16) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/axi_inval_filter.sv Line: 16
Error (10054): Verilog HDL File I/O error at axi_inval_filter.sv(39): can't open Verilog Design File "axi/typedef.svh" File: C:/RISCV/ara/hardware/src/axi_inval_filter.sv Line: 39
Error (10054): Verilog HDL File I/O error at axi_inval_filter.sv(40): can't open Verilog Design File "common_cells/registers.svh" File: C:/RISCV/ara/hardware/src/axi_inval_filter.sv Line: 40
Error (10112): Ignored design unit "axi_inval_filter" at axi_inval_filter.sv(10) due to previous errors File: C:/RISCV/ara/hardware/src/axi_inval_filter.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file axi_inval_filter.sv
Error (10170): Verilog HDL syntax error at ara_soc.sv(20) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 20
Error (10054): Verilog HDL File I/O error at ara_soc.sv(119): can't open Verilog Design File "axi/assign.svh" File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 119
Error (10054): Verilog HDL File I/O error at ara_soc.sv(120): can't open Verilog Design File "axi/typedef.svh" File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 120
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(135): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 135
Error (10170): Verilog HDL syntax error at ara_soc.sv(135) near text: "(";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 135
Error (10170): Verilog HDL syntax error at ara_soc.sv(135) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 135
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(136): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 136
Error (10149): Verilog HDL Declaration error at ara_soc.sv(136): identifier "axi_id_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 136
Error (10149): Verilog HDL Declaration error at ara_soc.sv(136): identifier "axi_user_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 136
Error (10170): Verilog HDL syntax error at ara_soc.sv(136) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 136
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(137): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 137
Error (10149): Verilog HDL Declaration error at ara_soc.sv(137): identifier "axi_addr_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 137
Error (10149): Verilog HDL Declaration error at ara_soc.sv(137): identifier "axi_id_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 137
Error (10149): Verilog HDL Declaration error at ara_soc.sv(137): identifier "axi_user_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 137
Error (10170): Verilog HDL syntax error at ara_soc.sv(137) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 137
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(138): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 138
Error (10149): Verilog HDL Declaration error at ara_soc.sv(138): identifier "axi_data_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 138
Error (10149): Verilog HDL Declaration error at ara_soc.sv(138): identifier "axi_user_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 138
Error (10170): Verilog HDL syntax error at ara_soc.sv(138) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 138
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(139): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 139
Error (10149): Verilog HDL Declaration error at ara_soc.sv(139): identifier "axi_id_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 139
Error (10149): Verilog HDL Declaration error at ara_soc.sv(139): identifier "axi_user_t" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 139
Error (10170): Verilog HDL syntax error at ara_soc.sv(139) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 139
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(140): text macro "AXI_TYPEDEF_REQ_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 140
Error (10170): Verilog HDL syntax error at ara_soc.sv(140) near text: ")";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 140
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_soc.sv(141): text macro "AXI_TYPEDEF_RESP_T" is undefined File: C:/RISCV/ara/hardware/src/ara_soc.sv Line: 141
Info (12021): Found 0 design units, including 0 entities, in source file ara_soc.sv
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(16) near text: "localparam";  expecting an identifier ("localparam" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 16
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(97) near text: "inside";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 97
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(99) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 99
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(100) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 100
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(101) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 101
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(102) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 102
Error (10170): Verilog HDL syntax error at ara_sequencer.sv(103) near text: "[";  expecting "endcase". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 103
Error (10112): Ignored design unit "ara_sequencer" at ara_sequencer.sv(10) due to previous errors File: C:/RISCV/ara/hardware/src/ara_sequencer.sv Line: 10
Info (12021): Found 0 design units, including 0 entities, in source file ara_sequencer.sv
Error (10054): Verilog HDL File I/O error at ara_dispatcher.sv(43): can't open Verilog Design File "common_cells/registers.svh" File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 43
Critical Warning (10191): Verilog HDL Compiler Directive warning at ara_dispatcher.sv(55): text macro "FF" is undefined File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 55
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(55) near text: "(";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 55
Error (10149): Verilog HDL Declaration error at ara_dispatcher.sv(55): identifier "vstart_d" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 55
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(55) near text: "'0";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 55
Error (10149): Verilog HDL Declaration error at ara_dispatcher.sv(56): identifier "vl_d" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 56
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(56) near text: "'0";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 56
Error (10149): Verilog HDL Declaration error at ara_dispatcher.sv(57): identifier "vtype_d" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 57
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(57) near text: "'";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 57
Error (10149): Verilog HDL Declaration error at ara_dispatcher.sv(61): identifier "vtype" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 61
Error (10149): Verilog HDL Declaration error at ara_dispatcher.sv(62): identifier "vtype" is already declared in the present scope File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 62
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(72) near text: "}";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 72
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(80) near text: "next_lmul";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 80
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(81) near text: "next_lmul";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 81
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(82) near text: "next_lmul";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 82
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(83) near text: "next_lmul";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 83
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(84) near text: "next_lmul";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 84
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(93) near text: "prev_prev_ew";  expecting "assert". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 93
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(842) near text: "inside";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 842
Error (10170): Verilog HDL syntax error at ara_dispatcher.sv(842) near text: ")";  expecting "<=", or "=", or "+=", or "-=", or "*=", or "/=", or "%=", or "&=", or "|=", or "^=", or "<<=", or ">>=", or "<<<=", or ">>>=", or "++", or "--". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara_dispatcher.sv Line: 842
Info (12021): Found 0 design units, including 0 entities, in source file ara_dispatcher.sv
Error (10170): Verilog HDL syntax error at ara.sv(17) near text: "type";  expecting an identifier ("type" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 17
Error (10170): Verilog HDL syntax error at ara.sv(194) near text: "for";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 194
Error (10170): Verilog HDL syntax error at ara.sv(386) near text: "if";  expecting "endmodule". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 386
Error (10170): Verilog HDL syntax error at ara.sv(395) near text: "==";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 395
Error (10170): Verilog HDL syntax error at ara.sv(398) near text: "<";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 398
Error (10170): Verilog HDL syntax error at ara.sv(403) near text: "!=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 403
Error (10170): Verilog HDL syntax error at ara.sv(406) near text: "&&";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 406
Error (10170): Verilog HDL syntax error at ara.sv(410) near text: "&&";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 410
Error (10170): Verilog HDL syntax error at ara.sv(414) near text: "&&";  expecting ";". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/RISCV/ara/hardware/src/ara.sv Line: 414
Error (10112): Ignored design unit "ara" at ara.sv(9) due to previous errors File: C:/RISCV/ara/hardware/src/ara.sv Line: 9
Info (12021): Found 0 design units, including 0 entities, in source file ara.sv
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 98 errors, 10 warnings
    Error: Peak virtual memory: 4767 megabytes
    Error: Processing ended: Sat May 22 11:44:27 2021
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:23


