 dropped quite considerably when you do blocked the the tiling versus just the straight parallel loops. Okay, so once again you can use tools to help you figure this out and to understand the cause of what's going on. Well, it turns out that our chips don't have just one cache. They've got three levels of caches, okay? There's L1 cache, okay? And there's data and instructions. So we're thinking about data here.