/dts-v1/;

/ {
	#address-cells = <0x1>;
	#size-cells = <0x1>;
	model = "Freescale i.MX6 SoloX Dummy Board";
	compatible = "fsl,imx6sx-nitrogen6sx", "fsl,imx6sx";

	chosen {
	};

	aliases {
		can0 = "/soc/aips-bus@2000000/can@2090000";
		can1 = "/soc/aips-bus@2000000/can@2094000";
		ethernet0 = "/soc/aips-bus@2100000/ethernet@2188000";
		ethernet1 = "/soc/aips-bus@2100000/ethernet@21b4000";
		gpio0 = "/soc/aips-bus@2000000/gpio@209c000";
		gpio1 = "/soc/aips-bus@2000000/gpio@20a0000";
		gpio2 = "/soc/aips-bus@2000000/gpio@20a4000";
		gpio3 = "/soc/aips-bus@2000000/gpio@20a8000";
		gpio4 = "/soc/aips-bus@2000000/gpio@20ac000";
		gpio5 = "/soc/aips-bus@2000000/gpio@20b0000";
		gpio6 = "/soc/aips-bus@2000000/gpio@20b4000";
		i2c0 = "/soc/aips-bus@2100000/i2c@21a0000";
		i2c1 = "/soc/aips-bus@2100000/i2c@21a4000";
		i2c2 = "/soc/aips-bus@2100000/i2c@21a8000";
		i2c3 = "/soc/aips-bus@2100000/i2c@21f8000";
		mmc0 = "/soc/aips-bus@2100000/usdhc@2194000";
		mmc1 = "/soc/aips-bus@2100000/usdhc@219c000";
		mmc2 = "/soc/aips-bus@2100000/usdhc@2198000";
		mmc3 = "/soc/aips-bus@2100000/usdhc@219c000";
		serial0 = "/soc/aips-bus@2000000/spba-bus@2000000/serial@2020000";
		serial1 = "/soc/aips-bus@2100000/serial@21e8000";
		serial2 = "/soc/aips-bus@2100000/serial@21ec000";
		serial3 = "/soc/aips-bus@2100000/serial@21f0000";
		serial4 = "/soc/aips-bus@2100000/serial@21f4000";
		serial5 = "/soc/aips-bus@2200000/serial@22a0000";
		spi0 = "/soc/aips-bus@2000000/spba-bus@2000000/spi@2008000";
		spi1 = "/soc/aips-bus@2000000/spba-bus@2000000/spi@200c000";
		spi2 = "/soc/aips-bus@2000000/spba-bus@2000000/spi@2010000";
		spi3 = "/soc/aips-bus@2000000/spba-bus@2000000/spi@2014000";
		spi4 = "/soc/aips-bus@2200000/spi@228c000";
		usbphy0 = "/soc/aips-bus@2000000/usbphy@20c9000";
		usbphy1 = "/soc/aips-bus@2000000/usbphy@20ca000";
		fb_lcd = "/soc/aips-bus@2200000/spba-bus@2240000/lcdif@2220000";
		fb_lvds = "/soc/aips-bus@2200000/spba-bus@2240000/lcdif@2224000";
		lcd = "/soc/aips-bus@2200000/spba-bus@2240000/lcdif@2220000/display0";
		lvds = "/soc/aips-bus@2200000/spba-bus@2240000/lcdif@2224000/display1";
		ldb = "/soc/aips-bus@2000000/ldb@20e0014";
		t_lcd = "/soc/aips-bus@2200000/spba-bus@2240000/lcdif@2220000/display0/display-timings/t-lcd-default";
		t_lvds = "/soc/aips-bus@2000000/ldb@20e0014/lvds-channel@0/display-timings/t-lvds-default";
		ts_egalax = "/soc/aips-bus@2100000/i2c@21a8000/touchscreen@4";
		ts_ft5x06 = "/soc/aips-bus@2100000/i2c@21a8000/touchscreen@38";
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu@0 {
			compatible = "arm,cortex-a9";
			device_type = "cpu";
			reg = <0x0>;
			next-level-cache = <0x1>;
			operating-points = <0xf32a0 0x1312d0 0xc15c0 0x11edd8 0x60ae0 0x106738 0x30570 0xee098>;
			fsl,soc-operating-points = <0xf32a0 0x11edd8 0xc15c0 0x11edd8 0x60ae0 0x11edd8 0x30570 0x11edd8>;
			clock-latency = <0xee6c>;
			#cooling-cells = <0x2>;
			clocks = <0x2 0x81 0x2 0x14 0x2 0x23 0x2 0x24 0x2 0x4 0x2 0xfa 0x2 0x101 0x2 0xf3>;
			clock-names = "arm", "pll2_pfd2_396m", "step", "pll1_sw", "pll1_sys", "pll1", "pll1_bypass", "pll1_bypass_src";
			arm-supply = <0x3>;
			soc-supply = <0x4>;
		};
	};

	reserved-memory {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	clock-ckil {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <0x8000>;
		clock-output-names = "ckil";
		phandle = <0x1a>;
	};

	clock-osc {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <0x16e3600>;
		clock-output-names = "osc";
		phandle = <0x1b>;
	};

	clock-ipp-di0 {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <0x0>;
		clock-output-names = "ipp_di0";
		phandle = <0x1c>;
	};

	clock-ipp-di1 {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <0x0>;
		clock-output-names = "ipp_di1";
		phandle = <0x1d>;
	};

	clock-anaclk1 {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <0x0>;
		clock-output-names = "anaclk1";
		phandle = <0x1e>;
	};

	clock-anaclk2 {
		compatible = "fixed-clock";
		#clock-cells = <0x0>;
		clock-frequency = <0x0>;
		clock-output-names = "anaclk2";
		phandle = <0x1f>;
	};

	tempmon {
		compatible = "fsl,imx6sx-tempmon", "fsl,imx6q-tempmon";
		interrupt-parent = <0x5>;
		interrupts = <0x0 0x31 0x4>;
		fsl,tempmon = <0x6>;
		nvmem-cells = <0x7 0x8>;
		nvmem-cell-names = "calib", "temp_grade";
		clocks = <0x2 0x6>;
	};

	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupt-parent = <0x5>;
		interrupts = <0x0 0x5e 0x4>;
	};

	usbphynop1 {
		compatible = "usb-nop-xceiv";
		#phy-cells = <0x0>;
		phandle = <0x29>;
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		interrupt-parent = <0x5>;
		ranges;

		busfreq {
			compatible = "fsl,imx_busfreq";
			clocks = <0x2 0x5 0x2 0x14 0x2 0x1a 0x2 0x81 0x2 0x6 0x2 0x7c 0x2 0x26 0x2 0x50 0x2 0x28 0x2 0x3 0x2 0x4 0x2 0x7d 0x2 0x7f 0x2 0xe2 0x2 0x24 0x2 0x27 0x2 0x29 0x2 0x51 0x2 0x23 0x2 0x80 0x2 0xab>;
			clock-names = "pll2_bus", "pll2_pfd2_396m", "pll2_198m", "arm", "pll3_usb_otg", "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc", "pll1_sys", "periph2", "ahb", "ocram", "pll1_sw", "periph2_pre", "periph2_clk2_sel", "periph2_clk2", "step", "mmdc", "m4";
			fsl,max_ddr_freq = <0x17d78400>;
		};

		sram@8f8000 {
			compatible = "fsl,lpm-sram";
			reg = <0x8f8000 0x4000>;
			clocks = <0x2 0x9d>;
			phandle = <0xb>;
		};

		sram@900000 {
			compatible = "fsl,ddr-lpm-sram";
			reg = <0x900000 0x1000>;
			clocks = <0x2 0x7e>;
			phandle = <0x9>;
		};

		sram@901000 {
			compatible = "mmio-sram";
			reg = <0x901000 0x1f000>;
			clocks = <0x2 0x7e>;
			phandle = <0xa>;
		};

		sram-mf@900000 {
			compatible = "fsl,mega-fast-sram";
			reg = <0x900000 0x20000>;
			clocks = <0x2 0x7e>;
		};

		ocram_optee {
			compatible = "fsl,optee-lpm-sram";
			reg = <0x8f8000 0x4000>;
			overw_reg = <0x9 0x904000 0x1000 0xa 0x905000 0x1b000 0xb 0x900000 0x4000>;
			overw_clock = <0xb 0x2 0x7e>;
		};

		interrupt-controller@a01000 {
			compatible = "arm,cortex-a9-gic";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			reg = <0xa01000 0x1000 0xa00100 0x100>;
			interrupt-parent = <0xc>;
			phandle = <0xc>;
		};

		l2-cache@a02000 {
			compatible = "arm,pl310-cache";
			reg = <0xa02000 0x1000>;
			interrupts = <0x0 0x5c 0x4>;
			cache-unified;
			cache-level = <0x2>;
			arm,tag-latency = <0x4 0x2 0x3>;
			arm,data-latency = <0x4 0x2 0x3>;
			phandle = <0x1>;
		};

		gpu@1800000 {
			compatible = "vivante,gc";
			reg = <0x1800000 0x4000>;
			interrupts = <0x0 0xa 0x4>;
			clocks = <0x2 0x9c 0x2 0x9c 0x2 0x9c>;
			clock-names = "bus", "core", "shader";
			power-domains = <0xd>;
			status = "disabled";
		};

		gpu3d@1800000 {
			compatible = "fsl,imx6sx-gpu", "fsl,imx6q-gpu";
			reg = <0x1800000 0x4000 0x80000000 0x0 0x0 0x8000000>;
			reg-names = "iobase_3d", "phys_baseaddr", "contiguous_mem";
			interrupts = <0x0 0xa 0x4>;
			interrupt-names = "irq_3d";
			clocks = <0x2 0x54 0x2 0x9c 0x2 0x0>;
			clock-names = "gpu3d_axi_clk", "gpu3d_clk", "gpu3d_shader_clk";
			resets = <0xe 0x0>;
			reset-names = "gpu3d";
			power-domains = <0xd>;
		};

		dma-apbh@1804000 {
			compatible = "fsl,imx6sx-dma-apbh", "fsl,imx28-dma-apbh";
			reg = <0x1804000 0x2000>;
			interrupts = <0x0 0xd 0x4 0x0 0xd 0x4 0x0 0xd 0x4 0x0 0xd 0x4>;
			interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
			#dma-cells = <0x1>;
			dma-channels = <0x4>;
			clocks = <0x2 0x84>;
			phandle = <0xf>;
		};

		caam-sm@100000 {
			compatible = "fsl,imx6q-caam-sm";
			reg = <0x100000 0x8000>;
		};

		gpmi-nand@1806000 {
			compatible = "fsl,imx6sx-gpmi-nand";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x1806000 0x2000 0x1808000 0x4000>;
			reg-names = "gpmi-nand", "bch";
			interrupts = <0x0 0xf 0x4>;
			interrupt-names = "bch";
			clocks = <0x2 0xc0 0x2 0xc1 0x2 0xbf 0x2 0xbe 0x2 0xb8>;
			clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch", "gpmi_bch_apb", "per1_bch";
			dmas = <0xf 0x0>;
			dma-names = "rx-tx";
			status = "disabled";
		};

		aips-bus@2000000 {
			compatible = "fsl,aips-bus", "simple-bus";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x2000000 0x100000>;
			ranges;

			spba-bus@2000000 {
				compatible = "fsl,spba-bus", "simple-bus";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x2000000 0x40000>;
				ranges;

				spdif@2004000 {
					compatible = "fsl,imx6sx-spdif", "fsl,imx35-spdif";
					reg = <0x2004000 0x4000>;
					interrupts = <0x0 0x34 0x4>;
					dmas = <0x10 0xe 0x12 0x0 0x10 0xf 0x12 0x0>;
					dma-names = "rx", "tx";
					clocks = <0x2 0x108 0x2 0x3 0x2 0xc5 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x52 0x2 0x0 0x2 0x0 0x2 0xc4>;
					clock-names = "core", "rxtx0", "rxtx1", "rxtx2", "rxtx3", "rxtx4", "rxtx5", "rxtx6", "rxtx7", "spba";
					status = "disabled";
				};

				spi@2008000 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
					reg = <0x2008000 0x4000>;
					interrupts = <0x0 0x1f 0x4>;
					clocks = <0x2 0x91 0x2 0x91>;
					clock-names = "ipg", "per";
					status = "okay";
					cs-gpios = <0x11 0x10 0x1>;
					pinctrl-names = "default";
					pinctrl-0 = <0x12>;

					m25p80@0 {
						compatible = "sst,sst25vf016b";
						spi-max-frequency = <0x1312d00>;
						reg = <0x0>;
						#address-cells = <0x1>;
						#size-cells = <0x1>;

						partition@0 {
							label = "U-Boot";
							reg = <0x0 0xc0000>;
							read-only;
						};

						partition@C0000 {
							label = "env";
							reg = <0xc0000 0x2000>;
							read-only;
						};

						partition@C2000 {
							label = "Kernel";
							reg = <0xc2000 0x13e000>;
						};
					};
				};

				spi@200c000 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
					reg = <0x200c000 0x4000>;
					interrupts = <0x0 0x20 0x4>;
					clocks = <0x2 0x92 0x2 0x92>;
					clock-names = "ipg", "per";
					status = "disabled";
				};

				spi@2010000 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
					reg = <0x2010000 0x4000>;
					interrupts = <0x0 0x21 0x4>;
					clocks = <0x2 0x93 0x2 0x93>;
					clock-names = "ipg", "per";
					status = "disabled";
				};

				spi@2014000 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
					reg = <0x2014000 0x4000>;
					interrupts = <0x0 0x22 0x4>;
					clocks = <0x2 0x94 0x2 0x94>;
					clock-names = "ipg", "per";
					status = "disabled";
				};

				serial@2020000 {
					compatible = "fsl,imx6sx-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
					reg = <0x2020000 0x4000>;
					interrupts = <0x0 0x1a 0x4>;
					clocks = <0x2 0xcc 0x2 0xcd>;
					clock-names = "ipg", "per";
					dmas = <0x10 0x19 0x4 0x0 0x10 0x1a 0x4 0x0>;
					dma-names = "rx", "tx";
					status = "okay";
					pinctrl-names = "default";
					pinctrl-0 = <0x13>;
				};

				esai@2024000 {
					compatible = "fsl,imx35-esai";
					reg = <0x2024000 0x4000>;
					interrupts = <0x0 0x33 0x4>;
					clocks = <0x2 0xef 0x2 0xf0 0x2 0x98 0x2 0xef 0x2 0xc4>;
					clock-names = "core", "mem", "extal", "fsys", "spba";
					dmas = <0x10 0x17 0x15 0x0 0x10 0x18 0x15 0x0>;
					dma-names = "rx", "tx";
					status = "disabled";
				};

				ssi@2028000 {
					#sound-dai-cells = <0x0>;
					compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
					reg = <0x2028000 0x4000>;
					interrupts = <0x0 0x2e 0x4>;
					clocks = <0x2 0xc6 0x2 0xc9>;
					clock-names = "ipg", "baud";
					dmas = <0x10 0x25 0x1 0x0 0x10 0x26 0x1 0x0>;
					dma-names = "rx", "tx";
					fsl,fifo-depth = <0xf>;
					status = "okay";
					fsl,mode = "i2s-master";
				};

				ssi@202c000 {
					#sound-dai-cells = <0x0>;
					compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
					reg = <0x202c000 0x4000>;
					interrupts = <0x0 0x2f 0x4>;
					clocks = <0x2 0xc7 0x2 0xca>;
					clock-names = "ipg", "baud";
					dmas = <0x10 0x29 0x1 0x0 0x10 0x2a 0x1 0x0>;
					dma-names = "rx", "tx";
					fsl,fifo-depth = <0xf>;
					status = "disabled";
				};

				ssi@2030000 {
					#sound-dai-cells = <0x0>;
					compatible = "fsl,imx6sx-ssi", "fsl,imx51-ssi";
					reg = <0x2030000 0x4000>;
					interrupts = <0x0 0x30 0x4>;
					clocks = <0x2 0xc8 0x2 0xcb>;
					clock-names = "ipg", "baud";
					dmas = <0x10 0x2d 0x1 0x0 0x10 0x2e 0x1 0x0>;
					dma-names = "rx", "tx";
					fsl,fifo-depth = <0xf>;
					status = "disabled";
				};

				asrc@2034000 {
					compatible = "fsl,imx53-asrc";
					reg = <0x2034000 0x4000>;
					interrupts = <0x0 0x32 0x4>;
					clocks = <0x2 0xeb 0x2 0xec 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0x0 0x2 0xc5 0x2 0x0 0x2 0x0 0x2 0xc4>;
					clock-names = "mem", "ipg", "asrck_0", "asrck_1", "asrck_2", "asrck_3", "asrck_4", "asrck_5", "asrck_6", "asrck_7", "asrck_8", "asrck_9", "asrck_a", "asrck_b", "asrck_c", "asrck_d", "asrck_e", "asrck_f", "spba";
					dmas = <0x10 0x11 0x17 0x1 0x10 0x12 0x17 0x1 0x10 0x13 0x17 0x1 0x10 0x14 0x17 0x1 0x10 0x15 0x17 0x1 0x10 0x16 0x17 0x1>;
					dma-names = "rxa", "rxb", "rxc", "txa", "txb", "txc";
					fsl,asrc-rate = <0xbb80>;
					fsl,asrc-width = <0x10>;
					status = "okay";
				};
			};

			pwm@2080000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x2080000 0x4000>;
				interrupts = <0x0 0x53 0x4>;
				clocks = <0x2 0xba 0x2 0xba>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};

			pwm@2084000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x2084000 0x4000>;
				interrupts = <0x0 0x54 0x4>;
				clocks = <0x2 0xbb 0x2 0xbb>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};

			pwm@2088000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x2088000 0x4000>;
				interrupts = <0x0 0x55 0x4>;
				clocks = <0x2 0xbc 0x2 0xbc>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};

			pwm@208c000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x208c000 0x4000>;
				interrupts = <0x0 0x56 0x4>;
				clocks = <0x2 0xbd 0x2 0xbd>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
				pinctrl-names = "default";
				pinctrl-0 = <0x14>;
				status = "okay";
				phandle = <0x5a>;
			};

			can@2090000 {
				compatible = "fsl,imx6sx-flexcan", "fsl,imx6q-flexcan";
				reg = <0x2090000 0x4000>;
				interrupts = <0x0 0x6e 0x4>;
				clocks = <0x2 0x89 0x2 0x8a>;
				clock-names = "ipg", "per";
				fsl,stop-mode = <0x15 0x10 0x1 0x10 0x11>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x16>;
				trx-stby-gpio = <0x17 0x1b 0x0>;
			};

			can@2094000 {
				compatible = "fsl,imx6sx-flexcan", "fsl,imx6q-flexcan";
				reg = <0x2094000 0x4000>;
				interrupts = <0x0 0x6f 0x4>;
				clocks = <0x2 0x8b 0x2 0x8c>;
				clock-names = "ipg", "per";
				fsl,stop-mode = <0x15 0x10 0x2 0x10 0x12>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x18>;
				trx-stby-gpio = <0x17 0x18 0x0>;
			};

			gpt@2098000 {
				compatible = "fsl,imx6sx-gpt", "fsl,imx6dl-gpt";
				reg = <0x2098000 0x4000>;
				interrupts = <0x0 0x37 0x4>;
				clocks = <0x2 0x9a 0x2 0xe3>;
				clock-names = "ipg", "per";
			};

			gpio@209c000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x209c000 0x4000>;
				interrupts = <0x0 0x42 0x4 0x0 0x43 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x5 0x1a>;
				phandle = <0x39>;
			};

			gpio@20a0000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x20a0000 0x4000>;
				interrupts = <0x0 0x44 0x4 0x0 0x45 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x1f 0x14>;
				phandle = <0x11>;
			};

			gpio@20a4000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x20a4000 0x4000>;
				interrupts = <0x0 0x46 0x4 0x0 0x47 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x33 0x1d>;
			};

			gpio@20a8000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x20a8000 0x4000>;
				interrupts = <0x0 0x48 0x4 0x0 0x49 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x50 0x20>;
				phandle = <0x17>;
			};

			gpio@20ac000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x20ac000 0x4000>;
				interrupts = <0x0 0x4a 0x4 0x0 0x4b 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x70 0x18>;
			};

			gpio@20b0000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x20b0000 0x4000>;
				interrupts = <0x0 0x4c 0x4 0x0 0x4d 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x88 0xc 0x19 0xc 0x9e 0xb>;
				phandle = <0x55>;
			};

			gpio@20b4000 {
				compatible = "fsl,imx6sx-gpio", "fsl,imx35-gpio";
				reg = <0x20b4000 0x4000>;
				interrupts = <0x0 0x4e 0x4 0x0 0x4f 0x4>;
				gpio-controller;
				#gpio-cells = <0x2>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				gpio-ranges = <0x19 0x0 0x94 0xa 0x19 0xa 0xa9 0x2>;
				phandle = <0x32>;
			};

			mqs {
				compatible = "fsl,imx6sx-mqs";
				gpr = <0x15>;
				status = "disabled";
			};

			kpp@20b8000 {
				compatible = "fsl,imx6sx-kpp", "fsl,imx21-kpp";
				reg = <0x20b8000 0x4000>;
				interrupts = <0x0 0x52 0x4>;
				clocks = <0x2 0x52>;
				status = "disabled";
			};

			wdog@20bc000 {
				compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
				reg = <0x20bc000 0x4000>;
				interrupts = <0x0 0x50 0x4>;
				clocks = <0x2 0x52>;
			};

			wdog@20c0000 {
				compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
				reg = <0x20c0000 0x4000>;
				interrupts = <0x0 0x51 0x4>;
				clocks = <0x2 0x52>;
				status = "disabled";
			};

			ccm@20c4000 {
				compatible = "fsl,imx6sx-ccm";
				reg = <0x20c4000 0x4000>;
				interrupts = <0x0 0x57 0x4 0x0 0x58 0x4>;
				#clock-cells = <0x1>;
				clocks = <0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				clock-names = "ckil", "osc", "ipp_di0", "ipp_di1", "anaclk1", "anaclk2";
				assigned-clocks = <0x2 0xf6 0x2 0x104 0x2 0x4f 0x2 0x4d 0x2 0x1f>;
				assigned-clock-parents = <0x2 0x10b 0x2 0xf6 0x2 0xdd 0x2 0x1>;
				assigned-clock-rates = <0x0 0x0 0x0 0x0 0x1770000>;
				phandle = <0x2>;
			};

			anatop@20c8000 {
				compatible = "fsl,imx6sx-anatop", "fsl,imx6q-anatop", "syscon", "simple-bus";
				reg = <0x20c8000 0x1000>;
				interrupts = <0x0 0x31 0x4 0x0 0x36 0x4 0x0 0x7f 0x4>;
				phandle = <0x6>;

				regulator-1p1 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd1p1";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x124f80>;
					regulator-always-on;
					anatop-reg-offset = <0x110>;
					anatop-vol-bit-shift = <0x8>;
					anatop-vol-bit-width = <0x5>;
					anatop-min-bit-val = <0x4>;
					anatop-min-voltage = <0xc3500>;
					anatop-max-voltage = <0x14fb18>;
					anatop-enable-bit = <0x0>;
				};

				regulator-3p0 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd3p0";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3010b0>;
					regulator-always-on;
					anatop-reg-offset = <0x120>;
					anatop-vol-bit-shift = <0x8>;
					anatop-vol-bit-width = <0x5>;
					anatop-min-bit-val = <0x0>;
					anatop-min-voltage = <0x280de8>;
					anatop-max-voltage = <0x33e140>;
					anatop-enable-bit = <0x0>;
				};

				regulator-2p5 {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vdd2p5";
					regulator-min-microvolt = <0x225510>;
					regulator-max-microvolt = <0x29f630>;
					regulator-always-on;
					anatop-reg-offset = <0x130>;
					anatop-vol-bit-shift = <0x8>;
					anatop-vol-bit-width = <0x5>;
					anatop-min-bit-val = <0x0>;
					anatop-min-voltage = <0x200b20>;
					anatop-max-voltage = <0x2bde78>;
					anatop-enable-bit = <0x0>;
				};

				regulator-vddcore {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddarm";
					regulator-min-microvolt = <0xb1008>;
					regulator-max-microvolt = <0x162010>;
					regulator-always-on;
					anatop-reg-offset = <0x140>;
					anatop-vol-bit-shift = <0x0>;
					anatop-vol-bit-width = <0x5>;
					anatop-delay-reg-offset = <0x170>;
					anatop-delay-bit-shift = <0x18>;
					anatop-delay-bit-width = <0x2>;
					anatop-min-bit-val = <0x1>;
					anatop-min-voltage = <0xb1008>;
					anatop-max-voltage = <0x162010>;
					phandle = <0x3>;
				};

				regulator-vddpcie {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddpcie";
					regulator-min-microvolt = <0xb1008>;
					regulator-max-microvolt = <0x162010>;
					anatop-reg-offset = <0x140>;
					anatop-vol-bit-shift = <0x9>;
					anatop-vol-bit-width = <0x5>;
					anatop-delay-reg-offset = <0x170>;
					anatop-delay-bit-shift = <0x1a>;
					anatop-delay-bit-width = <0x2>;
					anatop-min-bit-val = <0x1>;
					anatop-min-voltage = <0xb1008>;
					anatop-max-voltage = <0x162010>;
					phandle = <0x21>;
				};

				regulator-vddsoc {
					compatible = "fsl,anatop-regulator";
					regulator-name = "vddsoc";
					regulator-min-microvolt = <0xb1008>;
					regulator-max-microvolt = <0x162010>;
					regulator-always-on;
					anatop-reg-offset = <0x140>;
					anatop-vol-bit-shift = <0x12>;
					anatop-vol-bit-width = <0x5>;
					anatop-delay-reg-offset = <0x170>;
					anatop-delay-bit-shift = <0x1c>;
					anatop-delay-bit-width = <0x2>;
					anatop-min-bit-val = <0x1>;
					anatop-min-voltage = <0xb1008>;
					anatop-max-voltage = <0x162010>;
					phandle = <0x4>;
				};
			};

			usbphy@20c9000 {
				compatible = "fsl,imx6sx-usbphy", "fsl,imx23-usbphy";
				reg = <0x20c9000 0x1000>;
				interrupts = <0x0 0x2c 0x4>;
				clocks = <0x2 0xb>;
				fsl,anatop = <0x6>;
				phandle = <0x23>;
			};

			usbphy@20ca000 {
				compatible = "fsl,imx6sx-usbphy", "fsl,imx23-usbphy";
				reg = <0x20ca000 0x1000>;
				interrupts = <0x0 0x2d 0x4>;
				clocks = <0x2 0xc>;
				fsl,anatop = <0x6>;
				phandle = <0x27>;
			};

			caam_secvio {
				compatible = "fsl,imx6q-caam-secvio";
				interrupts = <0x0 0x14 0x4>;
				jtag-tamper = "disabled";
				watchdog-tamper = "enabled";
				internal-boot-tamper = "enabled";
				external-pin-tamper = "disabled";
			};

			caam-snvs@20cc000 {
				compatible = "fsl,imx6q-caam-snvs";
				reg = <0x20cc000 0x4000>;
			};

			snvs@20cc000 {
				compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
				reg = <0x20cc000 0x4000>;
				phandle = <0x20>;

				snvs-rtc-lp {
					compatible = "fsl,sec-v4.0-mon-rtc-lp";
					regmap = <0x20>;
					offset = <0x34>;
					interrupts = <0x0 0x13 0x4 0x0 0x14 0x4>;
				};

				snvs-poweroff {
					compatible = "syscon-poweroff";
					regmap = <0x20>;
					offset = <0x38>;
					value = <0x60>;
					mask = <0x60>;
					status = "disabled";
				};

				snvs-powerkey {
					compatible = "fsl,sec-v4.0-pwrkey";
					regmap = <0x20>;
					interrupts = <0x0 0x4 0x4>;
					linux,keycode = <0x74>;
					wakeup-source;
					status = "disabled";
				};
			};

			epit@20d0000 {
				reg = <0x20d0000 0x4000>;
				interrupts = <0x0 0x38 0x4>;
			};

			epit@20d4000 {
				reg = <0x20d4000 0x4000>;
				interrupts = <0x0 0x39 0x4>;
			};

			src@20d8000 {
				compatible = "fsl,imx6sx-src", "fsl,imx51-src";
				reg = <0x20d8000 0x4000>;
				interrupts = <0x0 0x5b 0x4 0x0 0x60 0x4>;
				#reset-cells = <0x1>;
				phandle = <0xe>;
			};

			gpc@20dc000 {
				compatible = "fsl,imx6sx-gpc", "fsl,imx6q-gpc";
				reg = <0x20dc000 0x4000>;
				interrupt-controller;
				#interrupt-cells = <0x3>;
				interrupts = <0x0 0x59 0x4>;
				interrupt-parent = <0xc>;
				fsl,mf-mix-wakeup-irq = <0x7c00000 0x3d00 0x0 0x400240>;
				clocks = <0x2 0x52>;
				clock-names = "ipg";
				phandle = <0x5>;

				pgc {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					power-domain@0 {
						reg = <0x0>;
						#power-domain-cells = <0x0>;
					};

					power-domain@1 {
						reg = <0x1>;
						#power-domain-cells = <0x0>;
						power-supply = <0x4>;
						clocks = <0x2 0x9c>;
						phandle = <0xd>;
					};

					power-domain@2 {
						reg = <0x2>;
						#power-domain-cells = <0x0>;
						clocks = <0x2 0xaa 0x2 0xad 0x2 0xaf 0x2 0xa9 0x2 0xae 0x2 0x9f 0x2 0xd7>;
						phandle = <0x48>;
					};

					power-domain@3 {
						reg = <0x3>;
						#power-domain-cells = <0x0>;
						power-supply = <0x21>;
						phandle = <0x4f>;
					};
				};
			};

			iomuxc@20e0000 {
				compatible = "fsl,imx6sx-iomuxc";
				reg = <0x20e0000 0x4000>;
				pinctrl-names = "default";
				pinctrl-0 = <0x22>;
				phandle = <0x19>;

				audmuxgrp {
					fsl,pins = <0x228 0x570 0x65c 0x1 0x1 0x1b0b0 0x22c 0x574 0x66c 0x1 0x1 0x1b0b0 0x230 0x578 0x670 0x1 0x1 0x1b0b0 0x234 0x57c 0x660 0x1 0x1 0x1b0b0>;
					phandle = <0x44>;
				};

				bt-rfkillgrp {
					fsl,pins = <0xc0 0x408 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x52>;
				};

				csi-ov5642grp {
					fsl,pins = <0x70 0x3b8 0x0 0x0 0x0 0x110b0 0x74 0x3bc 0x704 0x0 0x0 0x110b0 0x6c 0x3b4 0x700 0x0 0x0 0x110b0 0x78 0x3c0 0x708 0x0 0x0 0x110b0 0x4c 0x394 0x6a8 0x0 0x0 0x110b0 0x50 0x398 0x6ac 0x0 0x0 0x110b0 0x54 0x39c 0x6b0 0x0 0x0 0x110b0 0x58 0x3a0 0x6b4 0x0 0x0 0x110b0 0x5c 0x3a4 0x6b8 0x0 0x0 0x110b0 0x60 0x3a8 0x6bc 0x0 0x0 0x110b0 0x64 0x3ac 0x6c0 0x0 0x0 0x110b0 0x68 0x3b0 0x6c4 0x0 0x0 0x110b0 0x148 0x490 0x0 0x5 0x0 0x30b0 0x140 0x488 0x0 0x5 0x0 0xb0b0>;
					phandle = <0x3f>;
				};

				ecspi1grp {
					fsl,pins = <0xa8 0x3f0 0x714 0x3 0x0 0x100b1 0xb8 0x400 0x718 0x3 0x0 0x100b1 0xa4 0x3ec 0x710 0x3 0x0 0x100b1 0xbc 0x404 0x0 0x5 0x0 0xb0b1>;
					phandle = <0x12>;
				};

				enet1grp {
					fsl,pins = <0x94 0x3dc 0x0 0x1 0x0 0x30b1 0x98 0x3e0 0x764 0x1 0x2 0x30b1 0x1ec 0x534 0x0 0x0 0x0 0x30b9 0x1d8 0x520 0x0 0x0 0x0 0x30b1 0x1dc 0x524 0x0 0x0 0x0 0x30b1 0x1e0 0x528 0x0 0x0 0x0 0x30b1 0x1e4 0x52c 0x0 0x0 0x0 0x30b1 0x1e8 0x530 0x0 0x0 0x0 0x30b1 0x1d4 0x51c 0x768 0x0 0x1 0x3081 0x1c0 0x508 0x0 0x0 0x0 0x3081 0x1c4 0x50c 0x0 0x0 0x0 0x3081 0x1c8 0x510 0x0 0x0 0x0 0x3081 0x1cc 0x514 0x0 0x0 0x0 0x3081 0x1d0 0x518 0x0 0x0 0x0 0x3081 0x8c 0x3d4 0x0 0x5 0x0 0xb0b0 0x90 0x3d8 0x0 0x5 0x0 0xb0b0>;
					phandle = <0x2a>;
				};

				enet2grp {
					fsl,pins = <0x7c 0x3c4 0x0 0x1 0x0 0x30b1 0x80 0x3c8 0x770 0x1 0x1 0x30b1 0x21c 0x564 0x0 0x0 0x0 0x30b1 0x208 0x550 0x0 0x0 0x0 0x30b1 0x20c 0x554 0x0 0x0 0x0 0x30b1 0x210 0x558 0x0 0x0 0x0 0x30b1 0x214 0x55c 0x0 0x0 0x0 0x30b1 0x218 0x560 0x0 0x0 0x0 0x30b1 0x204 0x54c 0x774 0x0 0x1 0x3081 0x1f0 0x538 0x0 0x0 0x0 0x3081 0x1f4 0x53c 0x0 0x0 0x0 0x3081 0x1f8 0x540 0x0 0x0 0x0 0x3081 0x1fc 0x544 0x0 0x0 0x0 0x3081 0x200 0x548 0x0 0x0 0x0 0x3081 0x84 0x3cc 0x0 0x5 0x0 0xb0b0 0xa0 0x3e8 0x0 0x5 0x0 0xb0b0>;
					phandle = <0x42>;
				};

				flexcan1grp {
					fsl,pins = <0x1b0 0x4f8 0x0 0x1 0x0 0x1b0b0 0x19c 0x4e4 0x68c 0x1 0x2 0x1b0b0 0x1ac 0x4f4 0x0 0x5 0x0 0xb0b0>;
					phandle = <0x16>;
				};

				flexcan2grp {
					fsl,pins = <0x190 0x4d8 0x0 0x1 0x0 0x1b0b0 0x1bc 0x504 0x690 0x1 0x2 0x1b0b0 0x1a0 0x4e8 0x0 0x5 0x0 0xb0b0>;
					phandle = <0x18>;
				};

				hoggrp {
					fsl,pins = <0x144 0x48c 0x0 0x5 0x0 0x1b0b0 0x178 0x4c0 0x0 0x5 0x0 0x1b0b0 0x17c 0x4c4 0x0 0x5 0x0 0x1b0b0 0x174 0x4bc 0x0 0x5 0x0 0x1b0b0 0x180 0x4c8 0x0 0x5 0x0 0x1b0b0 0x184 0x4cc 0x0 0x5 0x0 0x1b0b0 0x188 0x4d0 0x0 0x5 0x0 0x1b0b0 0x18c 0x4d4 0x0 0x5 0x0 0x1b0b0 0x158 0x4a0 0x0 0x5 0x0 0x30b1 0x150 0x498 0x0 0x5 0x0 0x30b1 0x15c 0x4a4 0x0 0x5 0x0 0xb0b1 0x160 0x4a8 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x22>;
				};

				i2c1grp {
					fsl,pins = <0x14 0x35c 0x7a8 0x0 0x1 0x4001b8b1 0x18 0x360 0x7ac 0x0 0x1 0x4001b8b1>;
					phandle = <0x37>;
				};

				i2c1-1grp {
					fsl,pins = <0x14 0x35c 0x0 0x5 0x0 0x4001b8b1 0x18 0x360 0x0 0x5 0x0 0x4001b8b1>;
					phandle = <0x38>;
				};

				i2c2grp {
					fsl,pins = <0x1c 0x364 0x7b0 0x0 0x1 0x4001b8b1 0x20 0x368 0x7b4 0x0 0x1 0x4001b8b1>;
					phandle = <0x3a>;
				};

				i2c2-1grp {
					fsl,pins = <0x1c 0x364 0x0 0x5 0x0 0x4001b8b1 0x20 0x368 0x0 0x5 0x0 0x4001b8b1>;
					phandle = <0x3b>;
				};

				i2c2-tfp410grp {
					fsl,pins = <0x14c 0x494 0x0 0x5 0x0 0x1b0b0 0x170 0x4b8 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x3c>;
				};

				i2c3grp {
					fsl,pins = <0xb4 0x3fc 0x7b8 0x2 0x2 0x4001b8b1 0xc8 0x410 0x7bc 0x2 0x2 0x4001b8b1 0x1a4 0x4ec 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x3d>;
				};

				i2c3-1grp {
					fsl,pins = <0xb4 0x3fc 0x0 0x5 0x0 0x4001b8b1 0xc8 0x410 0x0 0x5 0x0 0x4001b8b1>;
					phandle = <0x3e>;
				};

				lcdif1grp {
					fsl,pins = <0xcc 0x414 0x0 0x0 0x0 0x4001b0b0 0x130 0x478 0x0 0x0 0x0 0x4001b0b0 0x134 0x47c 0x7e0 0x0 0x0 0x4001b0b0 0x13c 0x484 0x0 0x0 0x0 0x4001b0b0 0x138 0x480 0x0 0x5 0x0 0x4001b0b0 0xd0 0x418 0x0 0x0 0x0 0x4001b0b0 0xd4 0x41c 0x0 0x0 0x0 0x4001b0b0 0xd8 0x420 0x0 0x0 0x0 0x4001b0b0 0xdc 0x424 0x0 0x0 0x0 0x4001b0b0 0xe0 0x428 0x0 0x0 0x0 0x4001b0b0 0xe4 0x42c 0x0 0x0 0x0 0x4001b0b0 0xe8 0x430 0x0 0x0 0x0 0x4001b0b0 0xec 0x434 0x0 0x0 0x0 0x4001b0b0 0xf0 0x438 0x0 0x0 0x0 0x4001b0b0 0xf4 0x43c 0x0 0x0 0x0 0x4001b0b0 0xf8 0x440 0x0 0x0 0x0 0x4001b0b0 0xfc 0x444 0x0 0x0 0x0 0x4001b0b0 0x100 0x448 0x0 0x0 0x0 0x4001b0b0 0x104 0x44c 0x0 0x0 0x0 0x4001b0b0 0x108 0x450 0x0 0x0 0x0 0x4001b0b0 0x10c 0x454 0x0 0x0 0x0 0x4001b0b0 0x110 0x458 0x0 0x0 0x0 0x4001b0b0 0x114 0x45c 0x0 0x0 0x0 0x4001b0b0 0x118 0x460 0x0 0x0 0x0 0x4001b0b0 0x11c 0x464 0x0 0x0 0x0 0x4001b0b0 0x120 0x468 0x0 0x0 0x0 0x4001b0b0 0x124 0x46c 0x0 0x0 0x0 0x4001b0b0 0x128 0x470 0x0 0x0 0x0 0x4001b0b0 0x12c 0x474 0x0 0x0 0x0 0x4001b0b0>;
					phandle = <0x4b>;
				};

				lvdsgrp {
					fsl,pins = <0x194 0x4dc 0x0 0x5 0x0 0xb0b0>;
				};

				pciegrp {
					fsl,pins = <0x168 0x4b0 0x0 0x5 0x0 0x30b0 0x16c 0x4b4 0x0 0x5 0x0 0x30b0 0x164 0x4ac 0x0 0x5 0x0 0x30b0>;
					phandle = <0x50>;
				};

				pwm4grp {
					fsl,pins = <0x48 0x390 0x0 0x2 0x0 0x110b0>;
					phandle = <0x14>;
				};

				reg-wifi-1p8vgrp {
					fsl,pins = <0x154 0x49c 0x0 0x5 0x0 0x30b0>;
					phandle = <0x56>;
				};

				reg-wifi-3p3vgrp {
					fsl,pins = <0x224 0x56c 0x0 0x5 0x0 0x30b0>;
					phandle = <0x54>;
				};

				reg-wlangrp {
					fsl,pins = <0x268 0x5b0 0x0 0x5 0x0 0x1b0b0 0x40 0x388 0x0 0x3 0x0 0xb0>;
					phandle = <0x58>;
				};

				uart1grp {
					fsl,pins = <0x24 0x36c 0x0 0x0 0x0 0x1b0b1 0x28 0x370 0x830 0x0 0x1 0x1b0b1>;
					phandle = <0x13>;
				};

				uart2grp {
					fsl,pins = <0x2c 0x374 0x0 0x0 0x0 0x1b0b1 0x30 0x378 0x838 0x0 0x1 0x1b0b1>;
					phandle = <0x45>;
				};

				uart3grp {
					fsl,pins = <0x1b8 0x500 0x0 0x1 0x0 0x1b0b1 0x1b4 0x4fc 0x840 0x1 0x4 0x1b0b1 0x270 0x5b8 0x83c 0x3 0x2 0x1b0b1 0x274 0x5bc 0x0 0x3 0x0 0x1b0b1>;
					phandle = <0x46>;
				};

				uart5grp {
					fsl,pins = <0xb0 0x3f8 0x0 0x2 0x0 0x1b0b1 0xc4 0x40c 0x850 0x2 0x3 0x1b0b1>;
					phandle = <0x47>;
				};

				usbotg1grp {
					fsl,pins = <0x34 0x37c 0x860 0x0 0x0 0x1b0b0 0x3c 0x384 0x624 0x0 0x0 0x170b1>;
					phandle = <0x26>;
				};

				usbotg1-vbusgrp {
					fsl,pins = <0x38 0x380 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x53>;
				};

				usbotg2grp {
					fsl,pins = <0x1a8 0x4f0 0x0 0x5 0x0 0xb0b0>;
					phandle = <0x28>;
				};

				usdhc2-50mhzgrp {
					fsl,pins = <0x238 0x580 0x0 0x0 0x0 0x10071 0x23c 0x584 0x0 0x0 0x0 0x1f071 0x240 0x588 0x0 0x0 0x0 0x1f071 0x244 0x58c 0x0 0x0 0x0 0x1f071 0x248 0x590 0x0 0x0 0x0 0x1f071 0x24c 0x594 0x0 0x0 0x0 0x1f071 0xac 0x3f4 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x2c>;
				};

				usdhc3-50mhzgrp {
					fsl,pins = <0x250 0x598 0x0 0x0 0x0 0x10071 0x254 0x59c 0x0 0x0 0x0 0x17071 0x258 0x5a0 0x0 0x0 0x0 0x17071 0x25c 0x5a4 0x0 0x0 0x0 0x17071 0x260 0x5a8 0x0 0x0 0x0 0x17071 0x264 0x5ac 0x0 0x0 0x0 0x17071 0x26c 0x5b4 0x0 0x5 0x0 0x1b0b0>;
					phandle = <0x2e>;
				};

				usdhc3-100mhzgrp {
					fsl,pins = <0x250 0x598 0x0 0x0 0x0 0x100b9 0x254 0x59c 0x0 0x0 0x0 0x170b9 0x258 0x5a0 0x0 0x0 0x0 0x170b9 0x25c 0x5a4 0x0 0x0 0x0 0x170b9 0x260 0x5a8 0x0 0x0 0x0 0x170b9 0x264 0x5ac 0x0 0x0 0x0 0x170b9>;
					phandle = <0x2f>;
				};

				usdhc3-200mhzgrp {
					fsl,pins = <0x250 0x598 0x0 0x0 0x0 0x100f9 0x254 0x59c 0x0 0x0 0x0 0x170f9 0x258 0x5a0 0x0 0x0 0x0 0x170f9 0x25c 0x5a4 0x0 0x0 0x0 0x170f9 0x260 0x5a8 0x0 0x0 0x0 0x170f9 0x264 0x5ac 0x0 0x0 0x0 0x170f9>;
					phandle = <0x30>;
				};

				usdhc4-50mhzgrp {
					fsl,pins = <0x278 0x5c0 0x0 0x0 0x0 0x10071 0x27c 0x5c4 0x0 0x0 0x0 0x17071 0x2a0 0x5e8 0x0 0x0 0x0 0x17071 0x280 0x5c8 0x0 0x0 0x0 0x17071 0x284 0x5cc 0x0 0x0 0x0 0x17071 0x288 0x5d0 0x0 0x0 0x0 0x17071 0x28c 0x5d4 0x0 0x0 0x0 0x17071 0x290 0x5d8 0x0 0x0 0x0 0x17071 0x294 0x5dc 0x0 0x0 0x0 0x17071 0x298 0x5e0 0x0 0x0 0x0 0x17071 0x29c 0x5e4 0x0 0x0 0x0 0x17071>;
					phandle = <0x33>;
				};

				usdhc4-100mhzgrp {
					fsl,pins = <0x278 0x5c0 0x0 0x0 0x0 0x100b9 0x27c 0x5c4 0x0 0x0 0x0 0x170b9 0x280 0x5c8 0x0 0x0 0x0 0x170b9 0x284 0x5cc 0x0 0x0 0x0 0x170b9 0x288 0x5d0 0x0 0x0 0x0 0x170b9 0x28c 0x5d4 0x0 0x0 0x0 0x170b9 0x290 0x5d8 0x0 0x0 0x0 0x170b9 0x294 0x5dc 0x0 0x0 0x0 0x170b9 0x298 0x5e0 0x0 0x0 0x0 0x170b9 0x29c 0x5e4 0x0 0x0 0x0 0x170b9>;
					phandle = <0x34>;
				};

				usdhc4-200mhzgrp {
					fsl,pins = <0x278 0x5c0 0x0 0x0 0x0 0x100f9 0x27c 0x5c4 0x0 0x0 0x0 0x170f9 0x280 0x5c8 0x0 0x0 0x0 0x170f9 0x284 0x5cc 0x0 0x0 0x0 0x170f9 0x288 0x5d0 0x0 0x0 0x0 0x170f9 0x28c 0x5d4 0x0 0x0 0x0 0x170f9 0x290 0x5d8 0x0 0x0 0x0 0x170f9 0x294 0x5dc 0x0 0x0 0x0 0x170f9 0x298 0x5e0 0x0 0x0 0x0 0x170f9 0x29c 0x5e4 0x0 0x0 0x0 0x170f9>;
					phandle = <0x35>;
				};
			};

			iomuxc-gpr@20e4000 {
				compatible = "fsl,imx6sx-iomuxc-gpr", "fsl,imx6q-iomuxc-gpr", "syscon";
				reg = <0x20e4000 0x4000>;
				phandle = <0x15>;
			};

			ldb@20e0014 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-ldb", "fsl,imx53-ldb";
				gpr = <0x15>;
				status = "okay";
				clocks = <0x2 0xb0 0x2 0x49 0x2 0x4a 0x2 0x76 0x2 0x77 0x2 0x39 0x2 0x14 0x2 0x12 0x2 0x14 0x2 0x19>;
				clock-names = "ldb_di0", "di0_sel", "di1_sel", "ldb_di0_div_3_5", "ldb_di0_div_7", "ldb_di0_div_sel", "", "choice1", "choice2", "choice3";

				lvds-channel@0 {
					reg = <0x0>;
					status = "okay";
					fsl,data-mapping = "spwg";
					fsl,data-width = <0x12>;
					crtc = "lcdif2";

					display-timings {

						t-lvds-default {
							clock-frequency = <0x46010b8>;
							hactive = <0x500>;
							vactive = <0x320>;
							hback-porch = <0x28>;
							hfront-porch = <0x28>;
							vback-porch = <0x3>;
							vfront-porch = <0x50>;
							hsync-len = <0xa>;
							vsync-len = <0xa>;
						};
					};
				};
			};

			sdma@20ec000 {
				compatible = "fsl,imx6sx-sdma", "fsl,imx6q-sdma";
				reg = <0x20ec000 0x4000>;
				interrupts = <0x0 0x2 0x4>;
				clocks = <0x2 0x52 0x2 0xc3>;
				clock-names = "ipg", "ahb";
				#dma-cells = <0x3>;
				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
				phandle = <0x10>;
			};
		};

		aips-bus@2100000 {
			compatible = "fsl,aips-bus", "simple-bus";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x2100000 0x100000>;
			ranges;

			caam@2100000 {
				compatible = "fsl,sec-v4.0";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x2100000 0x10000>;
				ranges = <0x0 0x2100000 0x10000>;
				interrupt-parent = <0xc>;
				clocks = <0x2 0x86 0x2 0x87 0x2 0x88 0x2 0xd5>;
				clock-names = "mem", "aclk", "ipg", "emi_slow";

				jr0@1000 {
					compatible = "fsl,sec-v4.0-job-ring";
					reg = <0x1000 0x1000>;
					interrupts = <0x0 0x69 0x4>;
				};

				jr1@2000 {
					compatible = "fsl,sec-v4.0-job-ring";
					reg = <0x2000 0x1000>;
					interrupts = <0x0 0x6a 0x4>;
				};
			};

			usb@2184000 {
				compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
				reg = <0x2184000 0x200>;
				interrupts = <0x0 0x2b 0x4>;
				clocks = <0x2 0xd0>;
				fsl,usbphy = <0x23>;
				fsl,usbmisc = <0x24 0x0>;
				fsl,anatop = <0x6>;
				ahb-burst-config = <0x0>;
				tx-burst-size-dword = <0x10>;
				rx-burst-size-dword = <0x10>;
				status = "okay";
				vbus-supply = <0x25>;
				pinctrl-names = "default";
				pinctrl-0 = <0x26>;
			};

			usb@2184200 {
				compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
				reg = <0x2184200 0x200>;
				interrupts = <0x0 0x2a 0x4>;
				clocks = <0x2 0xd0>;
				fsl,usbphy = <0x27>;
				fsl,usbmisc = <0x24 0x1>;
				ahb-burst-config = <0x0>;
				tx-burst-size-dword = <0x10>;
				rx-burst-size-dword = <0x10>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x28>;
				dr_mode = "host";
				disable-over-current;
				reset-gpios = <0x17 0x1a 0x1>;
			};

			usb@2184400 {
				compatible = "fsl,imx6sx-usb", "fsl,imx27-usb";
				reg = <0x2184400 0x200>;
				interrupts = <0x0 0x28 0x4>;
				clocks = <0x2 0xd0>;
				fsl,usbphy = <0x29>;
				fsl,usbmisc = <0x24 0x2>;
				phy_type = "hsic";
				fsl,anatop = <0x6>;
				dr_mode = "host";
				ahb-burst-config = <0x0>;
				tx-burst-size-dword = <0x10>;
				rx-burst-size-dword = <0x10>;
				status = "disabled";
			};

			usbmisc@2184800 {
				#index-cells = <0x1>;
				compatible = "fsl,imx6sx-usbmisc", "fsl,imx6q-usbmisc";
				reg = <0x2184800 0x200>;
				clocks = <0x2 0xd0>;
				phandle = <0x24>;
			};

			ethernet@2188000 {
				compatible = "fsl,imx6sx-fec", "fsl,imx6q-fec";
				reg = <0x2188000 0x4000>;
				interrupt-names = "int0", "pps";
				interrupts = <0x0 0x76 0x4 0x0 0x77 0x4>;
				clocks = <0x2 0xac 0x2 0xe1 0x2 0xe4 0x2 0x11 0x2 0xe4>;
				clock-names = "ipg", "ahb", "ptp", "enet_clk_ref", "enet_out";
				fsl,num-tx-queues = <0x3>;
				fsl,num-rx-queues = <0x3>;
				stop-mode = <0x15 0x10 0x3>;
				fsl,wakeup_irq = <0x0>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x2a>;
				phy-mode = "rgmii";
				phy-handle = <0x2b>;
				phy-reset-gpios = <0x11 0x4 0x1>;
				phy-reset-duration = <0x14>;
				local-mac-address = [00 04 9f 01 1b 58];

				mdio {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					ethernet-phy@1 {
						compatible = "ethernet-phy-ieee802.3-c22";
						reg = <0x1>;
						micrel,led-mode = <0x0>;
						phandle = <0x2b>;
					};
				};
			};

			mlb@218c000 {
				reg = <0x218c000 0x4000>;
				interrupts = <0x0 0x35 0x4 0x0 0x75 0x4 0x0 0x7e 0x4>;
				clocks = <0x2 0xb2>;
				status = "disabled";
			};

			usdhc@2190000 {
				compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
				reg = <0x2190000 0x4000>;
				interrupts = <0x0 0x16 0x4>;
				clocks = <0x2 0xd1 0x2 0xd1 0x2 0xd1>;
				clock-names = "ipg", "ahb", "per";
				bus-width = <0x4>;
				fsl,tuning-start-tap = <0x14>;
				fsl,tuning-step = <0x2>;
				status = "disabled";
			};

			usdhc@2194000 {
				compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
				reg = <0x2194000 0x4000>;
				interrupts = <0x0 0x17 0x4>;
				clocks = <0x2 0xd2 0x2 0xd2 0x2 0xd2>;
				clock-names = "ipg", "ahb", "per";
				bus-width = <0x4>;
				fsl,tuning-start-tap = <0x14>;
				fsl,tuning-step = <0x2>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x2c>;
				cd-gpios = <0x11 0xc 0x1>;
				keep-power-in-suspend;
				enable-sdio-wakeup;
				vmmc-supply = <0x2d>;
			};

			usdhc@2198000 {
				compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
				reg = <0x2198000 0x4000>;
				interrupts = <0x0 0x18 0x4>;
				clocks = <0x2 0xd3 0x2 0xd3 0x2 0xd3>;
				clock-names = "ipg", "ahb", "per";
				bus-width = <0x4>;
				fsl,tuning-start-tap = <0x14>;
				fsl,tuning-step = <0x2>;
				status = "okay";
				cap-power-off-card;
				cap-sdio-irq;
				keep-power-in-suspend;
				max-clock = <0x1312d00>;
				non-removable;
				pinctrl-names = "default";
				pinctrl-0 = <0x2e>;
				pinctrl-1 = <0x2f>;
				pinctrl-2 = <0x30>;
				vmmc-supply = <0x31>;
				vqmmc-1-8-v;
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				wlcore@2 {
					compatible = "ti,wl1271";
					interrupts-extended = <0x32 0x7 0x4>;
					reg = <0x2>;
					ref-clock-frequency = <0x249f000>;
				};
			};

			usdhc@219c000 {
				compatible = "fsl,imx6sx-usdhc", "fsl,imx6sl-usdhc";
				reg = <0x219c000 0x4000>;
				interrupts = <0x0 0x19 0x4>;
				clocks = <0x2 0xd4 0x2 0xd4 0x2 0xd4>;
				clock-names = "ipg", "ahb", "per";
				bus-width = <0x8>;
				fsl,tuning-start-tap = <0x14>;
				fsl,tuning-step = <0x2>;
				status = "okay";
				pinctrl-names = "default", "state_100mhz", "state_200mhz";
				pinctrl-0 = <0x33>;
				pinctrl-1 = <0x34>;
				pinctrl-2 = <0x35>;
				non-removable;
				vqmmc-1-8-v;
				vmmc-supply = <0x36>;
				keep-power-in-suspend;
			};

			i2c@21a0000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
				reg = <0x21a0000 0x4000>;
				interrupts = <0x0 0x24 0x4>;
				clocks = <0x2 0xa0>;
				status = "okay";
				clock-frequency = <0x186a0>;
				pinctrl-names = "default", "gpio";
				pinctrl-0 = <0x37>;
				pinctrl-1 = <0x38>;
				scl-gpios = <0x39 0x0 0x0>;
				sda-gpios = <0x39 0x1 0x0>;
			};

			i2c@21a4000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
				reg = <0x21a4000 0x4000>;
				interrupts = <0x0 0x25 0x4>;
				clocks = <0x2 0xa1>;
				status = "okay";
				clock-frequency = <0x186a0>;
				pinctrl-names = "default", "gpio";
				pinctrl-0 = <0x3a>;
				pinctrl-1 = <0x3b>;
				scl-gpios = <0x39 0x2 0x0>;
				sda-gpios = <0x39 0x3 0x0>;

				tfp410@38 {
					compatible = "tfp410";
					pinctrl-names = "default";
					pinctrl-0 = <0x3c>;
					reg = <0x38>;
					interrupts-extended = <0x17 0x3 0x2>;
					i2c_sel-gpios = <0x17 0xc 0x0>;
					display_id = "mxs-lcdif";
				};
			};

			i2c@21a8000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
				reg = <0x21a8000 0x4000>;
				interrupts = <0x0 0x26 0x4>;
				clocks = <0x2 0xa2>;
				status = "okay";
				clock-frequency = <0x186a0>;
				pinctrl-names = "default", "gpio";
				pinctrl-0 = <0x3d>;
				pinctrl-1 = <0x3e>;
				scl-gpios = <0x11 0xe 0x0>;
				sda-gpios = <0x11 0x13 0x0>;

				touchscreen@4 {
					compatible = "eeti,egalax_ts";
					interrupts-extended = <0x17 0x19 0x2>;
					reg = <0x4>;
					status = "disabled";
					wakeup-gpios = <0x17 0x19 0x1>;
				};

				touchscreen@38 {
					compatible = "edt,ft5x06-ts";
					interrupts-extended = <0x17 0x19 0x2>;
					reg = <0x38>;
					status = "disabled";
					wakeup-gpios = <0x17 0x19 0x1>;
				};

				ov5642@3c {
					compatible = "ovti,ov5642subdev";
					reg = <0x3c>;
					pinctrl-names = "default";
					pinctrl-0 = <0x3f>;
					clocks = <0x2 0x9f>;
					clock-names = "csi_mclk";
					DOVDD-supply = <0x36>;
					AVDD-supply = <0x40>;
					DVDD-supply = <0x36>;
					pwn-gpios = <0x17 0x0 0x0>;
					rst-gpios = <0x17 0x2 0x1>;
					ipu_id = <0x0>;
					csi_id = <0x0>;
					mclk = <0x16e3600>;
					mclk_source = <0x0>;

					port {

						endpoint {
							remote-endpoint = <0x41>;
							phandle = <0x49>;
						};
					};
				};
			};

			memory-controller@21b0000 {
				compatible = "fsl,imx6sx-mmdc", "fsl,imx6q-mmdc";
				reg = <0x21b0000 0x4000>;
				clocks = <0x2 0xb4>;
			};

			ethernet@21b4000 {
				compatible = "fsl,imx6sx-fec", "fsl,imx6q-fec";
				reg = <0x21b4000 0x4000>;
				interrupt-names = "int0", "pps";
				interrupts = <0x0 0x66 0x4 0x0 0x67 0x4>;
				clocks = <0x2 0xac 0x2 0xe1 0x2 0xe4 0x2 0xe7 0x2 0xe4>;
				clock-names = "ipg", "ahb", "ptp", "enet_clk_ref", "enet_out";
				fsl,num-tx-queues = <0x3>;
				fsl,num-rx-queues = <0x3>;
				stop-mode = <0x15 0x10 0x4>;
				fsl,wakeup_irq = <0x0>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x42>;
				phy-mode = "rgmii";
				phy-handle = <0x43>;
				phy-reset-gpios = <0x11 0x2 0x1>;
				phy-reset-duration = <0x14>;
				local-mac-address = [00 04 9f 01 1b 68];

				mdio {
					#address-cells = <0x1>;
					#size-cells = <0x0>;

					ethernet-phy@2 {
						compatible = "ethernet-phy-ieee802.3-c22";
						reg = <0x2>;
						micrel,led-mode = <0x0>;
						phandle = <0x43>;
					};
				};
			};

			weim@21b8000 {
				#address-cells = <0x2>;
				#size-cells = <0x1>;
				compatible = "fsl,imx6sx-weim", "fsl,imx6q-weim";
				reg = <0x21b8000 0x4000>;
				interrupts = <0x0 0xe 0x4>;
				clocks = <0x2 0xd5>;
				fsl,weim-cs-gpr = <0x15>;
				status = "disabled";
			};

			ocotp@21bc000 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "fsl,imx6sx-ocotp", "syscon";
				reg = <0x21bc000 0x4000>;
				clocks = <0x2 0xa3>;

				calib@38 {
					reg = <0x38 0x4>;
					phandle = <0x7>;
				};

				temp-grade@20 {
					reg = <0x20 0x4>;
					phandle = <0x8>;
				};
			};

			sai@21d4000 {
				compatible = "fsl,imx6sx-sai";
				reg = <0x21d4000 0x4000>;
				interrupts = <0x0 0x61 0x4>;
				clocks = <0x2 0xed 0x2 0xce 0x2 0x0 0x2 0x0>;
				clock-names = "bus", "mclk1", "mclk2", "mclk3";
				dma-names = "rx", "tx";
				dmas = <0x10 0x1f 0x18 0x0 0x10 0x20 0x18 0x0>;
				status = "disabled";
			};

			audmux@21d8000 {
				compatible = "fsl,imx6sx-audmux", "fsl,imx31-audmux";
				reg = <0x21d8000 0x4000>;
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x44>;
			};

			sai@21dc000 {
				compatible = "fsl,imx6sx-sai";
				reg = <0x21dc000 0x4000>;
				interrupts = <0x0 0x62 0x4>;
				clocks = <0x2 0xee 0x2 0xcf 0x2 0x0 0x2 0x0>;
				clock-names = "bus", "mclk1", "mclk2", "mclk3";
				dma-names = "rx", "tx";
				dmas = <0x10 0x21 0x18 0x0 0x10 0x22 0x18 0x0>;
				status = "disabled";
			};

			spi@21e0000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-qspi";
				reg = <0x21e0000 0x4000 0x60000000 0x10000000>;
				reg-names = "QuadSPI", "QuadSPI-memory";
				interrupts = <0x0 0x6b 0x4>;
				clocks = <0x2 0xb1 0x2 0xb1>;
				clock-names = "qspi_en", "qspi";
				status = "disabled";
			};

			spi@21e4000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-qspi";
				reg = <0x21e4000 0x4000 0x70000000 0x10000000>;
				reg-names = "QuadSPI", "QuadSPI-memory";
				interrupts = <0x0 0x6d 0x4>;
				clocks = <0x2 0xb7 0x2 0xb7>;
				clock-names = "qspi_en", "qspi";
				status = "disabled";
			};

			qspi-m4 {
				compatible = "fsl,imx6sx-qspi-m4-restore";
				reg = <0x21e4000 0x4000>;
				status = "disabled";
			};

			serial@21e8000 {
				compatible = "fsl,imx6sx-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x21e8000 0x4000>;
				interrupts = <0x0 0x1b 0x4>;
				clocks = <0x2 0xcc 0x2 0xcd>;
				clock-names = "ipg", "per";
				dmas = <0x10 0x1b 0x4 0x0 0x10 0x1c 0x4 0x0>;
				dma-names = "rx", "tx";
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x45>;
			};

			serial@21ec000 {
				compatible = "fsl,imx6sx-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x21ec000 0x4000>;
				interrupts = <0x0 0x1c 0x4>;
				clocks = <0x2 0xcc 0x2 0xcd>;
				clock-names = "ipg", "per";
				dmas = <0x10 0x1d 0x4 0x0 0x10 0x1e 0x4 0x0>;
				dma-names = "rx", "tx";
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x46>;
				uart-has-rtscts;
			};

			serial@21f0000 {
				compatible = "fsl,imx6sx-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x21f0000 0x4000>;
				interrupts = <0x0 0x1d 0x4>;
				clocks = <0x2 0xcc 0x2 0xcd>;
				clock-names = "ipg", "per";
				dmas = <0x10 0x1f 0x4 0x0 0x10 0x20 0x4 0x0>;
				dma-names = "rx", "tx";
				status = "disabled";
			};

			serial@21f4000 {
				compatible = "fsl,imx6sx-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x21f4000 0x4000>;
				interrupts = <0x0 0x1e 0x4>;
				clocks = <0x2 0xcc 0x2 0xcd>;
				clock-names = "ipg", "per";
				dmas = <0x10 0x21 0x4 0x0 0x10 0x22 0x4 0x0>;
				dma-names = "rx", "tx";
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <0x47>;
			};

			i2c@21f8000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-i2c", "fsl,imx21-i2c";
				reg = <0x21f8000 0x4000>;
				interrupts = <0x0 0x23 0x4>;
				clocks = <0x2 0xd9>;
				status = "disabled";
			};
		};

		aips-bus@2200000 {
			compatible = "fsl,aips-bus", "simple-bus";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x2200000 0x100000>;
			ranges;

			spba-bus@2240000 {
				compatible = "fsl,spba-bus", "simple-bus";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x2240000 0x40000>;
				ranges;

				csi@2214000 {
					compatible = "fsl,imx6s-csi";
					reg = <0x2214000 0x4000>;
					interrupts = <0x0 0x7 0x4>;
					clocks = <0x2 0xad 0x2 0x9f 0x2 0x8e>;
					clock-names = "disp-axi", "csi_mclk", "disp_dcic";
					power-domains = <0x48>;
					status = "okay";

					port {

						endpoint {
							remote-endpoint = <0x49>;
							phandle = <0x41>;
						};
					};
				};

				dcic@220c000 {
					compatible = "fsl,imx6sx-dcic";
					reg = <0x220c000 0x4000>;
					interrupts = <0x0 0x7c 0x4>;
					clocks = <0x2 0x8e 0x2 0xad>;
					clock-names = "dcic", "disp-axi";
					gpr = <0x15>;
					status = "okay";
					dcic_id = <0x0>;
					dcic_mux = "dcic-lcdif1";
				};

				dcic@2210000 {
					compatible = "fsl,imx6sx-dcic";
					reg = <0x2210000 0x4000>;
					interrupts = <0x0 0x7d 0x4>;
					clocks = <0x2 0x8f 0x2 0xad>;
					clock-names = "dcic", "disp-axi";
					gpr = <0x15>;
					status = "okay";
					dcic_id = <0x1>;
					dcic_mux = "dcic-lvds";
				};

				pxp@2218000 {
					compatible = "fsl,imx6sx-pxp-dma", "fsl,imx6sl-pxp-dma", "fsl,imx6dl-pxp-dma";
					reg = <0x2218000 0x4000>;
					interrupts = <0x0 0x8 0x4>;
					clocks = <0x2 0xaa 0x2 0xad>;
					clock-names = "pxp-axi", "disp-axi";
					power-domains = <0x48>;
					status = "okay";
				};

				csi@221c000 {
					reg = <0x221c000 0x4000>;
					interrupts = <0x0 0x29 0x4>;
					clocks = <0x2 0xad 0x2 0x9f 0x2 0x8f>;
					clock-names = "disp-axi", "csi_mclk", "dcic";
					status = "okay";

					port {

						endpoint {
							remote-endpoint = <0x4a>;
							phandle = <0x4e>;
						};
					};
				};

				lcdif@2220000 {
					compatible = "fsl,imx6sx-lcdif", "fsl,imx28-lcdif";
					reg = <0x2220000 0x4000>;
					interrupts = <0x0 0x5 0x1>;
					clocks = <0x2 0xaf 0x2 0xa9 0x2 0xad>;
					clock-names = "pix", "axi", "disp_axi";
					power-domains = <0x48>;
					status = "okay";
					pinctrl-names = "default";
					pinctrl-0 = <0x4b>;
					lcd-supply = <0x2d>;
					display = <0x4c>;

					display0 {
						bits-per-pixel = <0x10>;
						bus-width = <0x18>;
						phandle = <0x4c>;

						display-timings {

							t-lcd-default {
								clock-frequency = <0x46b9780>;
								hactive = <0x500>;
								vactive = <0x2d0>;
								hback-porch = <0xdc>;
								hfront-porch = <0x6e>;
								vback-porch = <0x14>;
								vfront-porch = <0x5>;
								hsync-len = <0x28>;
								vsync-len = <0x5>;
								hsync-active = <0x0>;
								vsync-active = <0x0>;
								de-active = <0x1>;
								pixelclk-active = <0x0>;
							};
						};
					};
				};

				lcdif@2224000 {
					compatible = "fsl,imx6sx-lcdif", "fsl,imx28-lcdif";
					reg = <0x2224000 0x4000>;
					interrupts = <0x0 0x6 0x1>;
					clocks = <0x2 0xae 0x2 0xa9 0x2 0xad>;
					clock-names = "pix", "axi", "disp_axi";
					power-domains = <0x48>;
					status = "okay";
					lcd-supply = <0x2d>;
					display = <0x4d>;
					disp-dev = "ldb";
					assigned-clocks = <0x2 0x4a>;
					assigned-clock-parents = <0x2 0xb0>;
					assigned-clock-rates = <0x0>;

					display1 {
						bits-per-pixel = <0x10>;
						bus-width = <0x12>;
						phandle = <0x4d>;
					};
				};

				vadc@2228000 {
					reg = <0x2228000 0x4000 0x222c000 0x4000>;
					reg-names = "vadc-vafe", "vadc-vdec";
					clocks = <0x2 0xd7 0x2 0x9f>;
					clock-names = "vadc", "csi";
					power-domains = <0x48>;
					status = "okay";
					vadc_in = <0x0>;
					csi_id = <0x1>;

					port {

						endpoint {
							remote-endpoint = <0x4e>;
							phandle = <0x4a>;
						};
					};
				};
			};

			adc@2280000 {
				compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
				reg = <0x2280000 0x4000>;
				interrupts = <0x0 0x64 0x4>;
				clocks = <0x2 0x52>;
				clock-names = "adc";
				num-channels = <0x4>;
				fsl,adck-max-frequency = <0x1c9c380 0x2625a00 0x1312d00>;
				status = "disabled";
			};

			adc@2284000 {
				compatible = "fsl,imx6sx-adc", "fsl,vf610-adc";
				reg = <0x2284000 0x4000>;
				interrupts = <0x0 0x65 0x4>;
				clocks = <0x2 0x52>;
				clock-names = "adc";
				num-channels = <0x4>;
				fsl,adck-max-frequency = <0x1c9c380 0x2625a00 0x1312d00>;
				status = "disabled";
			};

			wdog@2288000 {
				compatible = "fsl,imx6sx-wdt", "fsl,imx21-wdt";
				reg = <0x2288000 0x4000>;
				interrupts = <0x0 0xb 0x4>;
				clocks = <0x2 0x52>;
				status = "disabled";
			};

			spi@228c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "fsl,imx6sx-ecspi", "fsl,imx51-ecspi";
				reg = <0x228c000 0x4000>;
				interrupts = <0x0 0x12 0x4>;
				clocks = <0x2 0x95 0x2 0x95>;
				clock-names = "ipg", "per";
				status = "disabled";
			};

			sema4@02290000 {
				compatible = "fsl,imx6sx-sema4";
				reg = <0x2290000 0x4000>;
				interrupts = <0x0 0x74 0x4>;
				status = "okay";
			};

			mu@02294000 {
				compatible = "fsl,imx6sx-mu";
				reg = <0x2294000 0x4000>;
				interrupts = <0x0 0x5a 0x4>;
				#mbox-cells = <0x2>;
				phandle = <0x51>;
			};

			mu_lp@02294000 {
				compatible = "fsl,imx6sx-mu-lp";
				reg = <0x2294000 0x4000>;
				interrupts = <0x0 0x5a 0x4>;
				status = "okay";
			};

			serial@22a0000 {
				compatible = "fsl,imx6sx-uart", "fsl,imx6q-uart", "fsl,imx21-uart";
				reg = <0x22a0000 0x4000>;
				interrupts = <0x0 0x11 0x4>;
				clocks = <0x2 0xcc 0x2 0xcd>;
				clock-names = "ipg", "per";
				dmas = <0x10 0x0 0x4 0x0 0x10 0x2f 0x4 0x0>;
				dma-names = "rx", "tx";
				status = "disabled";
			};

			pwm@22a4000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x22a4000 0x4000>;
				interrupts = <0x0 0x53 0x4>;
				clocks = <0x2 0xda 0x2 0xda>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};

			pwm@22a8000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x22a8000 0x4000>;
				interrupts = <0x0 0x54 0x4>;
				clocks = <0x2 0xdb 0x2 0xdb>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};

			pwm@22ac000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x22ac000 0x4000>;
				interrupts = <0x0 0x55 0x4>;
				clocks = <0x2 0xdc 0x2 0xdc>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};

			pwm@22b0000 {
				compatible = "fsl,imx6sx-pwm", "fsl,imx27-pwm";
				reg = <0x22b0000 0x4000>;
				interrupts = <0x0 0x56 0x4>;
				clocks = <0x2 0xd6 0x2 0xd6>;
				clock-names = "ipg", "per";
				#pwm-cells = <0x2>;
			};
		};

		pcie@8ffc000 {
			compatible = "fsl,imx6sx-pcie", "snps,dw-pcie";
			reg = <0x8ffc000 0x4000 0x8f00000 0x80000>;
			reg-names = "dbi", "config";
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			device_type = "pci";
			bus-range = <0x0 0xff>;
			ranges = <0x81000000 0x0 0x0 0x8f80000 0x0 0x10000 0x82000000 0x0 0x8000000 0x8000000 0x0 0xf00000>;
			num-lanes = <0x1>;
			interrupts = <0x0 0x78 0x4>;
			interrupt-names = "msi";
			#interrupt-cells = <0x1>;
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
			interrupt-map = <0x0 0x0 0x0 0x1 0x5 0x0 0x7b 0x4 0x0 0x0 0x0 0x2 0x5 0x0 0x7a 0x4 0x0 0x0 0x0 0x3 0x5 0x0 0x79 0x4 0x0 0x0 0x0 0x4 0x5 0x0 0x78 0x4>;
			clocks = <0x2 0xb6 0x2 0xea 0x2 0x10 0x2 0xad>;
			clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_inbound_axi";
			power-domains = <0x48 0x4f>;
			power-domain-names = "pcie", "pcie_phy";
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <0x50>;
			reset-gpios = <0x17 0xa 0x1>;
		};

		pcie_ep@8ffc000 {
			compatible = "fsl,imx6sx-pcie-ep";
			reg = <0x8ffc000 0x4000 0x8000000 0xf00000>;
			reg-names = "regs", "addr_space";
			num-lanes = <0x1>;
			clocks = <0x2 0xb6 0x2 0xea 0x2 0x10 0x2 0xad>;
			clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_inbound_axi";
			power-domains = <0x48 0x4f>;
			power-domain-names = "pcie", "pcie_phy";
			num-ib-windows = <0x4>;
			num-ob-windows = <0x4>;
			status = "disabled";
		};
	};

	rpmsg {
		compatible = "fsl,imx6sx-rpmsg";
		mbox-names = "tx", "rx", "rxdb";
		mboxes = <0x51 0x0 0x1 0x51 0x1 0x1 0x51 0x3 0x1>;
		status = "disabled";
	};

	bt-rfkill {
		pinctrl-names = "default";
		pinctrl-0 = <0x52>;
		compatible = "net,rfkill-gpio";
		type = <0x2>;
		reset-gpios = <0x11 0x11 0x1>;
		status = "okay";
	};

	clocks {

		anaclk2 {
			#clock-cells = <0x0>;
			compatible = "fixed-clock";
			clock-frequency = <0x1770000>;
		};
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x40000000>;
	};

	pxp-v4l2-out {
		compatible = "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulator-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "1P8V";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		regulator-always-on;
		phandle = <0x36>;
	};

	regulator-2v5 {
		compatible = "regulator-fixed";
		regulator-name = "2P5V";
		regulator-min-microvolt = <0x2625a0>;
		regulator-max-microvolt = <0x2625a0>;
		regulator-always-on;
		phandle = <0x40>;
	};

	regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "3P3V";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		regulator-always-on;
		phandle = <0x2d>;
	};

	regulator-usb-otg1-vbus {
		pinctrl-names = "default";
		pinctrl-0 = <0x53>;
		compatible = "regulator-fixed";
		regulator-name = "usb_otg1_vbus";
		regulator-min-microvolt = <0x4c4b40>;
		regulator-max-microvolt = <0x4c4b40>;
		gpio = <0x39 0x9 0x0>;
		enable-active-high;
		phandle = <0x25>;
	};

	regulator-wifi-3v3 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <0x54>;
		regulator-name = "wifi_3P3V";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		startup-delay-us = <0x1388>;
		gpio = <0x55 0x1 0x0>;
		enable-active-high;
		phandle = <0x57>;
	};

	regulator-wifi-1v8 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <0x56>;
		regulator-name = "wifi_1P8V";
		regulator-min-microvolt = <0x1b7740>;
		regulator-max-microvolt = <0x1b7740>;
		startup-delay-us = <0x61a80>;
		gpio = <0x17 0x5 0x0>;
		enable-active-high;
		vin-supply = <0x57>;
		phandle = <0x59>;
	};

	regulator-wlan {
		pinctrl-names = "default";
		pinctrl-0 = <0x58>;
		compatible = "regulator-fixed";
		clocks = <0x2 0x4f>;
		clock-names = "slow";
		regulator-name = "wlan-en";
		regulator-min-microvolt = <0x325aa0>;
		regulator-max-microvolt = <0x325aa0>;
		startup-delay-us = <0x11170>;
		gpio = <0x32 0x6 0x0>;
		enable-active-high;
		vin-supply = <0x59>;
		phandle = <0x31>;
	};

	beeper {
		compatible = "pwm-beeper";
		pwms = <0x5a 0x0 0xf4240>;
		status = "okay";
	};
};
