#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 25 05:16:02 2024
# Process ID: 2976
# Current directory: C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Shift-Registers/100-bit-Left-Right-rotator/100bit_shift_register/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/rotator/xsim_script.tcl}
# Log file: C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Shift-Registers/100-bit-Left-Right-rotator/100bit_shift_register/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Shift-Registers/100-bit-Left-Right-rotator/100bit_shift_register/solution1/sim/verilog\xsim.jou
# Running On: billy, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
source xsim.dir/rotator/xsim_script.tcl
# xsim {rotator} -autoloadwcfg -tclbatch {rotator.tcl}
Time resolution is 1 ps
source rotator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 200 [n/a] @ "125000"
// RTL Simulation : 1 / 200 [n/a] @ "145000"
// RTL Simulation : 2 / 200 [n/a] @ "155000"
// RTL Simulation : 3 / 200 [n/a] @ "165000"
// RTL Simulation : 4 / 200 [n/a] @ "175000"
// RTL Simulation : 5 / 200 [n/a] @ "185000"
// RTL Simulation : 6 / 200 [n/a] @ "195000"
// RTL Simulation : 7 / 200 [n/a] @ "205000"
// RTL Simulation : 8 / 200 [n/a] @ "215000"
// RTL Simulation : 9 / 200 [n/a] @ "225000"
// RTL Simulation : 10 / 200 [n/a] @ "235000"
// RTL Simulation : 11 / 200 [n/a] @ "245000"
// RTL Simulation : 12 / 200 [n/a] @ "255000"
// RTL Simulation : 13 / 200 [n/a] @ "265000"
// RTL Simulation : 14 / 200 [n/a] @ "275000"
// RTL Simulation : 15 / 200 [n/a] @ "285000"
// RTL Simulation : 16 / 200 [n/a] @ "295000"
// RTL Simulation : 17 / 200 [n/a] @ "305000"
// RTL Simulation : 18 / 200 [n/a] @ "315000"
// RTL Simulation : 19 / 200 [n/a] @ "325000"
// RTL Simulation : 20 / 200 [n/a] @ "335000"
// RTL Simulation : 21 / 200 [n/a] @ "345000"
// RTL Simulation : 22 / 200 [n/a] @ "355000"
// RTL Simulation : 23 / 200 [n/a] @ "365000"
// RTL Simulation : 24 / 200 [n/a] @ "375000"
// RTL Simulation : 25 / 200 [n/a] @ "385000"
// RTL Simulation : 26 / 200 [n/a] @ "395000"
// RTL Simulation : 27 / 200 [n/a] @ "405000"
// RTL Simulation : 28 / 200 [n/a] @ "415000"
// RTL Simulation : 29 / 200 [n/a] @ "425000"
// RTL Simulation : 30 / 200 [n/a] @ "435000"
// RTL Simulation : 31 / 200 [n/a] @ "445000"
// RTL Simulation : 32 / 200 [n/a] @ "455000"
// RTL Simulation : 33 / 200 [n/a] @ "465000"
// RTL Simulation : 34 / 200 [n/a] @ "475000"
// RTL Simulation : 35 / 200 [n/a] @ "485000"
// RTL Simulation : 36 / 200 [n/a] @ "495000"
// RTL Simulation : 37 / 200 [n/a] @ "505000"
// RTL Simulation : 38 / 200 [n/a] @ "515000"
// RTL Simulation : 39 / 200 [n/a] @ "525000"
// RTL Simulation : 40 / 200 [n/a] @ "535000"
// RTL Simulation : 41 / 200 [n/a] @ "545000"
// RTL Simulation : 42 / 200 [n/a] @ "555000"
// RTL Simulation : 43 / 200 [n/a] @ "565000"
// RTL Simulation : 44 / 200 [n/a] @ "575000"
// RTL Simulation : 45 / 200 [n/a] @ "585000"
// RTL Simulation : 46 / 200 [n/a] @ "595000"
// RTL Simulation : 47 / 200 [n/a] @ "605000"
// RTL Simulation : 48 / 200 [n/a] @ "615000"
// RTL Simulation : 49 / 200 [n/a] @ "625000"
// RTL Simulation : 50 / 200 [n/a] @ "635000"
// RTL Simulation : 51 / 200 [n/a] @ "645000"
// RTL Simulation : 52 / 200 [n/a] @ "655000"
// RTL Simulation : 53 / 200 [n/a] @ "665000"
// RTL Simulation : 54 / 200 [n/a] @ "675000"
// RTL Simulation : 55 / 200 [n/a] @ "685000"
// RTL Simulation : 56 / 200 [n/a] @ "695000"
// RTL Simulation : 57 / 200 [n/a] @ "705000"
// RTL Simulation : 58 / 200 [n/a] @ "715000"
// RTL Simulation : 59 / 200 [n/a] @ "725000"
// RTL Simulation : 60 / 200 [n/a] @ "735000"
// RTL Simulation : 61 / 200 [n/a] @ "745000"
// RTL Simulation : 62 / 200 [n/a] @ "755000"
// RTL Simulation : 63 / 200 [n/a] @ "765000"
// RTL Simulation : 64 / 200 [n/a] @ "775000"
// RTL Simulation : 65 / 200 [n/a] @ "785000"
// RTL Simulation : 66 / 200 [n/a] @ "795000"
// RTL Simulation : 67 / 200 [n/a] @ "805000"
// RTL Simulation : 68 / 200 [n/a] @ "815000"
// RTL Simulation : 69 / 200 [n/a] @ "825000"
// RTL Simulation : 70 / 200 [n/a] @ "835000"
// RTL Simulation : 71 / 200 [n/a] @ "845000"
// RTL Simulation : 72 / 200 [n/a] @ "855000"
// RTL Simulation : 73 / 200 [n/a] @ "865000"
// RTL Simulation : 74 / 200 [n/a] @ "875000"
// RTL Simulation : 75 / 200 [n/a] @ "885000"
// RTL Simulation : 76 / 200 [n/a] @ "895000"
// RTL Simulation : 77 / 200 [n/a] @ "905000"
// RTL Simulation : 78 / 200 [n/a] @ "915000"
// RTL Simulation : 79 / 200 [n/a] @ "925000"
// RTL Simulation : 80 / 200 [n/a] @ "935000"
// RTL Simulation : 81 / 200 [n/a] @ "945000"
// RTL Simulation : 82 / 200 [n/a] @ "955000"
// RTL Simulation : 83 / 200 [n/a] @ "965000"
// RTL Simulation : 84 / 200 [n/a] @ "975000"
// RTL Simulation : 85 / 200 [n/a] @ "985000"
// RTL Simulation : 86 / 200 [n/a] @ "995000"
// RTL Simulation : 87 / 200 [n/a] @ "1005000"
// RTL Simulation : 88 / 200 [n/a] @ "1015000"
// RTL Simulation : 89 / 200 [n/a] @ "1025000"
// RTL Simulation : 90 / 200 [n/a] @ "1035000"
// RTL Simulation : 91 / 200 [n/a] @ "1045000"
// RTL Simulation : 92 / 200 [n/a] @ "1055000"
// RTL Simulation : 93 / 200 [n/a] @ "1065000"
// RTL Simulation : 94 / 200 [n/a] @ "1075000"
// RTL Simulation : 95 / 200 [n/a] @ "1085000"
// RTL Simulation : 96 / 200 [n/a] @ "1095000"
// RTL Simulation : 97 / 200 [n/a] @ "1105000"
// RTL Simulation : 98 / 200 [n/a] @ "1115000"
// RTL Simulation : 99 / 200 [n/a] @ "1125000"
// RTL Simulation : 100 / 200 [n/a] @ "1135000"
// RTL Simulation : 101 / 200 [n/a] @ "1145000"
// RTL Simulation : 102 / 200 [n/a] @ "1155000"
// RTL Simulation : 103 / 200 [n/a] @ "1165000"
// RTL Simulation : 104 / 200 [n/a] @ "1175000"
// RTL Simulation : 105 / 200 [n/a] @ "1185000"
// RTL Simulation : 106 / 200 [n/a] @ "1195000"
// RTL Simulation : 107 / 200 [n/a] @ "1205000"
// RTL Simulation : 108 / 200 [n/a] @ "1215000"
// RTL Simulation : 109 / 200 [n/a] @ "1225000"
// RTL Simulation : 110 / 200 [n/a] @ "1235000"
// RTL Simulation : 111 / 200 [n/a] @ "1245000"
// RTL Simulation : 112 / 200 [n/a] @ "1255000"
// RTL Simulation : 113 / 200 [n/a] @ "1265000"
// RTL Simulation : 114 / 200 [n/a] @ "1275000"
// RTL Simulation : 115 / 200 [n/a] @ "1285000"
// RTL Simulation : 116 / 200 [n/a] @ "1295000"
// RTL Simulation : 117 / 200 [n/a] @ "1305000"
// RTL Simulation : 118 / 200 [n/a] @ "1315000"
// RTL Simulation : 119 / 200 [n/a] @ "1325000"
// RTL Simulation : 120 / 200 [n/a] @ "1335000"
// RTL Simulation : 121 / 200 [n/a] @ "1345000"
// RTL Simulation : 122 / 200 [n/a] @ "1355000"
// RTL Simulation : 123 / 200 [n/a] @ "1365000"
// RTL Simulation : 124 / 200 [n/a] @ "1375000"
// RTL Simulation : 125 / 200 [n/a] @ "1385000"
// RTL Simulation : 126 / 200 [n/a] @ "1395000"
// RTL Simulation : 127 / 200 [n/a] @ "1405000"
// RTL Simulation : 128 / 200 [n/a] @ "1415000"
// RTL Simulation : 129 / 200 [n/a] @ "1425000"
// RTL Simulation : 130 / 200 [n/a] @ "1435000"
// RTL Simulation : 131 / 200 [n/a] @ "1445000"
// RTL Simulation : 132 / 200 [n/a] @ "1455000"
// RTL Simulation : 133 / 200 [n/a] @ "1465000"
// RTL Simulation : 134 / 200 [n/a] @ "1475000"
// RTL Simulation : 135 / 200 [n/a] @ "1485000"
// RTL Simulation : 136 / 200 [n/a] @ "1495000"
// RTL Simulation : 137 / 200 [n/a] @ "1505000"
// RTL Simulation : 138 / 200 [n/a] @ "1515000"
// RTL Simulation : 139 / 200 [n/a] @ "1525000"
// RTL Simulation : 140 / 200 [n/a] @ "1535000"
// RTL Simulation : 141 / 200 [n/a] @ "1545000"
// RTL Simulation : 142 / 200 [n/a] @ "1555000"
// RTL Simulation : 143 / 200 [n/a] @ "1565000"
// RTL Simulation : 144 / 200 [n/a] @ "1575000"
// RTL Simulation : 145 / 200 [n/a] @ "1585000"
// RTL Simulation : 146 / 200 [n/a] @ "1595000"
// RTL Simulation : 147 / 200 [n/a] @ "1605000"
// RTL Simulation : 148 / 200 [n/a] @ "1615000"
// RTL Simulation : 149 / 200 [n/a] @ "1625000"
// RTL Simulation : 150 / 200 [n/a] @ "1635000"
// RTL Simulation : 151 / 200 [n/a] @ "1645000"
// RTL Simulation : 152 / 200 [n/a] @ "1655000"
// RTL Simulation : 153 / 200 [n/a] @ "1665000"
// RTL Simulation : 154 / 200 [n/a] @ "1675000"
// RTL Simulation : 155 / 200 [n/a] @ "1685000"
// RTL Simulation : 156 / 200 [n/a] @ "1695000"
// RTL Simulation : 157 / 200 [n/a] @ "1705000"
// RTL Simulation : 158 / 200 [n/a] @ "1715000"
// RTL Simulation : 159 / 200 [n/a] @ "1725000"
// RTL Simulation : 160 / 200 [n/a] @ "1735000"
// RTL Simulation : 161 / 200 [n/a] @ "1745000"
// RTL Simulation : 162 / 200 [n/a] @ "1755000"
// RTL Simulation : 163 / 200 [n/a] @ "1765000"
// RTL Simulation : 164 / 200 [n/a] @ "1775000"
// RTL Simulation : 165 / 200 [n/a] @ "1785000"
// RTL Simulation : 166 / 200 [n/a] @ "1795000"
// RTL Simulation : 167 / 200 [n/a] @ "1805000"
// RTL Simulation : 168 / 200 [n/a] @ "1815000"
// RTL Simulation : 169 / 200 [n/a] @ "1825000"
// RTL Simulation : 170 / 200 [n/a] @ "1835000"
// RTL Simulation : 171 / 200 [n/a] @ "1845000"
// RTL Simulation : 172 / 200 [n/a] @ "1855000"
// RTL Simulation : 173 / 200 [n/a] @ "1865000"
// RTL Simulation : 174 / 200 [n/a] @ "1875000"
// RTL Simulation : 175 / 200 [n/a] @ "1885000"
// RTL Simulation : 176 / 200 [n/a] @ "1895000"
// RTL Simulation : 177 / 200 [n/a] @ "1905000"
// RTL Simulation : 178 / 200 [n/a] @ "1915000"
// RTL Simulation : 179 / 200 [n/a] @ "1925000"
// RTL Simulation : 180 / 200 [n/a] @ "1935000"
// RTL Simulation : 181 / 200 [n/a] @ "1945000"
// RTL Simulation : 182 / 200 [n/a] @ "1955000"
// RTL Simulation : 183 / 200 [n/a] @ "1965000"
// RTL Simulation : 184 / 200 [n/a] @ "1975000"
// RTL Simulation : 185 / 200 [n/a] @ "1985000"
// RTL Simulation : 186 / 200 [n/a] @ "1995000"
// RTL Simulation : 187 / 200 [n/a] @ "2005000"
// RTL Simulation : 188 / 200 [n/a] @ "2015000"
// RTL Simulation : 189 / 200 [n/a] @ "2025000"
// RTL Simulation : 190 / 200 [n/a] @ "2035000"
// RTL Simulation : 191 / 200 [n/a] @ "2045000"
// RTL Simulation : 192 / 200 [n/a] @ "2055000"
// RTL Simulation : 193 / 200 [n/a] @ "2065000"
// RTL Simulation : 194 / 200 [n/a] @ "2075000"
// RTL Simulation : 195 / 200 [n/a] @ "2085000"
// RTL Simulation : 196 / 200 [n/a] @ "2095000"
// RTL Simulation : 197 / 200 [n/a] @ "2105000"
// RTL Simulation : 198 / 200 [n/a] @ "2115000"
// RTL Simulation : 199 / 200 [n/a] @ "2125000"
// RTL Simulation : 200 / 200 [n/a] @ "2135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2195 ns : File "C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Shift-Registers/100-bit-Left-Right-rotator/100bit_shift_register/solution1/sim/verilog/rotator.autotb.v" Line 403
## quit
INFO: [Common 17-206] Exiting xsim at Mon Mar 25 05:16:04 2024...
