/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_dsec.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/4/11 2:14p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr  1 16:37:54 2011
 *                 MD5 Checksum         d03d08c4839c3311c9d35c4cd5e10373
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_sds_dsec.h $
 * 
 * Hydra_Software_Devel/1   4/4/11 2:14p albertl
 * SW7344-40: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_DSEC_H__
#define BCHP_SDS_DSEC_H__

/***************************************************************************
 *SDS_DSEC - SDS DiSEqC Register Set
 ***************************************************************************/
#define BCHP_SDS_DSEC_DSRST                      0x01100800 /* DiSEqC Reset Control */
#define BCHP_SDS_DSEC_DSCGDIV                    0x01100804 /* DiSEqC Clock Divider Control */
#define BCHP_SDS_DSEC_DSCTL00                    0x01100810 /* DiSEqC Control 00 (Formerly, DSCTL4,DSCTL3,DSCTL2,DSCTL1) */
#define BCHP_SDS_DSEC_DSCTL01                    0x01100814 /* DiSEqC Control 01 (Formerly, DSCTL8,DSCTL7,DSCTL6,DSCTL5) */
#define BCHP_SDS_DSEC_DSCTL02                    0x01100818 /* DiSEqC Control 02 (Formerly, DSCTL11,DSCTL10,7'b0,DSCTL9[8:0]) */
#define BCHP_SDS_DSEC_DSCTL03                    0x0110081c /* DiSEqC Control 03 (Formerly, DSCTL14,DSCTL13,DSCTL12) */
#define BCHP_SDS_DSEC_DSCMD                      0x01100820 /* DiSEqC Command Data */
#define BCHP_SDS_DSEC_DSRPLY                     0x01100824 /* DiSEqC Receive Data */
#define BCHP_SDS_DSEC_DSCMEMADR                  0x01100828 /* DiSEqC FIR Filter Coefficient Memory Start Address */
#define BCHP_SDS_DSEC_DSCMEMDAT                  0x0110082c /* DiSEqC FIR Filter Coefficient Register */
#define BCHP_SDS_DSEC_DSFIRCTL                   0x01100830 /* DiSEqC FIR Filter Control Register */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL            0x01100834 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_DS_PARITY                  0x01100838 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSEC_ADCTL                      0x01100840 /* RX A/D Control. */
#define BCHP_SDS_DSEC_Q15T                       0x01100844 /* Quiet 15ms and auto control word timing */
#define BCHP_SDS_DSEC_TPWC                       0x01100848 /* Tone absent timing, TX PWK period and one/zero on counts */
#define BCHP_SDS_DSEC_RXBT                       0x0110084c /* RX bit max/min timing */
#define BCHP_SDS_DSEC_RXRT                       0x01100850 /* RX max cycle and reply timing */
#define BCHP_SDS_DSEC_RBDT                       0x01100854 /* RX low duty min and bit timing */
#define BCHP_SDS_DSEC_SLEW                       0x01100858 /* Slew rate control and TOA to TOD timing */
#define BCHP_SDS_DSEC_RERT                       0x0110085c /* RX end reply timing and voltage top/bottom levels */
#define BCHP_SDS_DSEC_DSCT                       0x01100860 /* misc diseqc controls */
#define BCHP_SDS_DSEC_DTCT                       0x01100864 /* voltage count and the TX frequency control word */
#define BCHP_SDS_DSEC_DDIO                       0x01100868 /* diseqc general purpose I/O control */
#define BCHP_SDS_DSEC_RTDC1                      0x0110086c /* RX clip thresholds and testport control */
#define BCHP_SDS_DSEC_RTDC2                      0x01100870 /* RX noise integration control */
#define BCHP_SDS_DSEC_TCTL                       0x01100874 /* TOA/TOD control */
#define BCHP_SDS_DSEC_CICC                       0x01100878 /* CIC length */
#define BCHP_SDS_DSEC_FCIC                       0x0110087c /* CIC1 threshold and majority vote control */
#define BCHP_SDS_DSEC_SCIC                       0x01100880 /* CIC2 threshold and majority vote control */
#define BCHP_SDS_DSEC_TSTM                       0x01100884 /* TOA/TOD or testport status */
#define BCHP_SDS_DSEC_DST1                       0x01100888 /* diseqc status 1 */
#define BCHP_SDS_DSEC_DST2                       0x0110088c /* diseqc status 2 */
#define BCHP_SDS_DSEC_DS_SAR_THRSH               0x011008a0 /* DiSEqC SAR Status Thresh Control */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT            0x011008a4 /* DiSEqC SAR Data Output */
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET           0x011008a8 /* DiSEqC SAR DC Offset Calibration */
#define BCHP_SDS_DSEC_DS_SAR_LPF_INT             0x011008ac /* DiSEqC SAR Low-pass Filter Integrator */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL             0x011008b0 /* DiSEqC SAR Control */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL          0x011008b4 /* DiSEqC Common Control */
#define BCHP_SDS_DSEC_DSTMRCTL                   0x011008c0 /* DiSEqC Timer Control */
#define BCHP_SDS_DSEC_DSGENTMR1                  0x011008c4 /* DiSEqC General Timer 1 */
#define BCHP_SDS_DSEC_DSGENTMR2                  0x011008c8 /* DiSEqC General Timer 2 */

/***************************************************************************
 *DSRST - DiSEqC Reset Control
 ***************************************************************************/
/* SDS_DSEC :: DSRST :: reserved0 [31:08] */
#define BCHP_SDS_DSEC_DSRST_reserved0_MASK                         0xffffff00
#define BCHP_SDS_DSEC_DSRST_reserved0_SHIFT                        8

/* SDS_DSEC :: DSRST :: reserved_for_eco1 [07:01] */
#define BCHP_SDS_DSEC_DSRST_reserved_for_eco1_MASK                 0x000000fe
#define BCHP_SDS_DSEC_DSRST_reserved_for_eco1_SHIFT                1
#define BCHP_SDS_DSEC_DSRST_reserved_for_eco1_DEFAULT              0

/* SDS_DSEC :: DSRST :: dp_rst [00:00] */
#define BCHP_SDS_DSEC_DSRST_dp_rst_MASK                            0x00000001
#define BCHP_SDS_DSEC_DSRST_dp_rst_SHIFT                           0
#define BCHP_SDS_DSEC_DSRST_dp_rst_DEFAULT                         0

/***************************************************************************
 *DSCGDIV - DiSEqC Clock Divider Control
 ***************************************************************************/
/* SDS_DSEC :: DSCGDIV :: reserved0 [31:16] */
#define BCHP_SDS_DSEC_DSCGDIV_reserved0_MASK                       0xffff0000
#define BCHP_SDS_DSEC_DSCGDIV_reserved0_SHIFT                      16

/* SDS_DSEC :: DSCGDIV :: sar_adc_div [15:08] */
#define BCHP_SDS_DSEC_DSCGDIV_sar_adc_div_MASK                     0x0000ff00
#define BCHP_SDS_DSEC_DSCGDIV_sar_adc_div_SHIFT                    8
#define BCHP_SDS_DSEC_DSCGDIV_sar_adc_div_DEFAULT                  36

/* SDS_DSEC :: DSCGDIV :: dsec_div [07:00] */
#define BCHP_SDS_DSEC_DSCGDIV_dsec_div_MASK                        0x000000ff
#define BCHP_SDS_DSEC_DSCGDIV_dsec_div_SHIFT                       0
#define BCHP_SDS_DSEC_DSCGDIV_dsec_div_DEFAULT                     108

/***************************************************************************
 *DSCTL00 - DiSEqC Control 00 (Formerly, DSCTL4,DSCTL3,DSCTL2,DSCTL1)
 ***************************************************************************/
/* SDS_DSEC :: DSCTL00 :: RSTOVRD [31:31] */
#define BCHP_SDS_DSEC_DSCTL00_RSTOVRD_MASK                         0x80000000
#define BCHP_SDS_DSEC_DSCTL00_RSTOVRD_SHIFT                        31
#define BCHP_SDS_DSEC_DSCTL00_RSTOVRD_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: MXTHRST [30:30] */
#define BCHP_SDS_DSEC_DSCTL00_MXTHRST_MASK                         0x40000000
#define BCHP_SDS_DSEC_DSCTL00_MXTHRST_SHIFT                        30
#define BCHP_SDS_DSEC_DSCTL00_MXTHRST_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: CINTRST [29:29] */
#define BCHP_SDS_DSEC_DSCTL00_CINTRST_MASK                         0x20000000
#define BCHP_SDS_DSEC_DSCTL00_CINTRST_SHIFT                        29
#define BCHP_SDS_DSEC_DSCTL00_CINTRST_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: CIMMRST [28:28] */
#define BCHP_SDS_DSEC_DSCTL00_CIMMRST_MASK                         0x10000000
#define BCHP_SDS_DSEC_DSCTL00_CIMMRST_SHIFT                        28
#define BCHP_SDS_DSEC_DSCTL00_CIMMRST_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: LPFDRST [27:27] */
#define BCHP_SDS_DSEC_DSCTL00_LPFDRST_MASK                         0x08000000
#define BCHP_SDS_DSEC_DSCTL00_LPFDRST_SHIFT                        27
#define BCHP_SDS_DSEC_DSCTL00_LPFDRST_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: LPFNRST [26:26] */
#define BCHP_SDS_DSEC_DSCTL00_LPFNRST_MASK                         0x04000000
#define BCHP_SDS_DSEC_DSCTL00_LPFNRST_SHIFT                        26
#define BCHP_SDS_DSEC_DSCTL00_LPFNRST_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: LPFNDIF [25:25] */
#define BCHP_SDS_DSEC_DSCTL00_LPFNDIF_MASK                         0x02000000
#define BCHP_SDS_DSEC_DSCTL00_LPFNDIF_SHIFT                        25
#define BCHP_SDS_DSEC_DSCTL00_LPFNDIF_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: LPFNEST [24:24] */
#define BCHP_SDS_DSEC_DSCTL00_LPFNEST_MASK                         0x01000000
#define BCHP_SDS_DSEC_DSCTL00_LPFNEST_SHIFT                        24
#define BCHP_SDS_DSEC_DSCTL00_LPFNEST_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: DACSLMD [23:23] */
#define BCHP_SDS_DSEC_DSCTL00_DACSLMD_MASK                         0x00800000
#define BCHP_SDS_DSEC_DSCTL00_DACSLMD_SHIFT                        23
#define BCHP_SDS_DSEC_DSCTL00_DACSLMD_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: SELBYP [22:22] */
#define BCHP_SDS_DSEC_DSCTL00_SELBYP_MASK                          0x00400000
#define BCHP_SDS_DSEC_DSCTL00_SELBYP_SHIFT                         22
#define BCHP_SDS_DSEC_DSCTL00_SELBYP_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: ACWEN1 [21:21] */
#define BCHP_SDS_DSEC_DSCTL00_ACWEN1_MASK                          0x00200000
#define BCHP_SDS_DSEC_DSCTL00_ACWEN1_SHIFT                         21
#define BCHP_SDS_DSEC_DSCTL00_ACWEN1_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: SLVTP [20:20] */
#define BCHP_SDS_DSEC_DSCTL00_SLVTP_MASK                           0x00100000
#define BCHP_SDS_DSEC_DSCTL00_SLVTP_SHIFT                          20
#define BCHP_SDS_DSEC_DSCTL00_SLVTP_DEFAULT                        0

/* SDS_DSEC :: DSCTL00 :: VCTEN [19:19] */
#define BCHP_SDS_DSEC_DSCTL00_VCTEN_MASK                           0x00080000
#define BCHP_SDS_DSEC_DSCTL00_VCTEN_SHIFT                          19
#define BCHP_SDS_DSEC_DSCTL00_VCTEN_DEFAULT                        1

/* SDS_DSEC :: DSCTL00 :: SLWDS [18:18] */
#define BCHP_SDS_DSEC_DSCTL00_SLWDS_MASK                           0x00040000
#define BCHP_SDS_DSEC_DSCTL00_SLWDS_SHIFT                          18
#define BCHP_SDS_DSEC_DSCTL00_SLWDS_DEFAULT                        0

/* SDS_DSEC :: DSCTL00 :: DCADD [17:17] */
#define BCHP_SDS_DSEC_DSCTL00_DCADD_MASK                           0x00020000
#define BCHP_SDS_DSEC_DSCTL00_DCADD_SHIFT                          17
#define BCHP_SDS_DSEC_DSCTL00_DCADD_DEFAULT                        0

/* SDS_DSEC :: DSCTL00 :: TNADD [16:16] */
#define BCHP_SDS_DSEC_DSCTL00_TNADD_MASK                           0x00010000
#define BCHP_SDS_DSEC_DSCTL00_TNADD_SHIFT                          16
#define BCHP_SDS_DSEC_DSCTL00_TNADD_DEFAULT                        1

/* SDS_DSEC :: DSCTL00 :: ACWDTX [15:15] */
#define BCHP_SDS_DSEC_DSCTL00_ACWDTX_MASK                          0x00008000
#define BCHP_SDS_DSEC_DSCTL00_ACWDTX_SHIFT                         15
#define BCHP_SDS_DSEC_DSCTL00_ACWDTX_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: DACCWRST [14:14] */
#define BCHP_SDS_DSEC_DSCTL00_DACCWRST_MASK                        0x00004000
#define BCHP_SDS_DSEC_DSCTL00_DACCWRST_SHIFT                       14
#define BCHP_SDS_DSEC_DSCTL00_DACCWRST_DEFAULT                     1

/* SDS_DSEC :: DSCTL00 :: SMRST [13:13] */
#define BCHP_SDS_DSEC_DSCTL00_SMRST_MASK                           0x00002000
#define BCHP_SDS_DSEC_DSCTL00_SMRST_SHIFT                          13
#define BCHP_SDS_DSEC_DSCTL00_SMRST_DEFAULT                        1

/* SDS_DSEC :: DSCTL00 :: LNBPU [12:12] */
#define BCHP_SDS_DSEC_DSCTL00_LNBPU_MASK                           0x00001000
#define BCHP_SDS_DSEC_DSCTL00_LNBPU_SHIFT                          12
#define BCHP_SDS_DSEC_DSCTL00_LNBPU_DEFAULT                        1

/* SDS_DSEC :: DSCTL00 :: DFSRST [11:11] */
#define BCHP_SDS_DSEC_DSCTL00_DFSRST_MASK                          0x00000800
#define BCHP_SDS_DSEC_DSCTL00_DFSRST_SHIFT                         11
#define BCHP_SDS_DSEC_DSCTL00_DFSRST_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: LOWSPLY [10:10] */
#define BCHP_SDS_DSEC_DSCTL00_LOWSPLY_MASK                         0x00000400
#define BCHP_SDS_DSEC_DSCTL00_LOWSPLY_SHIFT                        10
#define BCHP_SDS_DSEC_DSCTL00_LOWSPLY_DEFAULT                      0

/* SDS_DSEC :: DSCTL00 :: RSTPTR [09:09] */
#define BCHP_SDS_DSEC_DSCTL00_RSTPTR_MASK                          0x00000200
#define BCHP_SDS_DSEC_DSCTL00_RSTPTR_SHIFT                         9
#define BCHP_SDS_DSEC_DSCTL00_RSTPTR_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: DSRST [08:08] */
#define BCHP_SDS_DSEC_DSCTL00_DSRST_MASK                           0x00000100
#define BCHP_SDS_DSEC_DSCTL00_DSRST_SHIFT                          8
#define BCHP_SDS_DSEC_DSCTL00_DSRST_DEFAULT                        0

/* SDS_DSEC :: DSCTL00 :: TBMSEL [07:07] */
#define BCHP_SDS_DSEC_DSCTL00_TBMSEL_MASK                          0x00000080
#define BCHP_SDS_DSEC_DSCTL00_TBMSEL_SHIFT                         7
#define BCHP_SDS_DSEC_DSCTL00_TBMSEL_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: TBMDEN [06:06] */
#define BCHP_SDS_DSEC_DSCTL00_TBMDEN_MASK                          0x00000040
#define BCHP_SDS_DSEC_DSCTL00_TBMDEN_SHIFT                         6
#define BCHP_SDS_DSEC_DSCTL00_TBMDEN_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: CTMSEL [05:05] */
#define BCHP_SDS_DSEC_DSCTL00_CTMSEL_MASK                          0x00000020
#define BCHP_SDS_DSEC_DSCTL00_CTMSEL_SHIFT                         5
#define BCHP_SDS_DSEC_DSCTL00_CTMSEL_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: CTMDEN [04:04] */
#define BCHP_SDS_DSEC_DSCTL00_CTMDEN_MASK                          0x00000010
#define BCHP_SDS_DSEC_DSCTL00_CTMDEN_SHIFT                         4
#define BCHP_SDS_DSEC_DSCTL00_CTMDEN_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: RRPYEN [03:03] */
#define BCHP_SDS_DSEC_DSCTL00_RRPYEN_MASK                          0x00000008
#define BCHP_SDS_DSEC_DSCTL00_RRPYEN_SHIFT                         3
#define BCHP_SDS_DSEC_DSCTL00_RRPYEN_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: RESRCE [02:02] */
#define BCHP_SDS_DSEC_DSCTL00_RESRCE_MASK                          0x00000004
#define BCHP_SDS_DSEC_DSCTL00_RESRCE_SHIFT                         2
#define BCHP_SDS_DSEC_DSCTL00_RESRCE_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: TSTART [01:01] */
#define BCHP_SDS_DSEC_DSCTL00_TSTART_MASK                          0x00000002
#define BCHP_SDS_DSEC_DSCTL00_TSTART_SHIFT                         1
#define BCHP_SDS_DSEC_DSCTL00_TSTART_DEFAULT                       0

/* SDS_DSEC :: DSCTL00 :: DSTCLR [00:00] */
#define BCHP_SDS_DSEC_DSCTL00_DSTCLR_MASK                          0x00000001
#define BCHP_SDS_DSEC_DSCTL00_DSTCLR_SHIFT                         0
#define BCHP_SDS_DSEC_DSCTL00_DSTCLR_DEFAULT                       0

/***************************************************************************
 *DSCTL01 - DiSEqC Control 01 (Formerly, DSCTL8,DSCTL7,DSCTL6,DSCTL5)
 ***************************************************************************/
/* SDS_DSEC :: DSCTL01 :: ACTLWD [31:24] */
#define BCHP_SDS_DSEC_DSCTL01_ACTLWD_MASK                          0xff000000
#define BCHP_SDS_DSEC_DSCTL01_ACTLWD_SHIFT                         24
#define BCHP_SDS_DSEC_DSCTL01_ACTLWD_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: LPBKEN [23:23] */
#define BCHP_SDS_DSEC_DSCTL01_LPBKEN_MASK                          0x00800000
#define BCHP_SDS_DSEC_DSCTL01_LPBKEN_SHIFT                         23
#define BCHP_SDS_DSEC_DSCTL01_LPBKEN_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: RTODIS [22:22] */
#define BCHP_SDS_DSEC_DSCTL01_RTODIS_MASK                          0x00400000
#define BCHP_SDS_DSEC_DSCTL01_RTODIS_SHIFT                         22
#define BCHP_SDS_DSEC_DSCTL01_RTODIS_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: RXFAFU_3_0 [21:19] */
#define BCHP_SDS_DSEC_DSCTL01_RXFAFU_3_0_MASK                      0x00380000
#define BCHP_SDS_DSEC_DSCTL01_RXFAFU_3_0_SHIFT                     19
#define BCHP_SDS_DSEC_DSCTL01_RXFAFU_3_0_DEFAULT                   0

/* SDS_DSEC :: DSCTL01 :: TXFAEM_3_0 [18:16] */
#define BCHP_SDS_DSEC_DSCTL01_TXFAEM_3_0_MASK                      0x00070000
#define BCHP_SDS_DSEC_DSCTL01_TXFAEM_3_0_SHIFT                     16
#define BCHP_SDS_DSEC_DSCTL01_TXFAEM_3_0_DEFAULT                   0

/* SDS_DSEC :: DSCTL01 :: TSTCLR [15:15] */
#define BCHP_SDS_DSEC_DSCTL01_TSTCLR_MASK                          0x00008000
#define BCHP_SDS_DSEC_DSCTL01_TSTCLR_SHIFT                         15
#define BCHP_SDS_DSEC_DSCTL01_TSTCLR_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: TDETEN [14:14] */
#define BCHP_SDS_DSEC_DSCTL01_TDETEN_MASK                          0x00004000
#define BCHP_SDS_DSEC_DSCTL01_TDETEN_SHIFT                         14
#define BCHP_SDS_DSEC_DSCTL01_TDETEN_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: AWDENLS [13:13] */
#define BCHP_SDS_DSEC_DSCTL01_AWDENLS_MASK                         0x00002000
#define BCHP_SDS_DSEC_DSCTL01_AWDENLS_SHIFT                        13
#define BCHP_SDS_DSEC_DSCTL01_AWDENLS_DEFAULT                      0

/* SDS_DSEC :: DSCTL01 :: reserved_for_eco0 [12:12] */
#define BCHP_SDS_DSEC_DSCTL01_reserved_for_eco0_MASK               0x00001000
#define BCHP_SDS_DSEC_DSCTL01_reserved_for_eco0_SHIFT              12
#define BCHP_SDS_DSEC_DSCTL01_reserved_for_eco0_DEFAULT            0

/* SDS_DSEC :: DSCTL01 :: TXENMD [11:11] */
#define BCHP_SDS_DSEC_DSCTL01_TXENMD_MASK                          0x00000800
#define BCHP_SDS_DSEC_DSCTL01_TXENMD_SHIFT                         11
#define BCHP_SDS_DSEC_DSCTL01_TXENMD_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: FSTSLW [10:10] */
#define BCHP_SDS_DSEC_DSCTL01_FSTSLW_MASK                          0x00000400
#define BCHP_SDS_DSEC_DSCTL01_FSTSLW_SHIFT                         10
#define BCHP_SDS_DSEC_DSCTL01_FSTSLW_DEFAULT                       0

/* SDS_DSEC :: DSCTL01 :: TXDCTRL_EN [09:09] */
#define BCHP_SDS_DSEC_DSCTL01_TXDCTRL_EN_MASK                      0x00000200
#define BCHP_SDS_DSEC_DSCTL01_TXDCTRL_EN_SHIFT                     9
#define BCHP_SDS_DSEC_DSCTL01_TXDCTRL_EN_DEFAULT                   0

/* SDS_DSEC :: DSCTL01 :: EJIT_EN [08:08] */
#define BCHP_SDS_DSEC_DSCTL01_EJIT_EN_MASK                         0x00000100
#define BCHP_SDS_DSEC_DSCTL01_EJIT_EN_SHIFT                        8
#define BCHP_SDS_DSEC_DSCTL01_EJIT_EN_DEFAULT                      0

/* SDS_DSEC :: DSCTL01 :: DFSGAIN [07:00] */
#define BCHP_SDS_DSEC_DSCTL01_DFSGAIN_MASK                         0x000000ff
#define BCHP_SDS_DSEC_DSCTL01_DFSGAIN_SHIFT                        0
#define BCHP_SDS_DSEC_DSCTL01_DFSGAIN_DEFAULT                      127

/***************************************************************************
 *DSCTL02 - DiSEqC Control 02 (Formerly, DSCTL11,DSCTL10,7'b0,DSCTL9[8:0])
 ***************************************************************************/
/* SDS_DSEC :: DSCTL02 :: reserved_for_eco0 [31:31] */
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco0_MASK               0x80000000
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco0_SHIFT              31
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco0_DEFAULT            0

/* SDS_DSEC :: DSCTL02 :: TRSWEN1 [30:30] */
#define BCHP_SDS_DSEC_DSCTL02_TRSWEN1_MASK                         0x40000000
#define BCHP_SDS_DSEC_DSCTL02_TRSWEN1_SHIFT                        30
#define BCHP_SDS_DSEC_DSCTL02_TRSWEN1_DEFAULT                      0

/* SDS_DSEC :: DSCTL02 :: TRIMTOP1 [29:27] */
#define BCHP_SDS_DSEC_DSCTL02_TRIMTOP1_MASK                        0x38000000
#define BCHP_SDS_DSEC_DSCTL02_TRIMTOP1_SHIFT                       27
#define BCHP_SDS_DSEC_DSCTL02_TRIMTOP1_DEFAULT                     0

/* SDS_DSEC :: DSCTL02 :: TRIMBOT1 [26:24] */
#define BCHP_SDS_DSEC_DSCTL02_TRIMBOT1_MASK                        0x07000000
#define BCHP_SDS_DSEC_DSCTL02_TRIMBOT1_SHIFT                       24
#define BCHP_SDS_DSEC_DSCTL02_TRIMBOT1_DEFAULT                     0

/* SDS_DSEC :: DSCTL02 :: RXPWRDN [23:23] */
#define BCHP_SDS_DSEC_DSCTL02_RXPWRDN_MASK                         0x00800000
#define BCHP_SDS_DSEC_DSCTL02_RXPWRDN_SHIFT                        23
#define BCHP_SDS_DSEC_DSCTL02_RXPWRDN_DEFAULT                      0

/* SDS_DSEC :: DSCTL02 :: reserved_for_eco1 [22:22] */
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco1_MASK               0x00400000
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco1_SHIFT              22
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco1_DEFAULT            0

/* SDS_DSEC :: DSCTL02 :: TXCLKDIV [21:19] */
#define BCHP_SDS_DSEC_DSCTL02_TXCLKDIV_MASK                        0x00380000
#define BCHP_SDS_DSEC_DSCTL02_TXCLKDIV_SHIFT                       19
#define BCHP_SDS_DSEC_DSCTL02_TXCLKDIV_DEFAULT                     0

/* SDS_DSEC :: DSCTL02 :: FFSTRST [18:18] */
#define BCHP_SDS_DSEC_DSCTL02_FFSTRST_MASK                         0x00040000
#define BCHP_SDS_DSEC_DSCTL02_FFSTRST_SHIFT                        18
#define BCHP_SDS_DSEC_DSCTL02_FFSTRST_DEFAULT                      0

/* SDS_DSEC :: DSCTL02 :: FFRST [17:17] */
#define BCHP_SDS_DSEC_DSCTL02_FFRST_MASK                           0x00020000
#define BCHP_SDS_DSEC_DSCTL02_FFRST_SHIFT                          17
#define BCHP_SDS_DSEC_DSCTL02_FFRST_DEFAULT                        0

/* SDS_DSEC :: DSCTL02 :: ADCEDSEL [16:16] */
#define BCHP_SDS_DSEC_DSCTL02_ADCEDSEL_MASK                        0x00010000
#define BCHP_SDS_DSEC_DSCTL02_ADCEDSEL_SHIFT                       16
#define BCHP_SDS_DSEC_DSCTL02_ADCEDSEL_DEFAULT                     0

/* SDS_DSEC :: DSCTL02 :: reserved_for_eco2 [15:08] */
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco2_MASK               0x0000ff00
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco2_SHIFT              8
#define BCHP_SDS_DSEC_DSCTL02_reserved_for_eco2_DEFAULT            0

/* SDS_DSEC :: DSCTL02 :: timer_enable [07:07] */
#define BCHP_SDS_DSEC_DSCTL02_timer_enable_MASK                    0x00000080
#define BCHP_SDS_DSEC_DSCTL02_timer_enable_SHIFT                   7
#define BCHP_SDS_DSEC_DSCTL02_timer_enable_DEFAULT                 0

/* SDS_DSEC :: DSCTL02 :: dac_test [06:06] */
#define BCHP_SDS_DSEC_DSCTL02_dac_test_MASK                        0x00000040
#define BCHP_SDS_DSEC_DSCTL02_dac_test_SHIFT                       6
#define BCHP_SDS_DSEC_DSCTL02_dac_test_DEFAULT                     0

/* SDS_DSEC :: DSCTL02 :: uP_tx_out [05:05] */
#define BCHP_SDS_DSEC_DSCTL02_uP_tx_out_MASK                       0x00000020
#define BCHP_SDS_DSEC_DSCTL02_uP_tx_out_SHIFT                      5
#define BCHP_SDS_DSEC_DSCTL02_uP_tx_out_DEFAULT                    0

/* SDS_DSEC :: DSCTL02 :: uP_tx_en [04:04] */
#define BCHP_SDS_DSEC_DSCTL02_uP_tx_en_MASK                        0x00000010
#define BCHP_SDS_DSEC_DSCTL02_uP_tx_en_SHIFT                       4
#define BCHP_SDS_DSEC_DSCTL02_uP_tx_en_DEFAULT                     0

/* SDS_DSEC :: DSCTL02 :: REXCNT [03:00] */
#define BCHP_SDS_DSEC_DSCTL02_REXCNT_MASK                          0x0000000f
#define BCHP_SDS_DSEC_DSCTL02_REXCNT_SHIFT                         0
#define BCHP_SDS_DSEC_DSCTL02_REXCNT_DEFAULT                       0

/***************************************************************************
 *DSCTL03 - DiSEqC Control 03 (Formerly, DSCTL14,DSCTL13,DSCTL12)
 ***************************************************************************/
/* SDS_DSEC :: DSCTL03 :: reserved0 [31:24] */
#define BCHP_SDS_DSEC_DSCTL03_reserved0_MASK                       0xff000000
#define BCHP_SDS_DSEC_DSCTL03_reserved0_SHIFT                      24

/* SDS_DSEC :: DSCTL03 :: MXTHRHEN [23:23] */
#define BCHP_SDS_DSEC_DSCTL03_MXTHRHEN_MASK                        0x00800000
#define BCHP_SDS_DSEC_DSCTL03_MXTHRHEN_SHIFT                       23
#define BCHP_SDS_DSEC_DSCTL03_MXTHRHEN_DEFAULT                     0

/* SDS_DSEC :: DSCTL03 :: CICDRSEL [22:22] */
#define BCHP_SDS_DSEC_DSCTL03_CICDRSEL_MASK                        0x00400000
#define BCHP_SDS_DSEC_DSCTL03_CICDRSEL_SHIFT                       22
#define BCHP_SDS_DSEC_DSCTL03_CICDRSEL_DEFAULT                     0

/* SDS_DSEC :: DSCTL03 :: NESD8BYP [21:21] */
#define BCHP_SDS_DSEC_DSCTL03_NESD8BYP_MASK                        0x00200000
#define BCHP_SDS_DSEC_DSCTL03_NESD8BYP_SHIFT                       21
#define BCHP_SDS_DSEC_DSCTL03_NESD8BYP_DEFAULT                     0

/* SDS_DSEC :: DSCTL03 :: NLPDSSEL [20:20] */
#define BCHP_SDS_DSEC_DSCTL03_NLPDSSEL_MASK                        0x00100000
#define BCHP_SDS_DSEC_DSCTL03_NLPDSSEL_SHIFT                       20
#define BCHP_SDS_DSEC_DSCTL03_NLPDSSEL_DEFAULT                     0

/* SDS_DSEC :: DSCTL03 :: ESTMDSEL [19:19] */
#define BCHP_SDS_DSEC_DSCTL03_ESTMDSEL_MASK                        0x00080000
#define BCHP_SDS_DSEC_DSCTL03_ESTMDSEL_SHIFT                       19
#define BCHP_SDS_DSEC_DSCTL03_ESTMDSEL_DEFAULT                     0

/* SDS_DSEC :: DSCTL03 :: TONMDSEL [18:16] */
#define BCHP_SDS_DSEC_DSCTL03_TONMDSEL_MASK                        0x00070000
#define BCHP_SDS_DSEC_DSCTL03_TONMDSEL_SHIFT                       16
#define BCHP_SDS_DSEC_DSCTL03_TONMDSEL_DEFAULT                     0

/* SDS_DSEC :: DSCTL03 :: RXOTZTH [15:08] */
#define BCHP_SDS_DSEC_DSCTL03_RXOTZTH_MASK                         0x0000ff00
#define BCHP_SDS_DSEC_DSCTL03_RXOTZTH_SHIFT                        8
#define BCHP_SDS_DSEC_DSCTL03_RXOTZTH_DEFAULT                      64

/* SDS_DSEC :: DSCTL03 :: RXZTOTH [07:00] */
#define BCHP_SDS_DSEC_DSCTL03_RXZTOTH_MASK                         0x000000ff
#define BCHP_SDS_DSEC_DSCTL03_RXZTOTH_SHIFT                        0
#define BCHP_SDS_DSEC_DSCTL03_RXZTOTH_DEFAULT                      96

/***************************************************************************
 *DSCMD - DiSEqC Command Data
 ***************************************************************************/
/* SDS_DSEC :: DSCMD :: reserved0 [31:08] */
#define BCHP_SDS_DSEC_DSCMD_reserved0_MASK                         0xffffff00
#define BCHP_SDS_DSEC_DSCMD_reserved0_SHIFT                        8

/* SDS_DSEC :: DSCMD :: DSCMD [07:00] */
#define BCHP_SDS_DSEC_DSCMD_DSCMD_MASK                             0x000000ff
#define BCHP_SDS_DSEC_DSCMD_DSCMD_SHIFT                            0
#define BCHP_SDS_DSEC_DSCMD_DSCMD_DEFAULT                          0

/***************************************************************************
 *DSRPLY - DiSEqC Receive Data
 ***************************************************************************/
/* SDS_DSEC :: DSRPLY :: reserved0 [31:09] */
#define BCHP_SDS_DSEC_DSRPLY_reserved0_MASK                        0xfffffe00
#define BCHP_SDS_DSEC_DSRPLY_reserved0_SHIFT                       9

/* SDS_DSEC :: DSRPLY :: DSRPLY_PARITY [08:08] */
#define BCHP_SDS_DSEC_DSRPLY_DSRPLY_PARITY_MASK                    0x00000100
#define BCHP_SDS_DSEC_DSRPLY_DSRPLY_PARITY_SHIFT                   8
#define BCHP_SDS_DSEC_DSRPLY_DSRPLY_PARITY_DEFAULT                 0

/* SDS_DSEC :: DSRPLY :: DSRPLY [07:00] */
#define BCHP_SDS_DSEC_DSRPLY_DSRPLY_MASK                           0x000000ff
#define BCHP_SDS_DSEC_DSRPLY_DSRPLY_SHIFT                          0
#define BCHP_SDS_DSEC_DSRPLY_DSRPLY_DEFAULT                        0

/***************************************************************************
 *DSCMEMADR - DiSEqC FIR Filter Coefficient Memory Start Address
 ***************************************************************************/
/* SDS_DSEC :: DSCMEMADR :: reserved0 [31:05] */
#define BCHP_SDS_DSEC_DSCMEMADR_reserved0_MASK                     0xffffffe0
#define BCHP_SDS_DSEC_DSCMEMADR_reserved0_SHIFT                    5

/* SDS_DSEC :: DSCMEMADR :: CMEMADR [04:00] */
#define BCHP_SDS_DSEC_DSCMEMADR_CMEMADR_MASK                       0x0000001f
#define BCHP_SDS_DSEC_DSCMEMADR_CMEMADR_SHIFT                      0
#define BCHP_SDS_DSEC_DSCMEMADR_CMEMADR_DEFAULT                    0

/***************************************************************************
 *DSCMEMDAT - DiSEqC FIR Filter Coefficient Register
 ***************************************************************************/
/* SDS_DSEC :: DSCMEMDAT :: reserved0 [31:28] */
#define BCHP_SDS_DSEC_DSCMEMDAT_reserved0_MASK                     0xf0000000
#define BCHP_SDS_DSEC_DSCMEMDAT_reserved0_SHIFT                    28

/* SDS_DSEC :: DSCMEMDAT :: FIR_EVEN_TAP [27:16] */
#define BCHP_SDS_DSEC_DSCMEMDAT_FIR_EVEN_TAP_MASK                  0x0fff0000
#define BCHP_SDS_DSEC_DSCMEMDAT_FIR_EVEN_TAP_SHIFT                 16
#define BCHP_SDS_DSEC_DSCMEMDAT_FIR_EVEN_TAP_DEFAULT               0

/* SDS_DSEC :: DSCMEMDAT :: reserved1 [15:12] */
#define BCHP_SDS_DSEC_DSCMEMDAT_reserved1_MASK                     0x0000f000
#define BCHP_SDS_DSEC_DSCMEMDAT_reserved1_SHIFT                    12

/* SDS_DSEC :: DSCMEMDAT :: FIR_ODD_TAP [11:00] */
#define BCHP_SDS_DSEC_DSCMEMDAT_FIR_ODD_TAP_MASK                   0x00000fff
#define BCHP_SDS_DSEC_DSCMEMDAT_FIR_ODD_TAP_SHIFT                  0
#define BCHP_SDS_DSEC_DSCMEMDAT_FIR_ODD_TAP_DEFAULT                0

/***************************************************************************
 *DSFIRCTL - DiSEqC FIR Filter Control Register
 ***************************************************************************/
/* SDS_DSEC :: DSFIRCTL :: reserved0 [31:14] */
#define BCHP_SDS_DSEC_DSFIRCTL_reserved0_MASK                      0xffffc000
#define BCHP_SDS_DSEC_DSFIRCTL_reserved0_SHIFT                     14

/* SDS_DSEC :: DSFIRCTL :: FIR_TP_IN_SEL [13:13] */
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_TP_IN_SEL_MASK                  0x00002000
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_TP_IN_SEL_SHIFT                 13
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_TP_IN_SEL_DEFAULT               0

/* SDS_DSEC :: DSFIRCTL :: FIR_BYPASS [12:12] */
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_BYPASS_MASK                     0x00001000
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_BYPASS_SHIFT                    12
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_BYPASS_DEFAULT                  1

/* SDS_DSEC :: DSFIRCTL :: reserved_for_eco1 [11:10] */
#define BCHP_SDS_DSEC_DSFIRCTL_reserved_for_eco1_MASK              0x00000c00
#define BCHP_SDS_DSEC_DSFIRCTL_reserved_for_eco1_SHIFT             10
#define BCHP_SDS_DSEC_DSFIRCTL_reserved_for_eco1_DEFAULT           0

/* SDS_DSEC :: DSFIRCTL :: FIR_SFT [09:08] */
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_SFT_MASK                        0x00000300
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_SFT_SHIFT                       8
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_SFT_DEFAULT                     1

/* SDS_DSEC :: DSFIRCTL :: reserved_for_eco2 [07:07] */
#define BCHP_SDS_DSEC_DSFIRCTL_reserved_for_eco2_MASK              0x00000080
#define BCHP_SDS_DSEC_DSFIRCTL_reserved_for_eco2_SHIFT             7
#define BCHP_SDS_DSEC_DSFIRCTL_reserved_for_eco2_DEFAULT           0

/* SDS_DSEC :: DSFIRCTL :: FIR_TAPS [06:00] */
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_TAPS_MASK                       0x0000007f
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_TAPS_SHIFT                      0
#define BCHP_SDS_DSEC_DSFIRCTL_FIR_TAPS_DEFAULT                    88

/***************************************************************************
 *DS_MISC_CONTROL - DiSEqC Misc. Control
 ***************************************************************************/
/* SDS_DSEC :: DS_MISC_CONTROL :: selvtop_sel [31:31] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_selvtop_sel_MASK             0x80000000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_selvtop_sel_SHIFT            31
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_selvtop_sel_DEFAULT          0

/* SDS_DSEC :: DS_MISC_CONTROL :: reserved_for_eco0 [30:28] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_reserved_for_eco0_MASK       0x70000000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_reserved_for_eco0_SHIFT      28
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_reserved_for_eco0_DEFAULT    0

/* SDS_DSEC :: DS_MISC_CONTROL :: ds_dec_gain [27:26] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_dec_gain_MASK             0x0c000000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_dec_gain_SHIFT            26
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_dec_gain_DEFAULT          1

/* SDS_DSEC :: DS_MISC_CONTROL :: ds_hb2_sel [25:24] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_hb2_sel_MASK              0x03000000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_hb2_sel_SHIFT             24
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_hb2_sel_DEFAULT           2

/* SDS_DSEC :: DS_MISC_CONTROL :: reserved_for_eco1 [23:21] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_reserved_for_eco1_MASK       0x00e00000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_reserved_for_eco1_SHIFT      21
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_reserved_for_eco1_DEFAULT    0

/* SDS_DSEC :: DS_MISC_CONTROL :: ds_tpout_resample [20:20] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_tpout_resample_MASK       0x00100000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_tpout_resample_SHIFT      20
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_tpout_resample_DEFAULT    0

/* SDS_DSEC :: DS_MISC_CONTROL :: ds_adc_format_sel [19:19] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_adc_format_sel_MASK       0x00080000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_adc_format_sel_SHIFT      19
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_adc_format_sel_DEFAULT    1

/* SDS_DSEC :: DS_MISC_CONTROL :: ds_dac_format_sel [18:18] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_dac_format_sel_MASK       0x00040000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_dac_format_sel_SHIFT      18
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_ds_dac_format_sel_DEFAULT    1

/* SDS_DSEC :: DS_MISC_CONTROL :: TPOCLP [17:17] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_TPOCLP_MASK                  0x00020000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_TPOCLP_SHIFT                 17
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_TPOCLP_DEFAULT               0

/* SDS_DSEC :: DS_MISC_CONTROL :: TCLPEN [16:16] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_TCLPEN_MASK                  0x00010000
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_TCLPEN_SHIFT                 16
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_TCLPEN_DEFAULT               0

/* SDS_DSEC :: DS_MISC_CONTROL :: tone_sat_hi_thresh [15:08] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_tone_sat_hi_thresh_MASK      0x0000ff00
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_tone_sat_hi_thresh_SHIFT     8
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_tone_sat_hi_thresh_DEFAULT   127

/* SDS_DSEC :: DS_MISC_CONTROL :: tone_sat_lo_thresh [07:00] */
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_tone_sat_lo_thresh_MASK      0x000000ff
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_tone_sat_lo_thresh_SHIFT     0
#define BCHP_SDS_DSEC_DS_MISC_CONTROL_tone_sat_lo_thresh_DEFAULT   128

/***************************************************************************
 *DS_PARITY - DiSEqC Misc. Control
 ***************************************************************************/
/* SDS_DSEC :: DS_PARITY :: ds_parity [31:16] */
#define BCHP_SDS_DSEC_DS_PARITY_ds_parity_MASK                     0xffff0000
#define BCHP_SDS_DSEC_DS_PARITY_ds_parity_SHIFT                    16
#define BCHP_SDS_DSEC_DS_PARITY_ds_parity_DEFAULT                  0

/* SDS_DSEC :: DS_PARITY :: ds_parity_error [15:00] */
#define BCHP_SDS_DSEC_DS_PARITY_ds_parity_error_MASK               0x0000ffff
#define BCHP_SDS_DSEC_DS_PARITY_ds_parity_error_SHIFT              0
#define BCHP_SDS_DSEC_DS_PARITY_ds_parity_error_DEFAULT            0

/***************************************************************************
 *ADCTL - RX A/D Control.
 ***************************************************************************/
/* SDS_DSEC :: ADCTL :: reserved0 [31:28] */
#define BCHP_SDS_DSEC_ADCTL_reserved0_MASK                         0xf0000000
#define BCHP_SDS_DSEC_ADCTL_reserved0_SHIFT                        28

/* SDS_DSEC :: ADCTL :: diseqc_pgactrl [27:24] */
#define BCHP_SDS_DSEC_ADCTL_diseqc_pgactrl_MASK                    0x0f000000
#define BCHP_SDS_DSEC_ADCTL_diseqc_pgactrl_SHIFT                   24
#define BCHP_SDS_DSEC_ADCTL_diseqc_pgactrl_DEFAULT                 0

/* SDS_DSEC :: ADCTL :: reserved_for_eco1 [23:22] */
#define BCHP_SDS_DSEC_ADCTL_reserved_for_eco1_MASK                 0x00c00000
#define BCHP_SDS_DSEC_ADCTL_reserved_for_eco1_SHIFT                22
#define BCHP_SDS_DSEC_ADCTL_reserved_for_eco1_DEFAULT              0

/* SDS_DSEC :: ADCTL :: ctrl_diseqc [21:16] */
#define BCHP_SDS_DSEC_ADCTL_ctrl_diseqc_MASK                       0x003f0000
#define BCHP_SDS_DSEC_ADCTL_ctrl_diseqc_SHIFT                      16
#define BCHP_SDS_DSEC_ADCTL_ctrl_diseqc_DEFAULT                    43

/* SDS_DSEC :: ADCTL :: reserved2 [15:00] */
#define BCHP_SDS_DSEC_ADCTL_reserved2_MASK                         0x0000ffff
#define BCHP_SDS_DSEC_ADCTL_reserved2_SHIFT                        0

/***************************************************************************
 *Q15T - Quiet 15ms and auto control word timing
 ***************************************************************************/
/* SDS_DSEC :: Q15T :: Q15TIM [31:16] */
#define BCHP_SDS_DSEC_Q15T_Q15TIM_MASK                             0xffff0000
#define BCHP_SDS_DSEC_Q15T_Q15TIM_SHIFT                            16
#define BCHP_SDS_DSEC_Q15T_Q15TIM_DEFAULT                          15000

/* SDS_DSEC :: Q15T :: reserved0 [15:14] */
#define BCHP_SDS_DSEC_Q15T_reserved0_MASK                          0x0000c000
#define BCHP_SDS_DSEC_Q15T_reserved0_SHIFT                         14

/* SDS_DSEC :: Q15T :: ACWTIM [13:00] */
#define BCHP_SDS_DSEC_Q15T_ACWTIM_MASK                             0x00003fff
#define BCHP_SDS_DSEC_Q15T_ACWTIM_SHIFT                            0
#define BCHP_SDS_DSEC_Q15T_ACWTIM_DEFAULT                          8000

/***************************************************************************
 *TPWC - Tone absent timing, TX PWK period and one/zero on counts
 ***************************************************************************/
/* SDS_DSEC :: TPWC :: TABSTI [31:24] */
#define BCHP_SDS_DSEC_TPWC_TABSTI_MASK                             0xff000000
#define BCHP_SDS_DSEC_TPWC_TABSTI_SHIFT                            24
#define BCHP_SDS_DSEC_TPWC_TABSTI_DEFAULT                          100

/* SDS_DSEC :: TPWC :: reserved0 [23:22] */
#define BCHP_SDS_DSEC_TPWC_reserved0_MASK                          0x00c00000
#define BCHP_SDS_DSEC_TPWC_reserved0_SHIFT                         22

/* SDS_DSEC :: TPWC :: TXPWPC [21:16] */
#define BCHP_SDS_DSEC_TPWC_TXPWPC_MASK                             0x003f0000
#define BCHP_SDS_DSEC_TPWC_TXPWPC_SHIFT                            16
#define BCHP_SDS_DSEC_TPWC_TXPWPC_DEFAULT                          33

/* SDS_DSEC :: TPWC :: reserved1 [15:14] */
#define BCHP_SDS_DSEC_TPWC_reserved1_MASK                          0x0000c000
#define BCHP_SDS_DSEC_TPWC_reserved1_SHIFT                         14

/* SDS_DSEC :: TPWC :: TXPW1C [13:08] */
#define BCHP_SDS_DSEC_TPWC_TXPW1C_MASK                             0x00003f00
#define BCHP_SDS_DSEC_TPWC_TXPW1C_SHIFT                            8
#define BCHP_SDS_DSEC_TPWC_TXPW1C_DEFAULT                          10

/* SDS_DSEC :: TPWC :: reserved2 [07:06] */
#define BCHP_SDS_DSEC_TPWC_reserved2_MASK                          0x000000c0
#define BCHP_SDS_DSEC_TPWC_reserved2_SHIFT                         6

/* SDS_DSEC :: TPWC :: TXPW0C [05:00] */
#define BCHP_SDS_DSEC_TPWC_TXPW0C_MASK                             0x0000003f
#define BCHP_SDS_DSEC_TPWC_TXPW0C_SHIFT                            0
#define BCHP_SDS_DSEC_TPWC_TXPW0C_DEFAULT                          21

/***************************************************************************
 *RXBT - RX bit max/min timing
 ***************************************************************************/
/* SDS_DSEC :: RXBT :: reserved0 [31:28] */
#define BCHP_SDS_DSEC_RXBT_reserved0_MASK                          0xf0000000
#define BCHP_SDS_DSEC_RXBT_reserved0_SHIFT                         28

/* SDS_DSEC :: RXBT :: RXBMAT [27:16] */
#define BCHP_SDS_DSEC_RXBT_RXBMAT_MASK                             0x0fff0000
#define BCHP_SDS_DSEC_RXBT_RXBMAT_SHIFT                            16
#define BCHP_SDS_DSEC_RXBT_RXBMAT_DEFAULT                          2100

/* SDS_DSEC :: RXBT :: reserved1 [15:12] */
#define BCHP_SDS_DSEC_RXBT_reserved1_MASK                          0x0000f000
#define BCHP_SDS_DSEC_RXBT_reserved1_SHIFT                         12

/* SDS_DSEC :: RXBT :: RXBMIT [11:00] */
#define BCHP_SDS_DSEC_RXBT_RXBMIT_MASK                             0x00000fff
#define BCHP_SDS_DSEC_RXBT_RXBMIT_SHIFT                            0
#define BCHP_SDS_DSEC_RXBT_RXBMIT_DEFAULT                          900

/***************************************************************************
 *RXRT - RX max cycle and reply timing
 ***************************************************************************/
/* SDS_DSEC :: RXRT :: RXMCTI [31:24] */
#define BCHP_SDS_DSEC_RXRT_RXMCTI_MASK                             0xff000000
#define BCHP_SDS_DSEC_RXRT_RXMCTI_SHIFT                            24
#define BCHP_SDS_DSEC_RXRT_RXMCTI_DEFAULT                          60

/* SDS_DSEC :: RXRT :: reserved0 [23:20] */
#define BCHP_SDS_DSEC_RXRT_reserved0_MASK                          0x00f00000
#define BCHP_SDS_DSEC_RXRT_reserved0_SHIFT                         20

/* SDS_DSEC :: RXRT :: RXRTIM [19:00] */
#define BCHP_SDS_DSEC_RXRT_RXRTIM_MASK                             0x000fffff
#define BCHP_SDS_DSEC_RXRT_RXRTIM_SHIFT                            0
#define BCHP_SDS_DSEC_RXRT_RXRTIM_DEFAULT                          210000

/***************************************************************************
 *RBDT - RX low duty min and bit timing
 ***************************************************************************/
/* SDS_DSEC :: RBDT :: reserved0 [31:28] */
#define BCHP_SDS_DSEC_RBDT_reserved0_MASK                          0xf0000000
#define BCHP_SDS_DSEC_RBDT_reserved0_SHIFT                         28

/* SDS_DSEC :: RBDT :: RLDMIT [27:16] */
#define BCHP_SDS_DSEC_RBDT_RLDMIT_MASK                             0x0fff0000
#define BCHP_SDS_DSEC_RBDT_RLDMIT_SHIFT                            16
#define BCHP_SDS_DSEC_RBDT_RLDMIT_DEFAULT                          336

/* SDS_DSEC :: RBDT :: reserved1 [15:12] */
#define BCHP_SDS_DSEC_RBDT_reserved1_MASK                          0x0000f000
#define BCHP_SDS_DSEC_RBDT_reserved1_SHIFT                         12

/* SDS_DSEC :: RBDT :: RXBITT [11:00] */
#define BCHP_SDS_DSEC_RBDT_RXBITT_MASK                             0x00000fff
#define BCHP_SDS_DSEC_RBDT_RXBITT_SHIFT                            0
#define BCHP_SDS_DSEC_RBDT_RXBITT_DEFAULT                          720

/***************************************************************************
 *SLEW - Slew rate control and TOA to TOD timing
 ***************************************************************************/
/* SDS_DSEC :: SLEW :: VSLEWR1 [31:24] */
#define BCHP_SDS_DSEC_SLEW_VSLEWR1_MASK                            0xff000000
#define BCHP_SDS_DSEC_SLEW_VSLEWR1_SHIFT                           24
#define BCHP_SDS_DSEC_SLEW_VSLEWR1_DEFAULT                         6

/* SDS_DSEC :: SLEW :: VSLEWF1 [23:16] */
#define BCHP_SDS_DSEC_SLEW_VSLEWF1_MASK                            0x00ff0000
#define BCHP_SDS_DSEC_SLEW_VSLEWF1_SHIFT                           16
#define BCHP_SDS_DSEC_SLEW_VSLEWF1_DEFAULT                         6

/* SDS_DSEC :: SLEW :: reserved0 [15:11] */
#define BCHP_SDS_DSEC_SLEW_reserved0_MASK                          0x0000f800
#define BCHP_SDS_DSEC_SLEW_reserved0_SHIFT                         11

/* SDS_DSEC :: SLEW :: TOA2TODT [10:00] */
#define BCHP_SDS_DSEC_SLEW_TOA2TODT_MASK                           0x000007ff
#define BCHP_SDS_DSEC_SLEW_TOA2TODT_SHIFT                          0
#define BCHP_SDS_DSEC_SLEW_TOA2TODT_DEFAULT                        1250

/***************************************************************************
 *RERT - RX end reply timing and voltage top/bottom levels
 ***************************************************************************/
/* SDS_DSEC :: RERT :: RXERTI [31:16] */
#define BCHP_SDS_DSEC_RERT_RXERTI_MASK                             0xffff0000
#define BCHP_SDS_DSEC_RERT_RXERTI_SHIFT                            16
#define BCHP_SDS_DSEC_RERT_RXERTI_DEFAULT                          6000

/* SDS_DSEC :: RERT :: VTOP [15:08] */
#define BCHP_SDS_DSEC_RERT_VTOP_MASK                               0x0000ff00
#define BCHP_SDS_DSEC_RERT_VTOP_SHIFT                              8
#define BCHP_SDS_DSEC_RERT_VTOP_DEFAULT                            223

/* SDS_DSEC :: RERT :: VBOT [07:00] */
#define BCHP_SDS_DSEC_RERT_VBOT_MASK                               0x000000ff
#define BCHP_SDS_DSEC_RERT_VBOT_SHIFT                              0
#define BCHP_SDS_DSEC_RERT_VBOT_DEFAULT                            15

/***************************************************************************
 *DSCT - misc diseqc controls
 ***************************************************************************/
/* SDS_DSEC :: DSCT :: RXEDCTL [31:30] */
#define BCHP_SDS_DSEC_DSCT_RXEDCTL_MASK                            0xc0000000
#define BCHP_SDS_DSEC_DSCT_RXEDCTL_SHIFT                           30
#define BCHP_SDS_DSEC_DSCT_RXEDCTL_DEFAULT                         1

/* SDS_DSEC :: DSCT :: RXPNCTL [29:28] */
#define BCHP_SDS_DSEC_DSCT_RXPNCTL_MASK                            0x30000000
#define BCHP_SDS_DSEC_DSCT_RXPNCTL_SHIFT                           28
#define BCHP_SDS_DSEC_DSCT_RXPNCTL_DEFAULT                         0

/* SDS_DSEC :: DSCT :: FBITCHK [27:27] */
#define BCHP_SDS_DSEC_DSCT_FBITCHK_MASK                            0x08000000
#define BCHP_SDS_DSEC_DSCT_FBITCHK_SHIFT                           27
#define BCHP_SDS_DSEC_DSCT_FBITCHK_DEFAULT                         0

/* SDS_DSEC :: DSCT :: DSDGCN [26:24] */
#define BCHP_SDS_DSEC_DSCT_DSDGCN_MASK                             0x07000000
#define BCHP_SDS_DSEC_DSCT_DSDGCN_SHIFT                            24
#define BCHP_SDS_DSEC_DSCT_DSDGCN_DEFAULT                          7

/* SDS_DSEC :: DSCT :: reserved0 [23:23] */
#define BCHP_SDS_DSEC_DSCT_reserved0_MASK                          0x00800000
#define BCHP_SDS_DSEC_DSCT_reserved0_SHIFT                         23

/* SDS_DSEC :: DSCT :: DSINTSEL [22:22] */
#define BCHP_SDS_DSEC_DSCT_DSINTSEL_MASK                           0x00400000
#define BCHP_SDS_DSEC_DSCT_DSINTSEL_SHIFT                          22
#define BCHP_SDS_DSEC_DSCT_DSINTSEL_DEFAULT                        0

/* SDS_DSEC :: DSCT :: T22DGC [21:20] */
#define BCHP_SDS_DSEC_DSCT_T22DGC_MASK                             0x00300000
#define BCHP_SDS_DSEC_DSCT_T22DGC_SHIFT                            20
#define BCHP_SDS_DSEC_DSCT_T22DGC_DEFAULT                          1

/* SDS_DSEC :: DSCT :: RXSSEL [19:19] */
#define BCHP_SDS_DSEC_DSCT_RXSSEL_MASK                             0x00080000
#define BCHP_SDS_DSEC_DSCT_RXSSEL_SHIFT                            19
#define BCHP_SDS_DSEC_DSCT_RXSSEL_DEFAULT                          0

/* SDS_DSEC :: DSCT :: RXPACT [18:18] */
#define BCHP_SDS_DSEC_DSCT_RXPACT_MASK                             0x00040000
#define BCHP_SDS_DSEC_DSCT_RXPACT_SHIFT                            18
#define BCHP_SDS_DSEC_DSCT_RXPACT_DEFAULT                          0

/* SDS_DSEC :: DSCT :: TXSSEL [17:16] */
#define BCHP_SDS_DSEC_DSCT_TXSSEL_MASK                             0x00030000
#define BCHP_SDS_DSEC_DSCT_TXSSEL_SHIFT                            16
#define BCHP_SDS_DSEC_DSCT_TXSSEL_DEFAULT                          0

/* SDS_DSEC :: DSCT :: TXPACT [15:15] */
#define BCHP_SDS_DSEC_DSCT_TXPACT_MASK                             0x00008000
#define BCHP_SDS_DSEC_DSCT_TXPACT_SHIFT                            15
#define BCHP_SDS_DSEC_DSCT_TXPACT_DEFAULT                          0

/* SDS_DSEC :: DSCT :: TPMODE [14:12] */
#define BCHP_SDS_DSEC_DSCT_TPMODE_MASK                             0x00007000
#define BCHP_SDS_DSEC_DSCT_TPMODE_SHIFT                            12
#define BCHP_SDS_DSEC_DSCT_TPMODE_DEFAULT                          0

/* SDS_DSEC :: DSCT :: TSTMODE [11:11] */
#define BCHP_SDS_DSEC_DSCT_TSTMODE_MASK                            0x00000800
#define BCHP_SDS_DSEC_DSCT_TSTMODE_SHIFT                           11
#define BCHP_SDS_DSEC_DSCT_TSTMODE_DEFAULT                         0

/* SDS_DSEC :: DSCT :: reserved1 [10:02] */
#define BCHP_SDS_DSEC_DSCT_reserved1_MASK                          0x000007fc
#define BCHP_SDS_DSEC_DSCT_reserved1_SHIFT                         2

/* SDS_DSEC :: DSCT :: reserved_for_eco2 [01:00] */
#define BCHP_SDS_DSEC_DSCT_reserved_for_eco2_MASK                  0x00000003
#define BCHP_SDS_DSEC_DSCT_reserved_for_eco2_SHIFT                 0
#define BCHP_SDS_DSEC_DSCT_reserved_for_eco2_DEFAULT               0

/***************************************************************************
 *DTCT - voltage count and the TX frequency control word
 ***************************************************************************/
/* SDS_DSEC :: DTCT :: VCNT [31:24] */
#define BCHP_SDS_DSEC_DTCT_VCNT_MASK                               0xff000000
#define BCHP_SDS_DSEC_DTCT_VCNT_SHIFT                              24
#define BCHP_SDS_DSEC_DTCT_VCNT_DEFAULT                            26

/* SDS_DSEC :: DTCT :: FCW [23:00] */
#define BCHP_SDS_DSEC_DTCT_FCW_MASK                                0x00ffffff
#define BCHP_SDS_DSEC_DTCT_FCW_SHIFT                               0
#define BCHP_SDS_DSEC_DTCT_FCW_DEFAULT                             369098

/***************************************************************************
 *DDIO - diseqc general purpose I/O control
 ***************************************************************************/
/* SDS_DSEC :: DDIO :: TXENINV [31:31] */
#define BCHP_SDS_DSEC_DDIO_TXENINV_MASK                            0x80000000
#define BCHP_SDS_DSEC_DDIO_TXENINV_SHIFT                           31
#define BCHP_SDS_DSEC_DDIO_TXENINV_DEFAULT                         0

/* SDS_DSEC :: DDIO :: TXENSEL [30:28] */
#define BCHP_SDS_DSEC_DDIO_TXENSEL_MASK                            0x70000000
#define BCHP_SDS_DSEC_DDIO_TXENSEL_SHIFT                           28
#define BCHP_SDS_DSEC_DDIO_TXENSEL_DEFAULT                         2

/* SDS_DSEC :: DDIO :: VCTLINV [27:27] */
#define BCHP_SDS_DSEC_DDIO_VCTLINV_MASK                            0x08000000
#define BCHP_SDS_DSEC_DDIO_VCTLINV_SHIFT                           27
#define BCHP_SDS_DSEC_DDIO_VCTLINV_DEFAULT                         0

/* SDS_DSEC :: DDIO :: VCTLSEL [26:24] */
#define BCHP_SDS_DSEC_DDIO_VCTLSEL_MASK                            0x07000000
#define BCHP_SDS_DSEC_DDIO_VCTLSEL_SHIFT                           24
#define BCHP_SDS_DSEC_DDIO_VCTLSEL_DEFAULT                         5

/* SDS_DSEC :: DDIO :: TXOUTINV [23:23] */
#define BCHP_SDS_DSEC_DDIO_TXOUTINV_MASK                           0x00800000
#define BCHP_SDS_DSEC_DDIO_TXOUTINV_SHIFT                          23
#define BCHP_SDS_DSEC_DDIO_TXOUTINV_DEFAULT                        0

/* SDS_DSEC :: DDIO :: TXOUTSEL [22:20] */
#define BCHP_SDS_DSEC_DDIO_TXOUTSEL_MASK                           0x00700000
#define BCHP_SDS_DSEC_DDIO_TXOUTSEL_SHIFT                          20
#define BCHP_SDS_DSEC_DDIO_TXOUTSEL_DEFAULT                        1

/* SDS_DSEC :: DDIO :: RXDBGSEL [19:18] */
#define BCHP_SDS_DSEC_DDIO_RXDBGSEL_MASK                           0x000c0000
#define BCHP_SDS_DSEC_DDIO_RXDBGSEL_SHIFT                          18
#define BCHP_SDS_DSEC_DDIO_RXDBGSEL_DEFAULT                        0

/* SDS_DSEC :: DDIO :: MANUAL [17:17] */
#define BCHP_SDS_DSEC_DDIO_MANUAL_MASK                             0x00020000
#define BCHP_SDS_DSEC_DDIO_MANUAL_SHIFT                            17
#define BCHP_SDS_DSEC_DDIO_MANUAL_DEFAULT                          0

/* SDS_DSEC :: DDIO :: reserved_for_eco0 [16:08] */
#define BCHP_SDS_DSEC_DDIO_reserved_for_eco0_MASK                  0x0001ff00
#define BCHP_SDS_DSEC_DDIO_reserved_for_eco0_SHIFT                 8
#define BCHP_SDS_DSEC_DDIO_reserved_for_eco0_DEFAULT               0

/* SDS_DSEC :: DDIO :: POSRXINV [07:07] */
#define BCHP_SDS_DSEC_DDIO_POSRXINV_MASK                           0x00000080
#define BCHP_SDS_DSEC_DDIO_POSRXINV_SHIFT                          7
#define BCHP_SDS_DSEC_DDIO_POSRXINV_DEFAULT                        0

/* SDS_DSEC :: DDIO :: POSRXSEL [06:04] */
#define BCHP_SDS_DSEC_DDIO_POSRXSEL_MASK                           0x00000070
#define BCHP_SDS_DSEC_DDIO_POSRXSEL_SHIFT                          4
#define BCHP_SDS_DSEC_DDIO_POSRXSEL_DEFAULT                        0

/* SDS_DSEC :: DDIO :: ISENSEINV [03:03] */
#define BCHP_SDS_DSEC_DDIO_ISENSEINV_MASK                          0x00000008
#define BCHP_SDS_DSEC_DDIO_ISENSEINV_SHIFT                         3
#define BCHP_SDS_DSEC_DDIO_ISENSEINV_DEFAULT                       0

/* SDS_DSEC :: DDIO :: ISENSESEL [02:00] */
#define BCHP_SDS_DSEC_DDIO_ISENSESEL_MASK                          0x00000007
#define BCHP_SDS_DSEC_DDIO_ISENSESEL_SHIFT                         0
#define BCHP_SDS_DSEC_DDIO_ISENSESEL_DEFAULT                       0

/***************************************************************************
 *RTDC1 - RX clip thresholds and testport control
 ***************************************************************************/
/* SDS_DSEC :: RTDC1 :: clip_hi_thresh [31:24] */
#define BCHP_SDS_DSEC_RTDC1_clip_hi_thresh_MASK                    0xff000000
#define BCHP_SDS_DSEC_RTDC1_clip_hi_thresh_SHIFT                   24
#define BCHP_SDS_DSEC_RTDC1_clip_hi_thresh_DEFAULT                 127

/* SDS_DSEC :: RTDC1 :: clip_lo_thresh [23:16] */
#define BCHP_SDS_DSEC_RTDC1_clip_lo_thresh_MASK                    0x00ff0000
#define BCHP_SDS_DSEC_RTDC1_clip_lo_thresh_SHIFT                   16
#define BCHP_SDS_DSEC_RTDC1_clip_lo_thresh_DEFAULT                 129

/* SDS_DSEC :: RTDC1 :: adc_byp [15:15] */
#define BCHP_SDS_DSEC_RTDC1_adc_byp_MASK                           0x00008000
#define BCHP_SDS_DSEC_RTDC1_adc_byp_SHIFT                          15
#define BCHP_SDS_DSEC_RTDC1_adc_byp_DEFAULT                        0

/* SDS_DSEC :: RTDC1 :: reserved_for_eco0 [14:13] */
#define BCHP_SDS_DSEC_RTDC1_reserved_for_eco0_MASK                 0x00006000
#define BCHP_SDS_DSEC_RTDC1_reserved_for_eco0_SHIFT                13
#define BCHP_SDS_DSEC_RTDC1_reserved_for_eco0_DEFAULT              0

/* SDS_DSEC :: RTDC1 :: tp_out_sel [12:08] */
#define BCHP_SDS_DSEC_RTDC1_tp_out_sel_MASK                        0x00001f00
#define BCHP_SDS_DSEC_RTDC1_tp_out_sel_SHIFT                       8
#define BCHP_SDS_DSEC_RTDC1_tp_out_sel_DEFAULT                     0

/* SDS_DSEC :: RTDC1 :: reserved1 [07:00] */
#define BCHP_SDS_DSEC_RTDC1_reserved1_MASK                         0x000000ff
#define BCHP_SDS_DSEC_RTDC1_reserved1_SHIFT                        0

/***************************************************************************
 *RTDC2 - RX noise integration control
 ***************************************************************************/
/* SDS_DSEC :: RTDC2 :: noise_intg_data [31:16] */
#define BCHP_SDS_DSEC_RTDC2_noise_intg_data_MASK                   0xffff0000
#define BCHP_SDS_DSEC_RTDC2_noise_intg_data_SHIFT                  16
#define BCHP_SDS_DSEC_RTDC2_noise_intg_data_DEFAULT                0

/* SDS_DSEC :: RTDC2 :: reserved0 [15:11] */
#define BCHP_SDS_DSEC_RTDC2_reserved0_MASK                         0x0000f800
#define BCHP_SDS_DSEC_RTDC2_reserved0_SHIFT                        11

/* SDS_DSEC :: RTDC2 :: noise_lpf_alpha [10:08] */
#define BCHP_SDS_DSEC_RTDC2_noise_lpf_alpha_MASK                   0x00000700
#define BCHP_SDS_DSEC_RTDC2_noise_lpf_alpha_SHIFT                  8
#define BCHP_SDS_DSEC_RTDC2_noise_lpf_alpha_DEFAULT                3

/* SDS_DSEC :: RTDC2 :: reserved1 [07:04] */
#define BCHP_SDS_DSEC_RTDC2_reserved1_MASK                         0x000000f0
#define BCHP_SDS_DSEC_RTDC2_reserved1_SHIFT                        4

/* SDS_DSEC :: RTDC2 :: min_noise_int [03:00] */
#define BCHP_SDS_DSEC_RTDC2_min_noise_int_MASK                     0x0000000f
#define BCHP_SDS_DSEC_RTDC2_min_noise_int_SHIFT                    0
#define BCHP_SDS_DSEC_RTDC2_min_noise_int_DEFAULT                  2

/***************************************************************************
 *TCTL - TOA/TOD control
 ***************************************************************************/
/* SDS_DSEC :: TCTL :: toa_conf_timeout [31:24] */
#define BCHP_SDS_DSEC_TCTL_toa_conf_timeout_MASK                   0xff000000
#define BCHP_SDS_DSEC_TCTL_toa_conf_timeout_SHIFT                  24
#define BCHP_SDS_DSEC_TCTL_toa_conf_timeout_DEFAULT                0

/* SDS_DSEC :: TCTL :: first_bit_chk_en [23:23] */
#define BCHP_SDS_DSEC_TCTL_first_bit_chk_en_MASK                   0x00800000
#define BCHP_SDS_DSEC_TCTL_first_bit_chk_en_SHIFT                  23
#define BCHP_SDS_DSEC_TCTL_first_bit_chk_en_DEFAULT                1

/* SDS_DSEC :: TCTL :: second_bit_chk_en [22:22] */
#define BCHP_SDS_DSEC_TCTL_second_bit_chk_en_MASK                  0x00400000
#define BCHP_SDS_DSEC_TCTL_second_bit_chk_en_SHIFT                 22
#define BCHP_SDS_DSEC_TCTL_second_bit_chk_en_DEFAULT               1

/* SDS_DSEC :: TCTL :: freq_det_en [21:21] */
#define BCHP_SDS_DSEC_TCTL_freq_det_en_MASK                        0x00200000
#define BCHP_SDS_DSEC_TCTL_freq_det_en_SHIFT                       21
#define BCHP_SDS_DSEC_TCTL_freq_det_en_DEFAULT                     0

/* SDS_DSEC :: TCTL :: peak_search_start [20:20] */
#define BCHP_SDS_DSEC_TCTL_peak_search_start_MASK                  0x00100000
#define BCHP_SDS_DSEC_TCTL_peak_search_start_SHIFT                 20
#define BCHP_SDS_DSEC_TCTL_peak_search_start_DEFAULT               1

/* SDS_DSEC :: TCTL :: tod_conf_timer [19:16] */
#define BCHP_SDS_DSEC_TCTL_tod_conf_timer_MASK                     0x000f0000
#define BCHP_SDS_DSEC_TCTL_tod_conf_timer_SHIFT                    16
#define BCHP_SDS_DSEC_TCTL_tod_conf_timer_DEFAULT                  4

/* SDS_DSEC :: TCTL :: cic1_dly [15:12] */
#define BCHP_SDS_DSEC_TCTL_cic1_dly_MASK                           0x0000f000
#define BCHP_SDS_DSEC_TCTL_cic1_dly_SHIFT                          12
#define BCHP_SDS_DSEC_TCTL_cic1_dly_DEFAULT                        0

/* SDS_DSEC :: TCTL :: RXFAFU_4 [11:11] */
#define BCHP_SDS_DSEC_TCTL_RXFAFU_4_MASK                           0x00000800
#define BCHP_SDS_DSEC_TCTL_RXFAFU_4_SHIFT                          11
#define BCHP_SDS_DSEC_TCTL_RXFAFU_4_DEFAULT                        0

/* SDS_DSEC :: TCTL :: TXFAEM_4 [10:10] */
#define BCHP_SDS_DSEC_TCTL_TXFAEM_4_MASK                           0x00000400
#define BCHP_SDS_DSEC_TCTL_TXFAEM_4_SHIFT                          10
#define BCHP_SDS_DSEC_TCTL_TXFAEM_4_DEFAULT                        0

/* SDS_DSEC :: TCTL :: toa_conf_dly_sel [09:05] */
#define BCHP_SDS_DSEC_TCTL_toa_conf_dly_sel_MASK                   0x000003e0
#define BCHP_SDS_DSEC_TCTL_toa_conf_dly_sel_SHIFT                  5
#define BCHP_SDS_DSEC_TCTL_toa_conf_dly_sel_DEFAULT                0

/* SDS_DSEC :: TCTL :: tod_conf_dly_sel [04:00] */
#define BCHP_SDS_DSEC_TCTL_tod_conf_dly_sel_MASK                   0x0000001f
#define BCHP_SDS_DSEC_TCTL_tod_conf_dly_sel_SHIFT                  0
#define BCHP_SDS_DSEC_TCTL_tod_conf_dly_sel_DEFAULT                16

/***************************************************************************
 *CICC - CIC length
 ***************************************************************************/
/* SDS_DSEC :: CICC :: reserved0 [31:30] */
#define BCHP_SDS_DSEC_CICC_reserved0_MASK                          0xc0000000
#define BCHP_SDS_DSEC_CICC_reserved0_SHIFT                         30

/* SDS_DSEC :: CICC :: cic1_m [29:24] */
#define BCHP_SDS_DSEC_CICC_cic1_m_MASK                             0x3f000000
#define BCHP_SDS_DSEC_CICC_cic1_m_SHIFT                            24
#define BCHP_SDS_DSEC_CICC_cic1_m_DEFAULT                          3

/* SDS_DSEC :: CICC :: reserved1 [23:22] */
#define BCHP_SDS_DSEC_CICC_reserved1_MASK                          0x00c00000
#define BCHP_SDS_DSEC_CICC_reserved1_SHIFT                         22

/* SDS_DSEC :: CICC :: cic2_m [21:16] */
#define BCHP_SDS_DSEC_CICC_cic2_m_MASK                             0x003f0000
#define BCHP_SDS_DSEC_CICC_cic2_m_SHIFT                            16
#define BCHP_SDS_DSEC_CICC_cic2_m_DEFAULT                          31

/* SDS_DSEC :: CICC :: reserved2 [15:15] */
#define BCHP_SDS_DSEC_CICC_reserved2_MASK                          0x00008000
#define BCHP_SDS_DSEC_CICC_reserved2_SHIFT                         15

/* SDS_DSEC :: CICC :: diff_lpf_alpha [14:12] */
#define BCHP_SDS_DSEC_CICC_diff_lpf_alpha_MASK                     0x00007000
#define BCHP_SDS_DSEC_CICC_diff_lpf_alpha_SHIFT                    12
#define BCHP_SDS_DSEC_CICC_diff_lpf_alpha_DEFAULT                  3

/* SDS_DSEC :: CICC :: reserved3 [11:10] */
#define BCHP_SDS_DSEC_CICC_reserved3_MASK                          0x00000c00
#define BCHP_SDS_DSEC_CICC_reserved3_SHIFT                         10

/* SDS_DSEC :: CICC :: max_thresh_ctl [09:08] */
#define BCHP_SDS_DSEC_CICC_max_thresh_ctl_MASK                     0x00000300
#define BCHP_SDS_DSEC_CICC_max_thresh_ctl_SHIFT                    8
#define BCHP_SDS_DSEC_CICC_max_thresh_ctl_DEFAULT                  0

/* SDS_DSEC :: CICC :: max_signal [07:00] */
#define BCHP_SDS_DSEC_CICC_max_signal_MASK                         0x000000ff
#define BCHP_SDS_DSEC_CICC_max_signal_SHIFT                        0
#define BCHP_SDS_DSEC_CICC_max_signal_DEFAULT                      0

/***************************************************************************
 *FCIC - CIC1 threshold and majority vote control
 ***************************************************************************/
/* SDS_DSEC :: FCIC :: thresh_cic1 [31:24] */
#define BCHP_SDS_DSEC_FCIC_thresh_cic1_MASK                        0xff000000
#define BCHP_SDS_DSEC_FCIC_thresh_cic1_SHIFT                       24
#define BCHP_SDS_DSEC_FCIC_thresh_cic1_DEFAULT                     1

/* SDS_DSEC :: FCIC :: min_thresh_cic1 [23:16] */
#define BCHP_SDS_DSEC_FCIC_min_thresh_cic1_MASK                    0x00ff0000
#define BCHP_SDS_DSEC_FCIC_min_thresh_cic1_SHIFT                   16
#define BCHP_SDS_DSEC_FCIC_min_thresh_cic1_DEFAULT                 12

/* SDS_DSEC :: FCIC :: reserved0 [15:13] */
#define BCHP_SDS_DSEC_FCIC_reserved0_MASK                          0x0000e000
#define BCHP_SDS_DSEC_FCIC_reserved0_SHIFT                         13

/* SDS_DSEC :: FCIC :: m1_maj_vote [12:08] */
#define BCHP_SDS_DSEC_FCIC_m1_maj_vote_MASK                        0x00001f00
#define BCHP_SDS_DSEC_FCIC_m1_maj_vote_SHIFT                       8
#define BCHP_SDS_DSEC_FCIC_m1_maj_vote_DEFAULT                     15

/* SDS_DSEC :: FCIC :: reserved1 [07:05] */
#define BCHP_SDS_DSEC_FCIC_reserved1_MASK                          0x000000e0
#define BCHP_SDS_DSEC_FCIC_reserved1_SHIFT                         5

/* SDS_DSEC :: FCIC :: n1_maj_vote [04:00] */
#define BCHP_SDS_DSEC_FCIC_n1_maj_vote_MASK                        0x0000001f
#define BCHP_SDS_DSEC_FCIC_n1_maj_vote_SHIFT                       0
#define BCHP_SDS_DSEC_FCIC_n1_maj_vote_DEFAULT                     31

/***************************************************************************
 *SCIC - CIC2 threshold and majority vote control
 ***************************************************************************/
/* SDS_DSEC :: SCIC :: thresh_cic2 [31:24] */
#define BCHP_SDS_DSEC_SCIC_thresh_cic2_MASK                        0xff000000
#define BCHP_SDS_DSEC_SCIC_thresh_cic2_SHIFT                       24
#define BCHP_SDS_DSEC_SCIC_thresh_cic2_DEFAULT                     1

/* SDS_DSEC :: SCIC :: min_thresh_cic2 [23:16] */
#define BCHP_SDS_DSEC_SCIC_min_thresh_cic2_MASK                    0x00ff0000
#define BCHP_SDS_DSEC_SCIC_min_thresh_cic2_SHIFT                   16
#define BCHP_SDS_DSEC_SCIC_min_thresh_cic2_DEFAULT                 12

/* SDS_DSEC :: SCIC :: reserved0 [15:13] */
#define BCHP_SDS_DSEC_SCIC_reserved0_MASK                          0x0000e000
#define BCHP_SDS_DSEC_SCIC_reserved0_SHIFT                         13

/* SDS_DSEC :: SCIC :: m2_maj_vote [12:08] */
#define BCHP_SDS_DSEC_SCIC_m2_maj_vote_MASK                        0x00001f00
#define BCHP_SDS_DSEC_SCIC_m2_maj_vote_SHIFT                       8
#define BCHP_SDS_DSEC_SCIC_m2_maj_vote_DEFAULT                     15

/* SDS_DSEC :: SCIC :: reserved1 [07:05] */
#define BCHP_SDS_DSEC_SCIC_reserved1_MASK                          0x000000e0
#define BCHP_SDS_DSEC_SCIC_reserved1_SHIFT                         5

/* SDS_DSEC :: SCIC :: n2_maj_vote [04:00] */
#define BCHP_SDS_DSEC_SCIC_n2_maj_vote_MASK                        0x0000001f
#define BCHP_SDS_DSEC_SCIC_n2_maj_vote_SHIFT                       0
#define BCHP_SDS_DSEC_SCIC_n2_maj_vote_DEFAULT                     31

/***************************************************************************
 *TSTM - TOA/TOD or testport status
 ***************************************************************************/
/* SDS_DSEC :: TSTM :: rx_status_msbs [31:16] */
#define BCHP_SDS_DSEC_TSTM_rx_status_msbs_MASK                     0xffff0000
#define BCHP_SDS_DSEC_TSTM_rx_status_msbs_SHIFT                    16
#define BCHP_SDS_DSEC_TSTM_rx_status_msbs_DEFAULT                  0

/* SDS_DSEC :: TSTM :: rx_status_lsbs [15:00] */
#define BCHP_SDS_DSEC_TSTM_rx_status_lsbs_MASK                     0x0000ffff
#define BCHP_SDS_DSEC_TSTM_rx_status_lsbs_SHIFT                    0
#define BCHP_SDS_DSEC_TSTM_rx_status_lsbs_DEFAULT                  0

/***************************************************************************
 *DST1 - diseqc status 1
 ***************************************************************************/
/* SDS_DSEC :: DST1 :: DSSMCS [31:29] */
#define BCHP_SDS_DSEC_DST1_DSSMCS_MASK                             0xe0000000
#define BCHP_SDS_DSEC_DST1_DSSMCS_SHIFT                            29
#define BCHP_SDS_DSEC_DST1_DSSMCS_DEFAULT                          0

/* SDS_DSEC :: DST1 :: CWDONE [28:28] */
#define BCHP_SDS_DSEC_DST1_CWDONE_MASK                             0x10000000
#define BCHP_SDS_DSEC_DST1_CWDONE_SHIFT                            28
#define BCHP_SDS_DSEC_DST1_CWDONE_DEFAULT                          0

/* SDS_DSEC :: DST1 :: RXDONE [27:27] */
#define BCHP_SDS_DSEC_DST1_RXDONE_MASK                             0x08000000
#define BCHP_SDS_DSEC_DST1_RXDONE_SHIFT                            27
#define BCHP_SDS_DSEC_DST1_RXDONE_DEFAULT                          0

/* SDS_DSEC :: DST1 :: TXDONE [26:26] */
#define BCHP_SDS_DSEC_DST1_TXDONE_MASK                             0x04000000
#define BCHP_SDS_DSEC_DST1_TXDONE_SHIFT                            26
#define BCHP_SDS_DSEC_DST1_TXDONE_DEFAULT                          0

/* SDS_DSEC :: DST1 :: DSDONE [25:25] */
#define BCHP_SDS_DSEC_DST1_DSDONE_MASK                             0x02000000
#define BCHP_SDS_DSEC_DST1_DSDONE_SHIFT                            25
#define BCHP_SDS_DSEC_DST1_DSDONE_DEFAULT                          0

/* SDS_DSEC :: DST1 :: DSERR [24:24] */
#define BCHP_SDS_DSEC_DST1_DSERR_MASK                              0x01000000
#define BCHP_SDS_DSEC_DST1_DSERR_SHIFT                             24
#define BCHP_SDS_DSEC_DST1_DSERR_DEFAULT                           0

/* SDS_DSEC :: DST1 :: RXBCNT [23:19] */
#define BCHP_SDS_DSEC_DST1_RXBCNT_MASK                             0x00f80000
#define BCHP_SDS_DSEC_DST1_RXBCNT_SHIFT                            19
#define BCHP_SDS_DSEC_DST1_RXBCNT_DEFAULT                          0

/* SDS_DSEC :: DST1 :: TXSCNT [18:14] */
#define BCHP_SDS_DSEC_DST1_TXSCNT_MASK                             0x0007c000
#define BCHP_SDS_DSEC_DST1_TXSCNT_SHIFT                            14
#define BCHP_SDS_DSEC_DST1_TXSCNT_DEFAULT                          4

/* SDS_DSEC :: DST1 :: RXERTO [13:13] */
#define BCHP_SDS_DSEC_DST1_RXERTO_MASK                             0x00002000
#define BCHP_SDS_DSEC_DST1_RXERTO_SHIFT                            13
#define BCHP_SDS_DSEC_DST1_RXERTO_DEFAULT                          0

/* SDS_DSEC :: DST1 :: RXOF [12:12] */
#define BCHP_SDS_DSEC_DST1_RXOF_MASK                               0x00001000
#define BCHP_SDS_DSEC_DST1_RXOF_SHIFT                              12
#define BCHP_SDS_DSEC_DST1_RXOF_DEFAULT                            0

/* SDS_DSEC :: DST1 :: RXRPTO [11:11] */
#define BCHP_SDS_DSEC_DST1_RXRPTO_MASK                             0x00000800
#define BCHP_SDS_DSEC_DST1_RXRPTO_SHIFT                            11
#define BCHP_SDS_DSEC_DST1_RXRPTO_DEFAULT                          0

/* SDS_DSEC :: DST1 :: RXPARE [10:10] */
#define BCHP_SDS_DSEC_DST1_RXPARE_MASK                             0x00000400
#define BCHP_SDS_DSEC_DST1_RXPARE_SHIFT                            10
#define BCHP_SDS_DSEC_DST1_RXPARE_DEFAULT                          0

/* SDS_DSEC :: DST1 :: RPLYTI [09:00] */
#define BCHP_SDS_DSEC_DST1_RPLYTI_MASK                             0x000003ff
#define BCHP_SDS_DSEC_DST1_RPLYTI_SHIFT                            0
#define BCHP_SDS_DSEC_DST1_RPLYTI_DEFAULT                          0

/***************************************************************************
 *DST2 - diseqc status 2
 ***************************************************************************/
/* SDS_DSEC :: DST2 :: RXPAR [31:16] */
#define BCHP_SDS_DSEC_DST2_RXPAR_MASK                              0xffff0000
#define BCHP_SDS_DSEC_DST2_RXPAR_SHIFT                             16
#define BCHP_SDS_DSEC_DST2_RXPAR_DEFAULT                           0

/* SDS_DSEC :: DST2 :: INCOMP_BYT_ERR [15:15] */
#define BCHP_SDS_DSEC_DST2_INCOMP_BYT_ERR_MASK                     0x00008000
#define BCHP_SDS_DSEC_DST2_INCOMP_BYT_ERR_SHIFT                    15
#define BCHP_SDS_DSEC_DST2_INCOMP_BYT_ERR_DEFAULT                  0

/* SDS_DSEC :: DST2 :: FREQ_MODE [14:12] */
#define BCHP_SDS_DSEC_DST2_FREQ_MODE_MASK                          0x00007000
#define BCHP_SDS_DSEC_DST2_FREQ_MODE_SHIFT                         12
#define BCHP_SDS_DSEC_DST2_FREQ_MODE_DEFAULT                       0

/* SDS_DSEC :: DST2 :: RXEBOF [11:11] */
#define BCHP_SDS_DSEC_DST2_RXEBOF_MASK                             0x00000800
#define BCHP_SDS_DSEC_DST2_RXEBOF_SHIFT                            11
#define BCHP_SDS_DSEC_DST2_RXEBOF_DEFAULT                          0

/* SDS_DSEC :: DST2 :: RXEBCE [10:10] */
#define BCHP_SDS_DSEC_DST2_RXEBCE_MASK                             0x00000400
#define BCHP_SDS_DSEC_DST2_RXEBCE_SHIFT                            10
#define BCHP_SDS_DSEC_DST2_RXEBCE_DEFAULT                          0

/* SDS_DSEC :: DST2 :: EXT_RX_OUT [09:09] */
#define BCHP_SDS_DSEC_DST2_EXT_RX_OUT_MASK                         0x00000200
#define BCHP_SDS_DSEC_DST2_EXT_RX_OUT_SHIFT                        9
#define BCHP_SDS_DSEC_DST2_EXT_RX_OUT_DEFAULT                      0

/* SDS_DSEC :: DST2 :: INT_POS_RX_IN [08:08] */
#define BCHP_SDS_DSEC_DST2_INT_POS_RX_IN_MASK                      0x00000100
#define BCHP_SDS_DSEC_DST2_INT_POS_RX_IN_SHIFT                     8
#define BCHP_SDS_DSEC_DST2_INT_POS_RX_IN_DEFAULT                   0

/* SDS_DSEC :: DST2 :: INT_NEG_RX_IN [07:07] */
#define BCHP_SDS_DSEC_DST2_INT_NEG_RX_IN_MASK                      0x00000080
#define BCHP_SDS_DSEC_DST2_INT_NEG_RX_IN_SHIFT                     7
#define BCHP_SDS_DSEC_DST2_INT_NEG_RX_IN_DEFAULT                   0

/* SDS_DSEC :: DST2 :: EXT_RX_IN [06:06] */
#define BCHP_SDS_DSEC_DST2_EXT_RX_IN_MASK                          0x00000040
#define BCHP_SDS_DSEC_DST2_EXT_RX_IN_SHIFT                         6
#define BCHP_SDS_DSEC_DST2_EXT_RX_IN_DEFAULT                       0

/* SDS_DSEC :: DST2 :: RX_IN [05:05] */
#define BCHP_SDS_DSEC_DST2_RX_IN_MASK                              0x00000020
#define BCHP_SDS_DSEC_DST2_RX_IN_SHIFT                             5
#define BCHP_SDS_DSEC_DST2_RX_IN_DEFAULT                           0

/* SDS_DSEC :: DST2 :: reserved0 [04:04] */
#define BCHP_SDS_DSEC_DST2_reserved0_MASK                          0x00000010
#define BCHP_SDS_DSEC_DST2_reserved0_SHIFT                         4

/* SDS_DSEC :: DST2 :: TDSTAT3 [03:03] */
#define BCHP_SDS_DSEC_DST2_TDSTAT3_MASK                            0x00000008
#define BCHP_SDS_DSEC_DST2_TDSTAT3_SHIFT                           3
#define BCHP_SDS_DSEC_DST2_TDSTAT3_DEFAULT                         0

/* SDS_DSEC :: DST2 :: TDSTAT2 [02:02] */
#define BCHP_SDS_DSEC_DST2_TDSTAT2_MASK                            0x00000004
#define BCHP_SDS_DSEC_DST2_TDSTAT2_SHIFT                           2
#define BCHP_SDS_DSEC_DST2_TDSTAT2_DEFAULT                         0

/* SDS_DSEC :: DST2 :: TDSTAT1 [01:01] */
#define BCHP_SDS_DSEC_DST2_TDSTAT1_MASK                            0x00000002
#define BCHP_SDS_DSEC_DST2_TDSTAT1_SHIFT                           1
#define BCHP_SDS_DSEC_DST2_TDSTAT1_DEFAULT                         0

/* SDS_DSEC :: DST2 :: TDSTAT0 [00:00] */
#define BCHP_SDS_DSEC_DST2_TDSTAT0_MASK                            0x00000001
#define BCHP_SDS_DSEC_DST2_TDSTAT0_SHIFT                           0
#define BCHP_SDS_DSEC_DST2_TDSTAT0_DEFAULT                         0

/***************************************************************************
 *DS_SAR_THRSH - DiSEqC SAR Status Thresh Control
 ***************************************************************************/
/* SDS_DSEC :: DS_SAR_THRSH :: reserved0 [31:24] */
#define BCHP_SDS_DSEC_DS_SAR_THRSH_reserved0_MASK                  0xff000000
#define BCHP_SDS_DSEC_DS_SAR_THRSH_reserved0_SHIFT                 24

/* SDS_DSEC :: DS_SAR_THRSH :: reserved_for_eco1 [23:17] */
#define BCHP_SDS_DSEC_DS_SAR_THRSH_reserved_for_eco1_MASK          0x00fe0000
#define BCHP_SDS_DSEC_DS_SAR_THRSH_reserved_for_eco1_SHIFT         17
#define BCHP_SDS_DSEC_DS_SAR_THRSH_reserved_for_eco1_DEFAULT       0

/* SDS_DSEC :: DS_SAR_THRSH :: hi_lo_stat_en [16:16] */
#define BCHP_SDS_DSEC_DS_SAR_THRSH_hi_lo_stat_en_MASK              0x00010000
#define BCHP_SDS_DSEC_DS_SAR_THRSH_hi_lo_stat_en_SHIFT             16
#define BCHP_SDS_DSEC_DS_SAR_THRSH_hi_lo_stat_en_DEFAULT           0

/* SDS_DSEC :: DS_SAR_THRSH :: hi_thrsh [15:08] */
#define BCHP_SDS_DSEC_DS_SAR_THRSH_hi_thrsh_MASK                   0x0000ff00
#define BCHP_SDS_DSEC_DS_SAR_THRSH_hi_thrsh_SHIFT                  8
#define BCHP_SDS_DSEC_DS_SAR_THRSH_hi_thrsh_DEFAULT                127

/* SDS_DSEC :: DS_SAR_THRSH :: lo_thrsh [07:00] */
#define BCHP_SDS_DSEC_DS_SAR_THRSH_lo_thrsh_MASK                   0x000000ff
#define BCHP_SDS_DSEC_DS_SAR_THRSH_lo_thrsh_SHIFT                  0
#define BCHP_SDS_DSEC_DS_SAR_THRSH_lo_thrsh_DEFAULT                129

/***************************************************************************
 *DS_SAR_DATA_OUT - DiSEqC SAR Data Output
 ***************************************************************************/
/* SDS_DSEC :: DS_SAR_DATA_OUT :: reserved0 [31:26] */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_reserved0_MASK               0xfc000000
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_reserved0_SHIFT              26

/* SDS_DSEC :: DS_SAR_DATA_OUT :: hi_thrsh_crossed [25:25] */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_hi_thrsh_crossed_MASK        0x02000000
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_hi_thrsh_crossed_SHIFT       25

/* SDS_DSEC :: DS_SAR_DATA_OUT :: lo_thrsh_crossed [24:24] */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_lo_thrsh_crossed_MASK        0x01000000
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_lo_thrsh_crossed_SHIFT       24

/* SDS_DSEC :: DS_SAR_DATA_OUT :: max_out [23:16] */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_max_out_MASK                 0x00ff0000
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_max_out_SHIFT                16

/* SDS_DSEC :: DS_SAR_DATA_OUT :: min_out [15:08] */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_min_out_MASK                 0x0000ff00
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_min_out_SHIFT                8

/* SDS_DSEC :: DS_SAR_DATA_OUT :: adc_out [07:00] */
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_adc_out_MASK                 0x000000ff
#define BCHP_SDS_DSEC_DS_SAR_DATA_OUT_adc_out_SHIFT                0

/***************************************************************************
 *DS_SAR_DC_OFFSET - DiSEqC SAR DC Offset Calibration
 ***************************************************************************/
/* SDS_DSEC :: DS_SAR_DC_OFFSET :: reserved0 [31:16] */
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_reserved0_MASK              0xffff0000
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_reserved0_SHIFT             16

/* SDS_DSEC :: DS_SAR_DC_OFFSET :: reserved_for_eco1 [15:08] */
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_reserved_for_eco1_MASK      0x0000ff00
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_reserved_for_eco1_SHIFT     8
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_reserved_for_eco1_DEFAULT   0

/* SDS_DSEC :: DS_SAR_DC_OFFSET :: sar_dc_offset [07:00] */
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_sar_dc_offset_MASK          0x000000ff
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_sar_dc_offset_SHIFT         0
#define BCHP_SDS_DSEC_DS_SAR_DC_OFFSET_sar_dc_offset_DEFAULT       0

/***************************************************************************
 *DS_SAR_LPF_INT - DiSEqC SAR Low-pass Filter Integrator
 ***************************************************************************/
/* SDS_DSEC :: DS_SAR_LPF_INT :: reserved0 [31:24] */
#define BCHP_SDS_DSEC_DS_SAR_LPF_INT_reserved0_MASK                0xff000000
#define BCHP_SDS_DSEC_DS_SAR_LPF_INT_reserved0_SHIFT               24

/* SDS_DSEC :: DS_SAR_LPF_INT :: lpf_int [23:00] */
#define BCHP_SDS_DSEC_DS_SAR_LPF_INT_lpf_int_MASK                  0x00ffffff
#define BCHP_SDS_DSEC_DS_SAR_LPF_INT_lpf_int_SHIFT                 0
#define BCHP_SDS_DSEC_DS_SAR_LPF_INT_lpf_int_DEFAULT               0

/***************************************************************************
 *DS_SAR_CONTROL - DiSEqC SAR Control
 ***************************************************************************/
/* SDS_DSEC :: DS_SAR_CONTROL :: reserved_for_eco0 [31:24] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco0_MASK        0xff000000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco0_SHIFT       24
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco0_DEFAULT     0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_adc_byp [23:23] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_byp_MASK              0x00800000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_byp_SHIFT             23
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_byp_DEFAULT           0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_conv_clk_cycles [22:19] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_conv_clk_cycles_MASK      0x00780000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_conv_clk_cycles_SHIFT     19
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_conv_clk_cycles_DEFAULT   10

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_ready_byp [18:18] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_ready_byp_MASK            0x00040000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_ready_byp_SHIFT           18
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_ready_byp_DEFAULT         0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_tp_sel [17:17] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_tp_sel_MASK               0x00020000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_tp_sel_SHIFT              17
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_tp_sel_DEFAULT            0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_tp_ctrl [16:14] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_tp_ctrl_MASK              0x0001c000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_tp_ctrl_SHIFT             14
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_tp_ctrl_DEFAULT           0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_lpf_rst [13:13] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_rst_MASK              0x00002000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_rst_SHIFT             13
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_rst_DEFAULT           0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_lpf_frz [12:12] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_frz_MASK              0x00001000
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_frz_SHIFT             12
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_frz_DEFAULT           0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_lpf_alpha [11:08] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_alpha_MASK            0x00000f00
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_alpha_SHIFT           8
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_lpf_alpha_DEFAULT         0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_min_rst [07:07] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_min_rst_MASK              0x00000080
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_min_rst_SHIFT             7
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_min_rst_DEFAULT           0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_max_rst [06:06] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_max_rst_MASK              0x00000040
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_max_rst_SHIFT             6
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_max_rst_DEFAULT           0

/* SDS_DSEC :: DS_SAR_CONTROL :: reserved_for_eco1 [05:05] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco1_MASK        0x00000020
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco1_SHIFT       5
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco1_DEFAULT     0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_adc_2s_comp_sel [04:04] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_2s_comp_sel_MASK      0x00000010
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_2s_comp_sel_SHIFT     4
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_2s_comp_sel_DEFAULT   0

/* SDS_DSEC :: DS_SAR_CONTROL :: sar_adc_one_sample_mode [03:03] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_one_sample_mode_MASK  0x00000008
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_one_sample_mode_SHIFT 3
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_sar_adc_one_sample_mode_DEFAULT 0

/* SDS_DSEC :: DS_SAR_CONTROL :: reserved_for_eco2 [02:00] */
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco2_MASK        0x00000007
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco2_SHIFT       0
#define BCHP_SDS_DSEC_DS_SAR_CONTROL_reserved_for_eco2_DEFAULT     0

/***************************************************************************
 *DS_COMMON_CONTROL - DiSEqC Common Control
 ***************************************************************************/
/* SDS_DSEC :: DS_COMMON_CONTROL :: reserved0 [31:08] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_reserved0_MASK             0xffffff00
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_reserved0_SHIFT            8

/* SDS_DSEC :: DS_COMMON_CONTROL :: vsense_stop [07:07] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_vsense_stop_MASK           0x00000080
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_vsense_stop_SHIFT          7
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_vsense_stop_DEFAULT        0

/* SDS_DSEC :: DS_COMMON_CONTROL :: vsense_init_start [06:06] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_vsense_init_start_MASK     0x00000040
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_vsense_init_start_SHIFT    6
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_vsense_init_start_DEFAULT  0

/* SDS_DSEC :: DS_COMMON_CONTROL :: dsec_in_en [05:05] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_dsec_in_en_MASK            0x00000020
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_dsec_in_en_SHIFT           5
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_dsec_in_en_DEFAULT         0

/* SDS_DSEC :: DS_COMMON_CONTROL :: adc_edge_sel [04:04] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_edge_sel_MASK          0x00000010
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_edge_sel_SHIFT         4
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_edge_sel_DEFAULT       0

/* SDS_DSEC :: DS_COMMON_CONTROL :: adc_in_sel [03:03] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_in_sel_MASK            0x00000008
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_in_sel_SHIFT           3
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_in_sel_DEFAULT         0

/* SDS_DSEC :: DS_COMMON_CONTROL :: skip_conv_cycle [02:02] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_skip_conv_cycle_MASK       0x00000004
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_skip_conv_cycle_SHIFT      2
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_skip_conv_cycle_DEFAULT    0

/* SDS_DSEC :: DS_COMMON_CONTROL :: adc_pwrdn [01:01] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_pwrdn_MASK             0x00000002
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_pwrdn_SHIFT            1
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_pwrdn_DEFAULT          0

/* SDS_DSEC :: DS_COMMON_CONTROL :: adc_rst [00:00] */
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_rst_MASK               0x00000001
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_rst_SHIFT              0
#define BCHP_SDS_DSEC_DS_COMMON_CONTROL_adc_rst_DEFAULT            0

/***************************************************************************
 *DSTMRCTL - DiSEqC Timer Control
 ***************************************************************************/
/* SDS_DSEC :: DSTMRCTL :: reserved0 [31:08] */
#define BCHP_SDS_DSEC_DSTMRCTL_reserved0_MASK                      0xffffff00
#define BCHP_SDS_DSEC_DSTMRCTL_reserved0_SHIFT                     8

/* SDS_DSEC :: DSTMRCTL :: reserved_for_eco1 [07:02] */
#define BCHP_SDS_DSEC_DSTMRCTL_reserved_for_eco1_MASK              0x000000fc
#define BCHP_SDS_DSEC_DSTMRCTL_reserved_for_eco1_SHIFT             2
#define BCHP_SDS_DSEC_DSTMRCTL_reserved_for_eco1_DEFAULT           0

/* SDS_DSEC :: DSTMRCTL :: ds_gentm_en2 [01:01] */
#define BCHP_SDS_DSEC_DSTMRCTL_ds_gentm_en2_MASK                   0x00000002
#define BCHP_SDS_DSEC_DSTMRCTL_ds_gentm_en2_SHIFT                  1
#define BCHP_SDS_DSEC_DSTMRCTL_ds_gentm_en2_DEFAULT                0

/* SDS_DSEC :: DSTMRCTL :: ds_gentm_en1 [00:00] */
#define BCHP_SDS_DSEC_DSTMRCTL_ds_gentm_en1_MASK                   0x00000001
#define BCHP_SDS_DSEC_DSTMRCTL_ds_gentm_en1_SHIFT                  0
#define BCHP_SDS_DSEC_DSTMRCTL_ds_gentm_en1_DEFAULT                0

/***************************************************************************
 *DSGENTMR1 - DiSEqC General Timer 1
 ***************************************************************************/
/* SDS_DSEC :: DSGENTMR1 :: ds_gentimer_cnt [31:00] */
#define BCHP_SDS_DSEC_DSGENTMR1_ds_gentimer_cnt_MASK               0xffffffff
#define BCHP_SDS_DSEC_DSGENTMR1_ds_gentimer_cnt_SHIFT              0
#define BCHP_SDS_DSEC_DSGENTMR1_ds_gentimer_cnt_DEFAULT            0

/***************************************************************************
 *DSGENTMR2 - DiSEqC General Timer 2
 ***************************************************************************/
/* SDS_DSEC :: DSGENTMR2 :: ds_gentimer_cnt [31:00] */
#define BCHP_SDS_DSEC_DSGENTMR2_ds_gentimer_cnt_MASK               0xffffffff
#define BCHP_SDS_DSEC_DSGENTMR2_ds_gentimer_cnt_SHIFT              0
#define BCHP_SDS_DSEC_DSGENTMR2_ds_gentimer_cnt_DEFAULT            0

#endif /* #ifndef BCHP_SDS_DSEC_H__ */

/* End of File */
