
*** Running vivado
    with args -log simple1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source simple1_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source simple1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ayuba/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top simple1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_axi_gpio_0_0/simple1_axi_gpio_0_0.dcp' for cell 'simple1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_processing_system7_0_0/simple1_processing_system7_0_0.dcp' for cell 'simple1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_rst_ps7_0_50M_0/simple1_rst_ps7_0_50M_0.dcp' for cell 'simple1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_auto_pc_0/simple1_auto_pc_0.dcp' for cell 'simple1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2550.309 ; gain = 0.000 ; free physical = 8786 ; free virtual = 14614
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_processing_system7_0_0/simple1_processing_system7_0_0.xdc] for cell 'simple1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_processing_system7_0_0/simple1_processing_system7_0_0.xdc] for cell 'simple1_i/processing_system7_0/inst'
Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_axi_gpio_0_0/simple1_axi_gpio_0_0_board.xdc] for cell 'simple1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_axi_gpio_0_0/simple1_axi_gpio_0_0_board.xdc] for cell 'simple1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_axi_gpio_0_0/simple1_axi_gpio_0_0.xdc] for cell 'simple1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_axi_gpio_0_0/simple1_axi_gpio_0_0.xdc] for cell 'simple1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_rst_ps7_0_50M_0/simple1_rst_ps7_0_50M_0_board.xdc] for cell 'simple1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_rst_ps7_0_50M_0/simple1_rst_ps7_0_50M_0_board.xdc] for cell 'simple1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_rst_ps7_0_50M_0/simple1_rst_ps7_0_50M_0.xdc] for cell 'simple1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.gen/sources_1/bd/simple1/ip/simple1_rst_ps7_0_50M_0/simple1_rst_ps7_0_50M_0.xdc] for cell 'simple1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'leds_4bits[0]'. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_4bits[1]'. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_4bits[2]'. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_4bits[3]'. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.srcs/constrs_1/new/zybo_z7_20_contraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2590.230 ; gain = 0.000 ; free physical = 8676 ; free virtual = 14504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

14 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2590.230 ; gain = 40.023 ; free physical = 8676 ; free virtual = 14504
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2606.234 ; gain = 16.004 ; free physical = 8666 ; free virtual = 14494

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f6a066a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.047 ; gain = 112.812 ; free physical = 8289 ; free virtual = 14132

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e7cff732

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13956
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c4a66afd

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13956
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20ad922a0

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13955
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 167 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20ad922a0

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13955
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20ad922a0

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13955
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20ad922a0

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13955
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              4  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             167  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13955
Ending Logic Optimization Task | Checksum: 1d17b6c84

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8111 ; free virtual = 13955

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d17b6c84

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8110 ; free virtual = 13955

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d17b6c84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8110 ; free virtual = 13955

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8110 ; free virtual = 13955
Ending Netlist Obfuscation Task | Checksum: 1d17b6c84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2896.984 ; gain = 0.000 ; free physical = 8110 ; free virtual = 13955
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2896.984 ; gain = 306.754 ; free physical = 8110 ; free virtual = 13955
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2937.004 ; gain = 0.000 ; free physical = 8102 ; free virtual = 13949
INFO: [Common 17-1381] The checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file simple1_wrapper_drc_opted.rpt -pb simple1_wrapper_drc_opted.pb -rpx simple1_wrapper_drc_opted.rpx
Command: report_drc -file simple1_wrapper_drc_opted.rpt -pb simple1_wrapper_drc_opted.pb -rpx simple1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8046 ; free virtual = 13893
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10fea1908

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8046 ; free virtual = 13893
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8046 ; free virtual = 13893

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1879713df

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8065 ; free virtual = 13915

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 170616ad2

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8073 ; free virtual = 13924

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 170616ad2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8073 ; free virtual = 13924
Phase 1 Placer Initialization | Checksum: 170616ad2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8073 ; free virtual = 13924

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 173f6f6fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8070 ; free virtual = 13922

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a02de952

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8070 ; free virtual = 13922

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a02de952

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8070 ; free virtual = 13922

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8050 ; free virtual = 13904

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c7d8a619

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8049 ; free virtual = 13903
Phase 2.4 Global Placement Core | Checksum: 207f76530

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8054 ; free virtual = 13908
Phase 2 Global Placement | Checksum: 207f76530

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8054 ; free virtual = 13908

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f1752b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8054 ; free virtual = 13908

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cfdd0504

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8053 ; free virtual = 13908

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f16587ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8053 ; free virtual = 13907

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22c7cc2f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8053 ; free virtual = 13907

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b6a690f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13906

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1650b4fb9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13906

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22be40cae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13906
Phase 3 Detail Placement | Checksum: 22be40cae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1abbb7145

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.231 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 187aef188

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cf91eea3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abbb7145

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.231. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cc27a925

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906
Phase 4.1 Post Commit Optimization | Checksum: 1cc27a925

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cc27a925

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cc27a925

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906
Phase 4.3 Placer Reporting | Checksum: 1cc27a925

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8051 ; free virtual = 13906

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13907

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13907
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb34f045

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13907
Ending Placer Task | Checksum: 10d0de247

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8052 ; free virtual = 13907
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8056 ; free virtual = 13914
INFO: [Common 17-1381] The checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file simple1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8053 ; free virtual = 13909
INFO: [runtcl-4] Executing : report_utilization -file simple1_wrapper_utilization_placed.rpt -pb simple1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file simple1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8061 ; free virtual = 13917
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3049.570 ; gain = 0.000 ; free physical = 8029 ; free virtual = 13889
INFO: [Common 17-1381] The checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e59dd339 ConstDB: 0 ShapeSum: 27700f0e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 45046ba9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3098.035 ; gain = 48.465 ; free physical = 7903 ; free virtual = 13761
Post Restoration Checksum: NetGraph: 39b8752f NumContArr: b4bf67a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 45046ba9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3098.035 ; gain = 48.465 ; free physical = 7903 ; free virtual = 13761

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 45046ba9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3107.031 ; gain = 57.461 ; free physical = 7885 ; free virtual = 13744

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 45046ba9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3107.031 ; gain = 57.461 ; free physical = 7885 ; free virtual = 13744
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20d5181b0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7877 ; free virtual = 13736
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.293 | TNS=0.000  | WHS=-0.142 | THS=-12.211|

Phase 2 Router Initialization | Checksum: 16569fd59

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7876 ; free virtual = 13735

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1085
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1085
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16569fd59

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7872 ; free virtual = 13731
Phase 3 Initial Routing | Checksum: 16b73f35c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7874 ; free virtual = 13733

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.489 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fb6eb036

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.489 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734
Phase 4 Rip-up And Reroute | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734
Phase 5 Delay and Skew Optimization | Checksum: 10ebc0a2f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 173777297

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.604 | TNS=0.000  | WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12635bc9d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734
Phase 6 Post Hold Fix | Checksum: 12635bc9d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.17288 %
  Global Horizontal Routing Utilization  = 0.195994 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16540a0ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7875 ; free virtual = 13734

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16540a0ad

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7873 ; free virtual = 13732

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151cf77d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7873 ; free virtual = 13732

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.604 | TNS=0.000  | WHS=0.091  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 151cf77d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7874 ; free virtual = 13733
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7895 ; free virtual = 13754

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3133.914 ; gain = 84.344 ; free physical = 7895 ; free virtual = 13754
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3144.887 ; gain = 2.969 ; free physical = 7882 ; free virtual = 13744
INFO: [Common 17-1381] The checkpoint '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file simple1_wrapper_drc_routed.rpt -pb simple1_wrapper_drc_routed.pb -rpx simple1_wrapper_drc_routed.rpx
Command: report_drc -file simple1_wrapper_drc_routed.rpt -pb simple1_wrapper_drc_routed.pb -rpx simple1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file simple1_wrapper_methodology_drc_routed.rpt -pb simple1_wrapper_methodology_drc_routed.pb -rpx simple1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file simple1_wrapper_methodology_drc_routed.rpt -pb simple1_wrapper_methodology_drc_routed.pb -rpx simple1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/simple1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file simple1_wrapper_power_routed.rpt -pb simple1_wrapper_power_summary_routed.pb -rpx simple1_wrapper_power_routed.rpx
Command: report_power -file simple1_wrapper_power_routed.rpt -pb simple1_wrapper_power_summary_routed.pb -rpx simple1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file simple1_wrapper_route_status.rpt -pb simple1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file simple1_wrapper_timing_summary_routed.rpt -pb simple1_wrapper_timing_summary_routed.pb -rpx simple1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file simple1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file simple1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file simple1_wrapper_bus_skew_routed.rpt -pb simple1_wrapper_bus_skew_routed.pb -rpx simple1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force simple1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./simple1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov  5 00:06:51 2022. For additional details about this file, please refer to the WebTalk help file at /home/ayuba/tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3491.457 ; gain = 285.867 ; free physical = 7854 ; free virtual = 13727
INFO: [Common 17-206] Exiting Vivado at Sat Nov  5 00:06:51 2022...

*** Running vivado
    with args -log simple1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source simple1_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source simple1_wrapper.tcl -notrace
Command: open_checkpoint simple1_wrapper_routed.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2556.121 ; gain = 5.938 ; free physical = 7272 ; free virtual = 13202
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2556.246 ; gain = 0.000 ; free physical = 7754 ; free virtual = 13685
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2660.871 ; gain = 5.938 ; free physical = 7218 ; free virtual = 13149
Restored from archive | CPU: 0.200000 secs | Memory: 2.599655 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2660.871 ; gain = 5.938 ; free physical = 7218 ; free virtual = 13149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.871 ; gain = 0.000 ; free physical = 7217 ; free virtual = 13148
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.871 ; gain = 114.656 ; free physical = 7216 ; free virtual = 13147
Command: write_bitstream -force simple1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ayuba/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./simple1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ayuba/Zybo_Image_Processing/Zybo_Image_Processing/workspace/sinpleProjects/ledOn/ledOn.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov  5 00:18:34 2022. For additional details about this file, please refer to the WebTalk help file at /home/ayuba/tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3122.434 ; gain = 461.562 ; free physical = 7156 ; free virtual = 13091
INFO: [Common 17-206] Exiting Vivado at Sat Nov  5 00:18:34 2022...
