<!doctype html>
<html>
<head>
<title>WRCTRL (AFIFM) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___afifm.html")>AFIFM Module</a> &gt; WRCTRL (AFIFM) Register</p><h1>WRCTRL (AFIFM) Register</h1>
<h2>WRCTRL (AFIFM) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>WRCTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000014</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FD360014</span> (AFIFM0)<br/><span class="hex">0x00FD370014</span> (AFIFM1)<br/><span class="hex">0x00FD380014</span> (AFIFM2)<br/><span class="hex">0x00FD390014</span> (AFIFM3)<br/><span class="hex">0x00FD3A0014</span> (AFIFM4)<br/><span class="hex">0x00FD3B0014</span> (AFIFM5)<br/><span class="hex">0x00FF9B0014</span> (AFIFM6)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">mixed<span class="tooltiptext2rr">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x000003B0</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Write Channel Control Register</td></tr>
</table>
<p>Control fields for Write Channel operation</p>
<h2>WRCTRL (AFIFM) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:13</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>RESERVED. Return 0 when read. Writes ignored.</td></tr>
<tr valign=top><td>WR_RELEASE_MODE</td><td class="center">12</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Mode of Write Command Release.<br/>1'b0: Release Wr Command on 'Wlast' enqueue into Write Data FIFO (Or, in the case of longer AXI4 style bursts, release when 16 beats are enqueued in to the Write Data FIFO)<br/>1'b1: Release write command immediately it becomes available</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>RESERVED. Return 0 when read. Writes ignored.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">10:8</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x3</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x1</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 6:4</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x3</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>PAUSE</td><td class="center"> 3</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Pause the issuing of new write commands to the PS-side. Existing write commands will continue to be processed.</td></tr>
<tr valign=top><td>FABRIC_QOS_EN</td><td class="center"> 2</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Enable control of QoS from the fabric<br/>0: The QoS bits are derived from APB register, AFIFM_WRQoS.staticQoS<br/>1: The QoS bits are dynamically driven from the fabric input, axds_awQoS[3:0]</td></tr>
<tr valign=top><td>FABRIC_WIDTH</td><td class="center"> 1:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Configures the Write Channel Fabric interface width.<br/>2b11: Reserved<br/>2b10: 32-bit Fabric<br/>2b01: 64-bit enabled<br/>2b00: 128-bit enabled</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>