<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="3.2.0.18.0" title="latticeE155FinalProject" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="AES_spi" top="top"/>
        <Source name="source/impl_1/main.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="top"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="latticeE155FinalProject1.sty"/>
</RadiantProject>
