Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 28 01:41:58 2015
| Host         : voja-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   105 |
| Minimum Number of register sites lost to control set restrictions |   709 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |             107 |           77 |
| No           | Yes                   | No                     |              38 |           34 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |              15 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |          Enable Signal         |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------+----------------+
|  bclk_BUFG                                            |                                | tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0     |                1 |              1 |
|  rx_control_mod/next_count_reg[3]_LDC_i_1_n_0         |                                | rx_control_mod/next_count_reg[3]_LDC_i_2_n_0         |                1 |              1 |
|  rx_control_mod/next_count_reg[2]_LDC_i_1_n_0         |                                | rx_control_mod/next_count_reg[2]_LDC_i_2_n_0         |                1 |              1 |
|  rx_control_mod/next_count_reg[1]_LDC_i_1_n_0         |                                | rx_control_mod/next_count_reg[1]_LDC_i_2_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[7]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[6]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[5]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[4]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[3]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[2]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[1]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/tsr_next_reg[0]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_count_reg[0]_LDC_i_1_n_0         |                                | rx_control_mod/next_count_reg[0]_LDC_i_2_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0    |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_state_reg_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0     |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_state_reg[2]_i_2_n_0             |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_count_reg[3]_LDC_i_2__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_count_reg[2]_LDC_i_2__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_count_reg[1]_LDC_i_2__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_count_reg[0]_LDC_i_2__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/data_next_count_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/data_next_count_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/data_next_count_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |
|  rx_control_mod/data_next_count_reg[2]_LDC_i_1_n_0    |                                | rx_control_mod/data_next_count_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0    |                                | rx_control_mod/data_next_count_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0    |                                | rx_control_mod/data_next_count_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[7]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[6]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[5]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[4]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[3]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[2]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[1]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[0]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[3]_LDC_i_2_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[3]_LDC_i_1_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[2]_LDC_i_2_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[2]_LDC_i_1_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[1]_LDC_i_2_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[1]_LDC_i_1_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[0]_LDC_i_2_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_count_reg[0]_LDC_i_1_n_0         |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/data_next_count_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  rx_control_mod/next_rec_reg[6]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[6]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/data_next_count_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/data_next_count_reg[1]_LDC_i_1_n_0    |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/data_next_count_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  bclk_BUFG                                            |                                | rx_control_mod/data_next_count_reg[0]_LDC_i_1_n_0    |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0      |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0 |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0 |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/tx_next0        | tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0 |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0           |                1 |              1 |
|  bclk_BUFG                                            | tx_control_mod/next_state_reg5 | tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[7]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[7]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[6]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[6]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[5]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[5]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[4]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[4]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[3]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[3]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[2]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[2]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[1]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[1]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/tsr_next_reg[0]_LDC_i_1_n_0           |                                | tx_control_mod/tsr_next_reg[0]_LDC_i_2_n_0           |                1 |              1 |
|  tx_control_mod/next_state_reg_reg[1]_LDC_i_1_n_0     |                                | tx_control_mod/next_state_reg_reg[1]_LDC_i_2_n_0     |                1 |              1 |
|  tx_control_mod/next_state_reg_reg[0]_LDC_i_1_n_0     |                                | tx_control_mod/next_state_reg_reg[0]_LDC_i_2_n_0     |                1 |              1 |
|  tx_control_mod/next_count_reg[3]_LDC_i_1__0_n_0      |                                | tx_control_mod/next_count_reg[3]_LDC_i_2__0_n_0      |                1 |              1 |
|  tx_control_mod/next_count_reg[2]_LDC_i_1__0_n_0      |                                | tx_control_mod/next_count_reg[2]_LDC_i_2__0_n_0      |                1 |              1 |
|  tx_control_mod/next_count_reg[1]_LDC_i_1__0_n_0      |                                | tx_control_mod/next_count_reg[1]_LDC_i_2__0_n_0      |                1 |              1 |
|  tx_control_mod/next_count_reg[0]_LDC_i_1__0_n_0      |                                | tx_control_mod/next_count_reg[0]_LDC_i_2__0_n_0      |                1 |              1 |
|  tx_control_mod/data_next_count_reg[2]_LDC_i_1__0_n_0 |                                | tx_control_mod/data_next_count_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |
|  tx_control_mod/data_next_count_reg[1]_LDC_i_1__0_n_0 |                                | tx_control_mod/data_next_count_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |
|  tx_control_mod/data_next_count_reg[0]_LDC_i_1__0_n_0 |                                | tx_control_mod/data_next_count_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |
|  rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0     |                                | rx_control_mod/next_state_reg_reg[2]_LDC_i_2_n_0     |                1 |              1 |
|  rx_control_mod/next_rec_reg[7]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[7]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_rec_reg[5]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[5]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_rec_reg[4]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[4]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_rec_reg[3]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[3]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_rec_reg[2]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[2]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_rec_reg[1]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[1]_LDC_i_2_n_0           |                1 |              1 |
|  rx_control_mod/next_rec_reg[0]_LDC_i_1_n_0           |                                | rx_control_mod/next_rec_reg[0]_LDC_i_2_n_0           |                1 |              1 |
|  bclk_BUFG                                            |                                | tx_control_mod/next_state_reg_reg[1]_LDC_i_2_n_0     |                1 |              2 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_received_s_i_2_n_0               |                1 |              2 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_state_reg_reg[2]_LDC_i_2_n_0     |                1 |              3 |
|  bclk_BUFG                                            |                                | rx_control_mod/next_state_reg_reg[2]_LDC_i_1_n_0     |                1 |              3 |
|  clk_IBUF_BUFG                                        |                                |                                                      |                1 |              3 |
|  clk_IBUF_BUFG                                        |                                | ctrl_reg_comp/RST                                    |                1 |              5 |
|  clk_IBUF_BUFG                                        | rx_control_mod/rec[7]_i_1_n_0  |                                                      |                4 |              8 |
|  clk_IBUF_BUFG                                        |                                | rst_IBUF                                             |               24 |             48 |
+-------------------------------------------------------+--------------------------------+------------------------------------------------------+------------------+----------------+


