==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.501 seconds; current allocated memory: 162.599 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 162.534 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 162.533 MB.
INFO: [HLS 200-10] Analyzing design file '../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.894 seconds; current allocated memory: 163.871 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access
WARNING: [HLS 214-167] The program may have out of bound array access (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:20:26)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'fir_wrap(int*, int*, int, int*)' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:32:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'fir_wrap(int*, int*, int, int*)' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:32:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'fir_wrap(int*, int*, int, int*)' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:32:0)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 in loop 'VITIS_LOOP_41_1'(../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:41:19) has been inferred on port 'gmem' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:41:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.719 seconds; current allocated memory: 165.495 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 165.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 166.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 165.963 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'fir' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:11) in function 'fir' completely with a factor of 99.
WARNING: [HLS 200-914] Completely partitioning array 'c'  accessed through non-constant indices on dimension 1 (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:44:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'c'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_reg'  in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'fir' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:5)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 188.170 MB.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:50:11). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (../../summerschool2022/SummerSchool2022-main/Lab1_FIR/src/fir.cpp:51:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 201.050 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir_wrap' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fir'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'fir'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 202.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 204.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_wrap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_47_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 205.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 207.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'shift_reg_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'fir' is 5088 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 211.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_wrap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir_wrap/coef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir_wrap' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'c_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'c_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'len' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'y', 'x' and 'coef' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'fir_wrap' is 8613 from HDL expression: ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp291) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_wrap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 220.567 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fir_wrap_mul_32s_32s_32_2_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.931 seconds; current allocated memory: 232.368 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir_wrap.
INFO: [VLOG 209-307] Generating Verilog RTL for fir_wrap.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 30.28 seconds; current allocated memory: 233.097 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 2 seconds. Total elapsed time: 34.032 seconds; peak allocated memory: 232.368 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'y' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'x' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'coef' has a depth of '0'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 111.946 seconds; current allocated memory: 170.679 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 23.502 seconds; current allocated memory: 171.978 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.634 seconds; current allocated memory: 172.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.546 seconds; current allocated memory: 172.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file fir_hls_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 24.793 seconds; current allocated memory: 172.305 MB.
