{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669845636381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669845636381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 01:00:36 2022 " "Processing started: Thu Dec 01 01:00:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669845636381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845636381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_traffic_light_classroom -c FSM_traffic_light_classroom " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_traffic_light_classroom -c FSM_traffic_light_classroom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845636381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669845636654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669845636655 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit timer.v(1) " "Verilog HDL Declaration warning at timer.v(1): \"bit\" is SystemVerilog-2005 keyword" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1669845645518 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(10) " "Verilog HDL information at timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669845645519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light_top.v 3 3 " "Found 3 design units, including 3 entities, in source file src/traffic_light_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845645520 ""} { "Info" "ISGN_ENTITY_NAME" "2 traffic_light " "Found entity 2: traffic_light" {  } { { "src/traffic_light.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845645520 ""} { "Info" "ISGN_ENTITY_NAME" "3 traffic_light_top " "Found entity 3: traffic_light_top" {  } { { "src/traffic_light_top.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669845645520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845645520 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit timer.v(1) " "Verilog HDL Declaration warning at timer.v(1): \"bit\" is SystemVerilog-2005 keyword" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1669845645522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(10) " "Verilog HDL information at timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669845645522 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "timer timer.v(1) " "Verilog HDL error at timer.v(1): module \"timer\" cannot be declared more than once" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669845645522 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "timer timer.v(1) " "HDL info at timer.v(1): see declaration for object \"timer\"" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845645522 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "traffic_light traffic_light.v(2) " "Ignored design unit \"traffic_light\" at traffic_light.v(2) due to previous errors" {  } { { "src/traffic_light.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/traffic_light.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1669845645523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/traffic_light.v 0 0 " "Found 0 design units, including 0 entities, in source file src/traffic_light.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845645523 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit timer.v(1) " "Verilog HDL Declaration warning at timer.v(1): \"bit\" is SystemVerilog-2005 keyword" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1669845645524 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(10) " "Verilog HDL information at timer.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1669845645524 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "timer timer.v(1) " "Verilog HDL error at timer.v(1): module \"timer\" cannot be declared more than once" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1669845645524 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "timer timer.v(1) " "HDL info at timer.v(1): see declaration for object \"timer\"" {  } { { "src/timer.v" "" { Text "D:/MPEI/Verilog/FSM_traffic_light/src/timer.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669845645524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.v 0 0 " "Found 0 design units, including 0 entities, in source file src/timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845645524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MPEI/Verilog/FSM_traffic_light/output_files/FSM_traffic_light_classroom.map.smsg " "Generated suppressed messages file D:/MPEI/Verilog/FSM_traffic_light/output_files/FSM_traffic_light_classroom.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845645545 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669845645592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 01:00:45 2022 " "Processing ended: Thu Dec 01 01:00:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669845645592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669845645592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669845645592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669845645592 ""}
