

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Mon Aug  8 09:20:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cordic_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   14|   14|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.43>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%theta_read = read i28 @_ssdm_op_Read.s_axilite.i28, i28 %theta" [cordic_hls/sources/cordic.cpp:10]   --->   Operation 15 'read' 'theta_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_read, i32 27" [cordic_hls/sources/cordic.cpp:31]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node theta_V)   --->   "%select_ln31_1 = select i1 %tmp, i28 47185920, i28 221249536" [cordic_hls/sources/cordic.cpp:31]   --->   Operation 17 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.43ns) (out node of the LUT)   --->   "%theta_V = add i28 %select_ln31_1, i28 %theta_read" [cordic_hls/sources/cordic.cpp:31]   --->   Operation 18 'add' 'theta_V' <Predicate = true> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V, i32 27"   --->   Operation 19 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V, i32 27"   --->   Operation 20 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 21 [1/1] (0.80ns)   --->   "%select_ln1496 = select i1 %tmp_2, i28 55710950, i28 0"   --->   Operation 21 'select' 'select_ln1496' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496 = add i28 %theta_V, i28 240579981"   --->   Operation 22 'add' 'add_ln1496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 23 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_1 = add i28 %add_ln1496, i28 %select_ln1496"   --->   Operation 23 'add' 'theta_V_1' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_1, i32 27"   --->   Operation 24 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_1, i32 27"   --->   Operation 25 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 26 [1/1] (0.76ns)   --->   "%select_ln1496_3 = select i1 %tmp_4, i28 29436136, i28 0"   --->   Operation 26 'select' 'select_ln1496_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_2 = add i28 %theta_V_1, i28 253717388"   --->   Operation 27 'add' 'add_ln1496_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 28 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_2 = add i28 %add_ln1496_2, i28 %select_ln1496_3"   --->   Operation 28 'add' 'theta_V_2' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_2, i32 27"   --->   Operation 29 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_2, i32 27"   --->   Operation 30 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 31 [1/1] (0.73ns)   --->   "%select_ln1496_6 = select i1 %tmp_7, i28 14942242, i28 0"   --->   Operation 31 'select' 'select_ln1496_6' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_4 = add i28 %theta_V_2, i28 260964335"   --->   Operation 32 'add' 'add_ln1496_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 33 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_3 = add i28 %add_ln1496_4, i28 %select_ln1496_6"   --->   Operation 33 'add' 'theta_V_3' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_3, i32 27"   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_3, i32 27"   --->   Operation 35 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.94>
ST_5 : Operation 36 [1/1] (0.69ns)   --->   "%select_ln1496_9 = select i1 %tmp_10, i28 7500116, i28 0"   --->   Operation 36 'select' 'select_ln1496_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_6 = add i28 %theta_V_3, i28 264685398"   --->   Operation 37 'add' 'add_ln1496_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 38 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_4 = add i28 %add_ln1496_6, i28 %select_ln1496_9"   --->   Operation 38 'add' 'theta_V_4' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_4, i32 27"   --->   Operation 39 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_4, i32 27"   --->   Operation 40 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.95>
ST_6 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln1496_12 = select i1 %tmp_13, i28 3753716, i28 0"   --->   Operation 41 'select' 'select_ln1496_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_8 = add i28 %theta_V_4, i28 266558598"   --->   Operation 42 'add' 'add_ln1496_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 43 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_5 = add i28 %add_ln1496_8, i28 %select_ln1496_12"   --->   Operation 43 'add' 'theta_V_5' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_5, i32 27"   --->   Operation 44 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_5, i32 27"   --->   Operation 45 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.95>
ST_7 : Operation 46 [1/1] (0.70ns)   --->   "%select_ln1496_15 = select i1 %tmp_16, i28 1877316, i28 0"   --->   Operation 46 'select' 'select_ln1496_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_10 = add i28 %theta_V_5, i28 267496798"   --->   Operation 47 'add' 'add_ln1496_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 48 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_6 = add i28 %add_ln1496_10, i28 %select_ln1496_15"   --->   Operation 48 'add' 'theta_V_6' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_6, i32 27"   --->   Operation 49 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_6, i32 27"   --->   Operation 50 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.58>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln1333)   --->   "%select_ln703 = select i1 %tmp, i20 955127, i20 318376"   --->   Operation 51 'select' 'select_ln703' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node current_sin_V_2)   --->   "%current_sin_V = select i1 %tmp, i21 1778776, i21 955126"   --->   Operation 52 'select' 'current_sin_V' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln1333)   --->   "%select_ln703_1 = select i1 %tmp, i20 318375, i20 955126"   --->   Operation 53 'select' 'select_ln703_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node current_sin_V_2)   --->   "%current_sin_V_1 = select i1 %tmp, i21 1142026, i21 318376"   --->   Operation 54 'select' 'current_sin_V_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln1333 = select i1 %tmp_1, i20 %select_ln703_1, i20 %select_ln703"   --->   Operation 55 'select' 'select_ln1333' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i20 %select_ln1333"   --->   Operation 56 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.70ns) (out node of the LUT)   --->   "%current_sin_V_2 = select i1 %tmp_1, i21 %current_sin_V_1, i21 %current_sin_V"   --->   Operation 57 'select' 'current_sin_V_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i21 %current_sin_V_2" [cordic_hls/sources/cordic.cpp:20]   --->   Operation 58 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%r_V = partselect i18 @_ssdm_op_PartSelect.i18.i20.i32.i32, i20 %select_ln1333, i32 2, i32 19"   --->   Operation 59 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1332 = zext i18 %r_V"   --->   Operation 60 'zext' 'zext_ln1332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i21.i32.i32, i21 %current_sin_V_2, i32 2, i32 20"   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1496 = sext i19 %trunc_ln2"   --->   Operation 62 'sext' 'sext_ln1496' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (2.19ns)   --->   "%sub_ln703 = sub i21 %zext_ln1496, i21 %sext_ln1496"   --->   Operation 63 'sub' 'sub_ln703' <Predicate = (!tmp_3)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (2.22ns)   --->   "%current_sin_V_3 = add i22 %sext_ln20, i22 %zext_ln1332"   --->   Operation 64 'add' 'current_sin_V_3' <Predicate = (!tmp_3)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (2.19ns)   --->   "%add_ln703 = add i21 %zext_ln1496, i21 %sext_ln1496"   --->   Operation 65 'add' 'add_ln703' <Predicate = (tmp_3)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (2.22ns)   --->   "%current_sin_V_4 = sub i22 %sext_ln20, i22 %zext_ln1332"   --->   Operation 66 'sub' 'current_sin_V_4' <Predicate = (tmp_3)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.70ns)   --->   "%select_ln1496_2 = select i1 %tmp_3, i21 %add_ln703, i21 %sub_ln703"   --->   Operation 67 'select' 'select_ln1496_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1496_1 = zext i21 %select_ln1496_2"   --->   Operation 68 'zext' 'zext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "%current_sin_V_5 = select i1 %tmp_3, i22 %current_sin_V_4, i22 %current_sin_V_3"   --->   Operation 69 'select' 'current_sin_V_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i22 %current_sin_V_5" [cordic_hls/sources/cordic.cpp:20]   --->   Operation 70 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %select_ln1496_2, i32 3, i32 20"   --->   Operation 71 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1332_1 = zext i18 %tmp_5"   --->   Operation 72 'zext' 'zext_ln1332_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1333_2 = partselect i19 @_ssdm_op_PartSelect.i19.i22.i32.i32, i22 %current_sin_V_5, i32 3, i32 21"   --->   Operation 73 'partselect' 'trunc_ln1333_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1496_1 = sext i19 %trunc_ln1333_2"   --->   Operation 74 'sext' 'sext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.22ns)   --->   "%sub_ln703_2 = sub i22 %zext_ln1496_1, i22 %sext_ln1496_1"   --->   Operation 75 'sub' 'sub_ln703_2' <Predicate = (!tmp_6)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (2.25ns)   --->   "%current_sin_V_6 = add i26 %sext_ln20_1, i26 %zext_ln1332_1"   --->   Operation 76 'add' 'current_sin_V_6' <Predicate = (!tmp_6)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (2.22ns)   --->   "%add_ln703_3 = add i22 %zext_ln1496_1, i22 %sext_ln1496_1"   --->   Operation 77 'add' 'add_ln703_3' <Predicate = (tmp_6)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (2.25ns)   --->   "%current_sin_V_7 = sub i26 %sext_ln20_1, i26 %zext_ln1332_1"   --->   Operation 78 'sub' 'current_sin_V_7' <Predicate = (tmp_6)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.70ns)   --->   "%select_ln1496_5 = select i1 %tmp_6, i22 %add_ln703_3, i22 %sub_ln703_2"   --->   Operation 79 'select' 'select_ln1496_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.69ns)   --->   "%current_sin_V_8 = select i1 %tmp_6, i26 %current_sin_V_7, i26 %current_sin_V_6"   --->   Operation 80 'select' 'current_sin_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %select_ln1496_5, i32 4, i32 21"   --->   Operation 81 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1333_4 = partselect i22 @_ssdm_op_PartSelect.i22.i26.i32.i32, i26 %current_sin_V_8, i32 4, i32 25"   --->   Operation 82 'partselect' 'trunc_ln1333_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.70ns)   --->   "%select_ln1496_18 = select i1 %tmp_19, i28 938714, i28 0"   --->   Operation 83 'select' 'select_ln1496_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_12 = add i28 %theta_V_6, i28 267966099"   --->   Operation 84 'add' 'add_ln1496_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 85 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_7 = add i28 %add_ln1496_12, i28 %select_ln1496_18"   --->   Operation 85 'add' 'theta_V_7' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_7, i32 27"   --->   Operation 86 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_7, i32 27"   --->   Operation 87 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.15>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1496_2 = sext i22 %select_ln1496_5"   --->   Operation 88 'sext' 'sext_ln1496_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1332 = sext i18 %tmp_8"   --->   Operation 89 'sext' 'sext_ln1332' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1496_3 = sext i22 %trunc_ln1333_4"   --->   Operation 90 'sext' 'sext_ln1496_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (2.25ns)   --->   "%sub_ln703_4 = sub i23 %sext_ln1496_2, i23 %sext_ln1496_3"   --->   Operation 91 'sub' 'sub_ln703_4' <Predicate = (!tmp_9)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (2.31ns)   --->   "%current_sin_V_9 = add i26 %current_sin_V_8, i26 %sext_ln1332"   --->   Operation 92 'add' 'current_sin_V_9' <Predicate = (!tmp_9)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (2.25ns)   --->   "%add_ln703_5 = add i23 %sext_ln1496_2, i23 %sext_ln1496_3"   --->   Operation 93 'add' 'add_ln703_5' <Predicate = (tmp_9)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (2.31ns)   --->   "%current_sin_V_10 = sub i26 %current_sin_V_8, i26 %sext_ln1332"   --->   Operation 94 'sub' 'current_sin_V_10' <Predicate = (tmp_9)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.69ns)   --->   "%select_ln1496_8 = select i1 %tmp_9, i23 %add_ln703_5, i23 %sub_ln703_4"   --->   Operation 95 'select' 'select_ln1496_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1496_4 = sext i23 %select_ln1496_8"   --->   Operation 96 'sext' 'sext_ln1496_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.73ns)   --->   "%current_sin_V_11 = select i1 %tmp_9, i26 %current_sin_V_10, i26 %current_sin_V_9"   --->   Operation 97 'select' 'current_sin_V_11' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %select_ln1496_8, i32 5, i32 22"   --->   Operation 98 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1332_1 = sext i18 %tmp_11"   --->   Operation 99 'sext' 'sext_ln1332_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1333_6 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %current_sin_V_11, i32 5, i32 25"   --->   Operation 100 'partselect' 'trunc_ln1333_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1496_5 = sext i21 %trunc_ln1333_6"   --->   Operation 101 'sext' 'sext_ln1496_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (2.28ns)   --->   "%sub_ln703_6 = sub i24 %sext_ln1496_4, i24 %sext_ln1496_5"   --->   Operation 102 'sub' 'sub_ln703_6' <Predicate = (!tmp_12)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (2.34ns)   --->   "%current_sin_V_12 = add i26 %current_sin_V_11, i26 %sext_ln1332_1"   --->   Operation 103 'add' 'current_sin_V_12' <Predicate = (!tmp_12)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (2.28ns)   --->   "%add_ln703_7 = add i24 %sext_ln1496_4, i24 %sext_ln1496_5"   --->   Operation 104 'add' 'add_ln703_7' <Predicate = (tmp_12)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (2.34ns)   --->   "%current_sin_V_13 = sub i26 %current_sin_V_11, i26 %sext_ln1332_1"   --->   Operation 105 'sub' 'current_sin_V_13' <Predicate = (tmp_12)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.69ns)   --->   "%select_ln1496_11 = select i1 %tmp_12, i24 %add_ln703_7, i24 %sub_ln703_6"   --->   Operation 106 'select' 'select_ln1496_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.76ns)   --->   "%current_sin_V_14 = select i1 %tmp_12, i26 %current_sin_V_13, i26 %current_sin_V_12"   --->   Operation 107 'select' 'current_sin_V_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %select_ln1496_11, i32 6, i32 23"   --->   Operation 108 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln1333_8 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %current_sin_V_14, i32 6, i32 25"   --->   Operation 109 'partselect' 'trunc_ln1333_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.70ns)   --->   "%select_ln1496_21 = select i1 %tmp_23, i28 469366, i28 0"   --->   Operation 110 'select' 'select_ln1496_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_14 = add i28 %theta_V_7, i28 268200773"   --->   Operation 111 'add' 'add_ln1496_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 112 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_8 = add i28 %add_ln1496_14, i28 %select_ln1496_21"   --->   Operation 112 'add' 'theta_V_8' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_8, i32 27"   --->   Operation 113 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_8, i32 27"   --->   Operation 114 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1332_2 = sext i18 %tmp_14"   --->   Operation 115 'sext' 'sext_ln1332_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1496_6 = sext i20 %trunc_ln1333_8"   --->   Operation 116 'sext' 'sext_ln1496_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (2.31ns)   --->   "%sub_ln703_8 = sub i24 %select_ln1496_11, i24 %sext_ln1496_6"   --->   Operation 117 'sub' 'sub_ln703_8' <Predicate = (!tmp_15)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (2.37ns)   --->   "%current_sin_V_15 = add i26 %current_sin_V_14, i26 %sext_ln1332_2"   --->   Operation 118 'add' 'current_sin_V_15' <Predicate = (!tmp_15)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (2.31ns)   --->   "%add_ln703_9 = add i24 %select_ln1496_11, i24 %sext_ln1496_6"   --->   Operation 119 'add' 'add_ln703_9' <Predicate = (tmp_15)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (2.37ns)   --->   "%current_sin_V_16 = sub i26 %current_sin_V_14, i26 %sext_ln1332_2"   --->   Operation 120 'sub' 'current_sin_V_16' <Predicate = (tmp_15)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln1496_14 = select i1 %tmp_15, i24 %add_ln703_9, i24 %sub_ln703_8"   --->   Operation 121 'select' 'select_ln1496_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.76ns)   --->   "%current_sin_V_17 = select i1 %tmp_15, i26 %current_sin_V_16, i26 %current_sin_V_15"   --->   Operation 122 'select' 'current_sin_V_17' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i17 @_ssdm_op_PartSelect.i17.i24.i32.i32, i24 %select_ln1496_14, i32 7, i32 23"   --->   Operation 123 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1333 = sext i17 %tmp_17"   --->   Operation 124 'sext' 'sext_ln1333' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1333_s = partselect i19 @_ssdm_op_PartSelect.i19.i26.i32.i32, i26 %current_sin_V_17, i32 7, i32 25"   --->   Operation 125 'partselect' 'trunc_ln1333_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1496_7 = sext i19 %trunc_ln1333_s"   --->   Operation 126 'sext' 'sext_ln1496_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (2.31ns)   --->   "%sub_ln703_10 = sub i24 %select_ln1496_14, i24 %sext_ln1496_7"   --->   Operation 127 'sub' 'sub_ln703_10' <Predicate = (!tmp_18)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (2.37ns)   --->   "%current_sin_V_18 = add i26 %current_sin_V_17, i26 %sext_ln1333"   --->   Operation 128 'add' 'current_sin_V_18' <Predicate = (!tmp_18)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (2.31ns)   --->   "%add_ln703_11 = add i24 %select_ln1496_14, i24 %sext_ln1496_7"   --->   Operation 129 'add' 'add_ln703_11' <Predicate = (tmp_18)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (2.37ns)   --->   "%current_sin_V_19 = sub i26 %current_sin_V_17, i26 %sext_ln1333"   --->   Operation 130 'sub' 'current_sin_V_19' <Predicate = (tmp_18)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.69ns)   --->   "%select_ln1496_17 = select i1 %tmp_18, i24 %add_ln703_11, i24 %sub_ln703_10"   --->   Operation 131 'select' 'select_ln1496_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.76ns)   --->   "%current_sin_V_20 = select i1 %tmp_18, i26 %current_sin_V_19, i26 %current_sin_V_18"   --->   Operation 132 'select' 'current_sin_V_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %select_ln1496_17, i32 8, i32 23"   --->   Operation 133 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i18 @_ssdm_op_PartSelect.i18.i26.i32.i32, i26 %current_sin_V_20, i32 8, i32 25"   --->   Operation 134 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.73ns)   --->   "%select_ln1496_24 = select i1 %tmp_27, i28 234684, i28 0"   --->   Operation 135 'select' 'select_ln1496_24' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_16 = add i28 %theta_V_8, i28 268318114"   --->   Operation 136 'add' 'add_ln1496_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 137 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_9 = add i28 %add_ln1496_16, i28 %select_ln1496_24"   --->   Operation 137 'add' 'theta_V_9' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_9, i32 27"   --->   Operation 138 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_9, i32 27"   --->   Operation 139 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1333_1 = sext i16 %tmp_20"   --->   Operation 140 'sext' 'sext_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1496_8 = sext i18 %tmp_21"   --->   Operation 141 'sext' 'sext_ln1496_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (2.31ns)   --->   "%sub_ln703_12 = sub i24 %select_ln1496_17, i24 %sext_ln1496_8"   --->   Operation 142 'sub' 'sub_ln703_12' <Predicate = (!tmp_22)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (2.37ns)   --->   "%current_sin_V_21 = add i26 %current_sin_V_20, i26 %sext_ln1333_1"   --->   Operation 143 'add' 'current_sin_V_21' <Predicate = (!tmp_22)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (2.31ns)   --->   "%add_ln703_13 = add i24 %select_ln1496_17, i24 %sext_ln1496_8"   --->   Operation 144 'add' 'add_ln703_13' <Predicate = (tmp_22)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (2.37ns)   --->   "%current_sin_V_22 = sub i26 %current_sin_V_20, i26 %sext_ln1333_1"   --->   Operation 145 'sub' 'current_sin_V_22' <Predicate = (tmp_22)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.69ns)   --->   "%select_ln1496_20 = select i1 %tmp_22, i24 %add_ln703_13, i24 %sub_ln703_12"   --->   Operation 146 'select' 'select_ln1496_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.76ns)   --->   "%current_sin_V_23 = select i1 %tmp_22, i26 %current_sin_V_22, i26 %current_sin_V_21"   --->   Operation 147 'select' 'current_sin_V_23' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i15 @_ssdm_op_PartSelect.i15.i24.i32.i32, i24 %select_ln1496_20, i32 9, i32 23"   --->   Operation 148 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1332_3 = sext i15 %tmp_24"   --->   Operation 149 'sext' 'sext_ln1332_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i17 @_ssdm_op_PartSelect.i17.i26.i32.i32, i26 %current_sin_V_23, i32 9, i32 25"   --->   Operation 150 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1496_9 = sext i17 %tmp_25"   --->   Operation 151 'sext' 'sext_ln1496_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (2.31ns)   --->   "%sub_ln703_14 = sub i24 %select_ln1496_20, i24 %sext_ln1496_9"   --->   Operation 152 'sub' 'sub_ln703_14' <Predicate = (!tmp_26)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (2.37ns)   --->   "%current_sin_V_24 = add i26 %current_sin_V_23, i26 %sext_ln1332_3"   --->   Operation 153 'add' 'current_sin_V_24' <Predicate = (!tmp_26)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (2.31ns)   --->   "%add_ln703_15 = add i24 %select_ln1496_20, i24 %sext_ln1496_9"   --->   Operation 154 'add' 'add_ln703_15' <Predicate = (tmp_26)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (2.37ns)   --->   "%current_sin_V_25 = sub i26 %current_sin_V_23, i26 %sext_ln1332_3"   --->   Operation 155 'sub' 'current_sin_V_25' <Predicate = (tmp_26)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.69ns)   --->   "%select_ln1496_23 = select i1 %tmp_26, i24 %add_ln703_15, i24 %sub_ln703_14"   --->   Operation 156 'select' 'select_ln1496_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.76ns)   --->   "%current_sin_V_26 = select i1 %tmp_26, i26 %current_sin_V_25, i26 %current_sin_V_24"   --->   Operation 157 'select' 'current_sin_V_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %select_ln1496_23, i32 10, i32 23"   --->   Operation 158 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %current_sin_V_26, i32 10, i32 25"   --->   Operation 159 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.75ns)   --->   "%select_ln1496_27 = select i1 %tmp_31, i28 117342, i28 0"   --->   Operation 160 'select' 'select_ln1496_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_18 = add i28 %theta_V_9, i28 268376785"   --->   Operation 161 'add' 'add_ln1496_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 162 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_10 = add i28 %add_ln1496_18, i28 %select_ln1496_27"   --->   Operation 162 'add' 'theta_V_10' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_10, i32 27"   --->   Operation 163 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_10, i32 27"   --->   Operation 164 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1332_4 = sext i14 %tmp_28"   --->   Operation 165 'sext' 'sext_ln1332_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1496_10 = sext i16 %tmp_29"   --->   Operation 166 'sext' 'sext_ln1496_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (2.31ns)   --->   "%sub_ln703_16 = sub i24 %select_ln1496_23, i24 %sext_ln1496_10"   --->   Operation 167 'sub' 'sub_ln703_16' <Predicate = (!tmp_30)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (2.37ns)   --->   "%current_sin_V_27 = add i26 %current_sin_V_26, i26 %sext_ln1332_4"   --->   Operation 168 'add' 'current_sin_V_27' <Predicate = (!tmp_30)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (2.31ns)   --->   "%add_ln703_17 = add i24 %select_ln1496_23, i24 %sext_ln1496_10"   --->   Operation 169 'add' 'add_ln703_17' <Predicate = (tmp_30)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (2.37ns)   --->   "%current_sin_V_28 = sub i26 %current_sin_V_26, i26 %sext_ln1332_4"   --->   Operation 170 'sub' 'current_sin_V_28' <Predicate = (tmp_30)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.69ns)   --->   "%select_ln1496_26 = select i1 %tmp_30, i24 %add_ln703_17, i24 %sub_ln703_16"   --->   Operation 171 'select' 'select_ln1496_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.76ns)   --->   "%current_sin_V_29 = select i1 %tmp_30, i26 %current_sin_V_28, i26 %current_sin_V_27"   --->   Operation 172 'select' 'current_sin_V_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i13 @_ssdm_op_PartSelect.i13.i24.i32.i32, i24 %select_ln1496_26, i32 11, i32 23"   --->   Operation 173 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1332_5 = sext i13 %tmp_32"   --->   Operation 174 'sext' 'sext_ln1332_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %current_sin_V_29, i32 11, i32 25"   --->   Operation 175 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1496_11 = sext i15 %tmp_33"   --->   Operation 176 'sext' 'sext_ln1496_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (2.31ns)   --->   "%sub_ln703_18 = sub i24 %select_ln1496_26, i24 %sext_ln1496_11"   --->   Operation 177 'sub' 'sub_ln703_18' <Predicate = (!tmp_34)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (2.37ns)   --->   "%current_sin_V_30 = add i26 %current_sin_V_29, i26 %sext_ln1332_5"   --->   Operation 178 'add' 'current_sin_V_30' <Predicate = (!tmp_34)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (2.31ns)   --->   "%add_ln703_19 = add i24 %select_ln1496_26, i24 %sext_ln1496_11"   --->   Operation 179 'add' 'add_ln703_19' <Predicate = (tmp_34)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (2.37ns)   --->   "%current_sin_V_31 = sub i26 %current_sin_V_29, i26 %sext_ln1332_5"   --->   Operation 180 'sub' 'current_sin_V_31' <Predicate = (tmp_34)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [1/1] (0.69ns)   --->   "%select_ln1496_29 = select i1 %tmp_34, i24 %add_ln703_19, i24 %sub_ln703_18"   --->   Operation 181 'select' 'select_ln1496_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 182 [1/1] (0.78ns)   --->   "%select_ln1496_30 = select i1 %tmp_35, i28 58670, i28 0"   --->   Operation 182 'select' 'select_ln1496_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_20 = add i28 %theta_V_10, i28 268406121"   --->   Operation 183 'add' 'add_ln1496_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 184 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_11 = add i28 %add_ln1496_20, i28 %select_ln1496_30"   --->   Operation 184 'add' 'theta_V_11' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 185 [1/1] (0.76ns)   --->   "%current_sin_V_32 = select i1 %tmp_34, i26 %current_sin_V_31, i26 %current_sin_V_30"   --->   Operation 185 'select' 'current_sin_V_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i24.i32.i32, i24 %select_ln1496_29, i32 12, i32 23"   --->   Operation 186 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %current_sin_V_32, i32 12, i32 25"   --->   Operation 187 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_11, i32 27"   --->   Operation 188 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_11, i32 27"   --->   Operation 189 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.14>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1332_6 = sext i12 %tmp_36"   --->   Operation 190 'sext' 'sext_ln1332_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1496_12 = sext i14 %tmp_37"   --->   Operation 191 'sext' 'sext_ln1496_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (2.31ns)   --->   "%sub_ln703_20 = sub i24 %select_ln1496_29, i24 %sext_ln1496_12"   --->   Operation 192 'sub' 'sub_ln703_20' <Predicate = (!tmp_38)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (2.37ns)   --->   "%current_sin_V_33 = add i26 %current_sin_V_32, i26 %sext_ln1332_6"   --->   Operation 193 'add' 'current_sin_V_33' <Predicate = (!tmp_38)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (2.31ns)   --->   "%add_ln703_21 = add i24 %select_ln1496_29, i24 %sext_ln1496_12"   --->   Operation 194 'add' 'add_ln703_21' <Predicate = (tmp_38)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (2.37ns)   --->   "%current_sin_V_34 = sub i26 %current_sin_V_32, i26 %sext_ln1332_6"   --->   Operation 195 'sub' 'current_sin_V_34' <Predicate = (tmp_38)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.69ns)   --->   "%select_ln1496_32 = select i1 %tmp_38, i24 %add_ln703_21, i24 %sub_ln703_20"   --->   Operation 196 'select' 'select_ln1496_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.80ns)   --->   "%select_ln1496_33 = select i1 %tmp_39, i28 29334, i28 0"   --->   Operation 197 'select' 'select_ln1496_33' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_22 = add i28 %theta_V_11, i28 268420789"   --->   Operation 198 'add' 'add_ln1496_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 199 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_12 = add i28 %add_ln1496_22, i28 %select_ln1496_33"   --->   Operation 199 'add' 'theta_V_12' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 200 [1/1] (0.76ns)   --->   "%current_sin_V_35 = select i1 %tmp_38, i26 %current_sin_V_34, i26 %current_sin_V_33"   --->   Operation 200 'select' 'current_sin_V_35' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i24.i32.i32, i24 %select_ln1496_32, i32 13, i32 23"   --->   Operation 201 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %current_sin_V_35, i32 13, i32 25"   --->   Operation 202 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1496_13 = sext i13 %tmp_41"   --->   Operation 203 'sext' 'sext_ln1496_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_12, i32 27"   --->   Operation 204 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (2.31ns)   --->   "%sub_ln703_22 = sub i24 %select_ln1496_32, i24 %sext_ln1496_13"   --->   Operation 205 'sub' 'sub_ln703_22' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (2.31ns)   --->   "%add_ln703_23 = add i24 %select_ln1496_32, i24 %sext_ln1496_13"   --->   Operation 206 'add' 'add_ln703_23' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln1496_35 = select i1 %tmp_42, i24 %add_ln703_23, i24 %sub_ln703_22"   --->   Operation 207 'select' 'select_ln1496_35' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_12, i32 27"   --->   Operation 208 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i10 @_ssdm_op_PartSelect.i10.i24.i32.i32, i24 %select_ln1496_35, i32 14, i32 23"   --->   Operation 209 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 210 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i28 %theta"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i28 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i28 %theta, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i28 %sine"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i28 %sine, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i28 %cosine"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i28 %cosine, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1332_7 = sext i11 %tmp_40"   --->   Operation 219 'sext' 'sext_ln1332_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (2.37ns)   --->   "%current_sin_V_36 = add i26 %current_sin_V_35, i26 %sext_ln1332_7"   --->   Operation 220 'add' 'current_sin_V_36' <Predicate = (!tmp_42)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (2.37ns)   --->   "%current_sin_V_37 = sub i26 %current_sin_V_35, i26 %sext_ln1332_7"   --->   Operation 221 'sub' 'current_sin_V_37' <Predicate = (tmp_42)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.75ns)   --->   "%select_ln1496_36 = select i1 %tmp_43, i28 14668, i28 0"   --->   Operation 222 'select' 'select_ln1496_36' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1496_24 = add i28 %theta_V_12, i28 268428122"   --->   Operation 223 'add' 'add_ln1496_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 224 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%theta_V_13 = add i28 %add_ln1496_24, i28 %select_ln1496_36"   --->   Operation 224 'add' 'theta_V_13' <Predicate = true> <Delay = 4.25> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 225 [1/1] (0.76ns)   --->   "%current_sin_V_38 = select i1 %tmp_42, i26 %current_sin_V_37, i26 %current_sin_V_36"   --->   Operation 225 'select' 'current_sin_V_38' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1332_8 = sext i10 %tmp_44"   --->   Operation 226 'sext' 'sext_ln1332_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i12 @_ssdm_op_PartSelect.i12.i26.i32.i32, i26 %current_sin_V_38, i32 14, i32 25"   --->   Operation 227 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1496_14 = sext i12 %tmp_45"   --->   Operation 228 'sext' 'sext_ln1496_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %theta_V_13, i32 27"   --->   Operation 229 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (2.31ns)   --->   "%sub_ln703_24 = sub i24 %select_ln1496_35, i24 %sext_ln1496_14"   --->   Operation 230 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (2.37ns)   --->   "%current_sin_V_39 = add i26 %current_sin_V_38, i26 %sext_ln1332_8"   --->   Operation 231 'add' 'current_sin_V_39' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (2.31ns)   --->   "%add_ln703_25 = add i24 %select_ln1496_35, i24 %sext_ln1496_14"   --->   Operation 232 'add' 'add_ln703_25' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (2.37ns)   --->   "%current_sin_V_40 = sub i26 %current_sin_V_38, i26 %sext_ln1332_8"   --->   Operation 233 'sub' 'current_sin_V_40' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.69ns)   --->   "%select_ln31 = select i1 %tmp_46, i24 %add_ln703_25, i24 %sub_ln703_24" [cordic_hls/sources/cordic.cpp:31]   --->   Operation 234 'select' 'select_ln31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i24 %select_ln31" [cordic_hls/sources/cordic.cpp:31]   --->   Operation 235 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.76ns)   --->   "%current_sin_V_41 = select i1 %tmp_46, i26 %current_sin_V_40, i26 %current_sin_V_39" [cordic_hls/sources/cordic.cpp:31]   --->   Operation 236 'select' 'current_sin_V_41' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i26 %current_sin_V_41" [cordic_hls/sources/cordic.cpp:20]   --->   Operation 237 'sext' 'sext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (1.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.s_axilite.i28P0A, i28 %cosine, i28 %sext_ln31" [cordic_hls/sources/cordic.cpp:45]   --->   Operation 238 'write' 'write_ln45' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 239 [1/1] (1.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.s_axilite.i28P0A, i28 %sine, i28 %sext_ln20_2" [cordic_hls/sources/cordic.cpp:46]   --->   Operation 239 'write' 'write_ln46' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [cordic_hls/sources/cordic.cpp:47]   --->   Operation 240 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.43ns
The critical path consists of the following:
	s_axi read on port 'theta' (cordic_hls/sources/cordic.cpp:10) [13]  (1 ns)
	'add' operation ('theta.V', cordic_hls/sources/cordic.cpp:31) [16]  (2.43 ns)

 <State 2>: 5.06ns
The critical path consists of the following:
	'select' operation ('select_ln1496') [25]  (0.803 ns)
	'add' operation ('theta.V') [27]  (4.25 ns)

 <State 3>: 5.02ns
The critical path consists of the following:
	'select' operation ('select_ln1496_3') [42]  (0.766 ns)
	'add' operation ('theta.V') [44]  (4.25 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'select' operation ('select_ln1496_6') [59]  (0.73 ns)
	'add' operation ('theta.V') [61]  (4.25 ns)

 <State 5>: 4.95ns
The critical path consists of the following:
	'select' operation ('select_ln1496_9') [75]  (0.694 ns)
	'add' operation ('theta.V') [77]  (4.25 ns)

 <State 6>: 4.95ns
The critical path consists of the following:
	'select' operation ('select_ln1496_12') [90]  (0.698 ns)
	'add' operation ('theta.V') [92]  (4.25 ns)

 <State 7>: 4.96ns
The critical path consists of the following:
	'select' operation ('select_ln1496_15') [105]  (0.701 ns)
	'add' operation ('theta.V') [107]  (4.25 ns)

 <State 8>: 6.58ns
The critical path consists of the following:
	'select' operation ('select_ln703') [18]  (0 ns)
	'select' operation ('select_ln1333') [22]  (0.708 ns)
	'add' operation ('current_sin.V') [36]  (2.23 ns)
	'select' operation ('current_sin.V') [45]  (0.701 ns)
	'add' operation ('current_sin.V') [53]  (2.26 ns)
	'select' operation ('current_sin.V') [62]  (0.694 ns)

 <State 9>: 6.16ns
The critical path consists of the following:
	'sub' operation ('current_sin.V') [71]  (2.31 ns)
	'select' operation ('current_sin.V') [78]  (0.73 ns)
	'sub' operation ('current_sin.V') [87]  (2.34 ns)
	'select' operation ('current_sin.V') [93]  (0.766 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'sub' operation ('current_sin.V') [102]  (2.37 ns)
	'select' operation ('current_sin.V') [108]  (0.766 ns)
	'sub' operation ('current_sin.V') [117]  (2.37 ns)
	'select' operation ('current_sin.V') [123]  (0.766 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'sub' operation ('current_sin.V') [132]  (2.37 ns)
	'select' operation ('current_sin.V') [138]  (0.766 ns)
	'add' operation ('current_sin.V') [145]  (2.37 ns)
	'select' operation ('current_sin.V') [153]  (0.766 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'add' operation ('current_sin.V') [160]  (2.37 ns)
	'select' operation ('current_sin.V') [168]  (0.766 ns)
	'sub' operation ('current_sin.V') [177]  (2.37 ns)
	'select' operation ('current_sin.V') [183]  (0.766 ns)

 <State 13>: 6.15ns
The critical path consists of the following:
	'add' operation ('current_sin.V') [190]  (2.37 ns)
	'select' operation ('current_sin.V') [198]  (0.766 ns)
	'sub' operation ('sub_ln703_22') [204]  (2.31 ns)
	'select' operation ('select_ln1496_35') [208]  (0.694 ns)

 <State 14>: 7.28ns
The critical path consists of the following:
	'sub' operation ('current_sin.V') [207]  (2.37 ns)
	'select' operation ('current_sin.V') [213]  (0.766 ns)
	'sub' operation ('current_sin.V') [222]  (2.37 ns)
	'select' operation ('current_sin.V', cordic_hls/sources/cordic.cpp:31) [225]  (0.766 ns)
	s_axi write on port 'sine' (cordic_hls/sources/cordic.cpp:46) [228]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
