Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 19 16:03:36 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                             Instance                                            |                                               Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                                    |                                                                                             (top) |       2724 |       2686 |       0 |   38 | 2098 |     32 |      0 |    0 |         12 |
|   bd_0_i                                                                                        |                                                                                              bd_0 |       2724 |       2686 |       0 |   38 | 2098 |     32 |      0 |    0 |         12 |
|     hls_inst                                                                                    |                                                                                   bd_0_hls_inst_0 |       2724 |       2686 |       0 |   38 | 2098 |     32 |      0 |    0 |         12 |
|       (hls_inst)                                                                                |                                                                                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                                      |                                                                        bd_0_hls_inst_0_corr_accel |       2724 |       2686 |       0 |   38 | 2098 |     32 |      0 |    0 |         12 |
|         (inst)                                                                                  |                                                                        bd_0_hls_inst_0_corr_accel |          0 |          0 |       0 |    0 |  142 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                                         |                                                          bd_0_hls_inst_0_corr_accel_control_s_axi |         68 |         68 |       0 |    0 |  183 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_291                                                                      |                                                                bd_0_hls_inst_0_corr_accel_compute |       2228 |       2190 |       0 |   38 | 1527 |      0 |      0 |    0 |         12 |
|           (grp_compute_fu_291)                                                                  |                                                                bd_0_hls_inst_0_corr_accel_compute |         11 |         11 |       0 |    0 |   77 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94                                           |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |         13 |         13 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_134_1_fu_94)                                       |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_337 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118                         |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3 |         62 |         62 |       0 |    0 |   39 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_118)                     |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3 |          8 |          8 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_336 |         55 |         55 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130                                          |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_150_4 |         27 |         20 |       0 |    7 |   25 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_150_4_fu_130)                                      |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_150_4 |         13 |          6 |       0 |    7 |   23 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_335 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102                                          |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_156_5 |         17 |         17 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_156_5_fu_102)                                      |                                      bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_156_5 |          0 |          0 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_334 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140                         |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7 |         74 |         74 |       0 |    0 |   91 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_140)                     |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7 |         44 |         44 |       0 |    0 |   89 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_333 |         30 |         30 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152                         |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 |         86 |         86 |       0 |    0 |   78 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_152)                     |                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 |         30 |         30 |       0 |    0 |   76 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_332 |         48 |         48 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mux_21_16_1_1_U57                                                                   |                                                          bd_0_hls_inst_0_corr_accel_mux_21_16_1_1 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11 |         63 |         63 |       0 |    0 |   39 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_164)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11 |         12 |         12 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_331 |         52 |         52 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_190_12 |         25 |         18 |       0 |    7 |   21 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_190_12_fu_176)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_190_12 |          9 |          2 |       0 |    7 |   19 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_330 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_199_13 |        279 |        272 |       0 |    7 |  198 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_199_13_fu_185)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_199_13 |         12 |          5 |       0 |    7 |   52 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_258 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U75                                                        |                                               bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |        126 |        126 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U75)                                                    |                                               bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                                          |                                        bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_272 |        126 |        126 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U76                                                        |                                           bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_259 |        128 |        128 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U76)                                                    |                                           bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_259 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                                          |                                            bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip |        128 |        128 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_210_14 |        139 |        133 |       0 |    6 |  199 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_210_14_fu_193)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_210_14 |         18 |         12 |       0 |    6 |  159 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U80                                                     |                                            bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |         40 |         40 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U80)                                                 |                                            bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |          0 |          0 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u                                       |                                     bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_244 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U81                                                     |                                        bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_229 |         40 |         40 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U81)                                                 |                                        bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_229 |          0 |          0 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u                                       |                                         bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_230 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hptosp_16ns_32_1_no_dsp_1_U82                                                       |                                              bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_u                                         |                                       bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_232 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             hptosp_16ns_32_1_no_dsp_1_U83                                                       |                                          bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_231 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_u                                         |                                           bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_ip |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_216_15 |        115 |        115 |       0 |    0 |   66 |      0 |      0 |    0 |          4 |
|             (grp_compute_Pipeline_VITIS_LOOP_216_15_fu_201)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_216_15 |         17 |         17 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_186 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U90                                                   |                                      bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_187 |         40 |         40 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U90)                                               |                                      bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_187 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                                     |                                   bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_209 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U91                                                   |                                      bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_188 |         40 |         40 |       0 |    0 |   16 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U91)                                               |                                      bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_188 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                                     |                                   bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_189 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17 |         65 |         55 |       0 |   10 |   51 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_215)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17 |         20 |         10 |       0 |   10 |   49 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_185 |         45 |         45 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19 |         43 |         43 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19_fu_110)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_232_18_VITIS_LOOP_233_19 |          9 |          9 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_184 |         35 |         35 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21 |         99 |         99 |       0 |    0 |   38 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21_fu_227)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21 |         55 |         55 |       0 |    0 |   36 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_183 |         44 |         44 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 |        181 |        180 |       0 |    1 |  201 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24_fu_239) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_247_22_VITIS_LOOP_248_23_VITIS_LOOP_249_24 |        177 |        176 |       0 |    1 |  199 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_182 |          4 |          4 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255                                         |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_263_25 |         32 |         32 |       0 |    0 |   13 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_263_25_fu_255)                                     |                                     bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_263_25 |         10 |         10 |       0 |    0 |   11 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                            |                             bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_181 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U125                                                   |                                         bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |        169 |        169 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U125)                                               |                                         bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                                      |                                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_160 |        153 |        153 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u)                                  |                                  bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_160 |         64 |         64 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                         bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__1 |         89 |         89 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U126                                                   |                                      bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_32 |        121 |        121 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U126)                                               |                                      bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_32 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                                      |                                      bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |        105 |        105 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u)                                  |                                      bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                            bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |         89 |         89 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U127                                                     |                                           bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |        228 |        228 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U127)                                                 |                                           bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |         24 |         24 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                                        |                                     bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_92 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                         bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4__1 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U128                                                     |                                        bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_33 |        276 |        276 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U128)                                                 |                                        bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_33 |         24 |         24 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                                        |                                        bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |        252 |        252 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|               (corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u)                                    |                                        bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                            bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|           hmul_16ns_16ns_16_2_max_dsp_1_U129                                                    |                                          bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         56 |         56 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hmul_16ns_16ns_16_2_max_dsp_1_U129)                                                |                                          bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                                       |                                    bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_38 |         40 |         40 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u)                                   |                                    bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_38 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                         bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2__3 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hmul_16ns_16ns_16_2_max_dsp_1_U130                                                    |                                       bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_34 |         48 |         48 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hmul_16ns_16ns_16_2_max_dsp_1_U130)                                                |                                       bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_34 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                                       |                                       bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u)                                   |                                       bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                                              |                                            bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         grp_recv_data_burst_fu_221                                                              |                                                        bd_0_hls_inst_0_corr_accel_recv_data_burst |         71 |         71 |       0 |    0 |  105 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_221)                                                          |                                                        bd_0_hls_inst_0_corr_accel_recv_data_burst |         62 |         62 |       0 |    0 |  103 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                              |                              bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_31 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_307                                                              |                                                        bd_0_hls_inst_0_corr_accel_send_data_burst |        341 |        341 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_307)                                                          |                                                        bd_0_hls_inst_0_corr_accel_send_data_burst |        335 |        335 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                              |                                 bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          6 |          6 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                                           |                                             bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_16_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_17_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_18_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_19_U                                                                           |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                                            |                                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_20_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_21_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_22_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_23_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_24_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_25_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_26_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_27_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_28_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_29_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_30_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_31_U                                                                           |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_25 |          9 |          9 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_28 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                                            |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_29 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                                              |                                          bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


