// Seed: 1607581544
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  wire [1 : 1] id_12;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_8 = 32'd59
) (
    input tri0 id_0,
    input wand _id_1,
    output uwire id_2,
    input supply1 id_3
    , id_14,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6
    , id_15,
    input tri0 id_7,
    input wand _id_8
    , id_16,
    output wire id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12
);
  module_0 modCall_1 (
      id_2,
      id_11,
      id_5,
      id_12,
      id_9,
      id_7,
      id_5,
      id_4,
      id_3,
      id_2,
      id_11
  );
  assign id_2 = 1;
  assign id_2 = 1;
  logic [id_8 : id_1  ==  (  id_1  )] id_17;
  ;
endmodule
