package hierarchy3
public
	----------
	-- Data --
	----------
	data Alpha_Type

	end Alpha_Type;

	-----------------
	-- Subprograms --
	-----------------
	subprogram Produce_Spg
		features
			Data_Source: out parameter Alpha_Type;

	end Produce_Spg;

	subprogram Consume_Spg
		features
			Data_Sink: in parameter Alpha_Type;

	end Consume_Spg;

	-------------
	-- Threads --
	-------------
	thread P
		features
			Data_Source: out data port Alpha_Type;
	end P;

	thread implementation P.Impl
		calls
			Mycall: {
				P_Spg: subprogram Produce_Spg;
			};
		connections
			Z1: parameter P_Spg.Data_Source -> Data_Source;
	end P.Impl;

	thread Q
		features
			Data_Sink: in data port Alpha_Type;
	end Q;

	thread implementation Q.Impl
		calls
			Mycall: {
				Q_Spg: subprogram Consume_Spg;
			};
		connections
			Z2: parameter Data_Sink -> Q_Spg.Data_Sink;
	end Q.Impl;

	---------
	-- Bus --
	---------
	bus Ethernet_Bus
	end Ethernet_Bus;

	---------------
	-- Processor --
	---------------
	processor the_processor
		features
			ETH: requires bus access Ethernet_Bus;
	end the_processor;

	---------------
	-- Processes --
	---------------
	process A
		features
			Alpha: out data port Alpha_Type;
	end A;

	process implementation A.Impl
		subcomponents
			Producer: thread P.Impl;
		connections
			Z3: port Producer.Data_Source -> Alpha;
	end A.Impl;

	process B
		features
			Beta: in data port Alpha_Type;
	end B;

	process implementation B.Impl
		subcomponents
			Consumer: thread Q.Impl;
		connections
			Z4: port Beta -> Consumer.Data_Sink;
	end B.Impl;

	------------
	-- System --
	------------
	system C_Simple
		features
			Beta: in data port Alpha_Type;
	end C_Simple;

	system implementation C_Simple.level0
		subcomponents
			T: data Alpha_Type;
			pr_B_1: process B.Impl;

			CPU: processor the_processor;
			the_bus: bus Ethernet_Bus;
		connections

			Z1: port Beta -> pr_B_1.Beta;
	end C_Simple.level0;

	system P_Simple
		features
			Alpha: out data port Alpha_Type;
	end P_Simple;

	system implementation P_Simple.level0
		subcomponents
			T: data Alpha_Type;
			pr_A_1: process A.Impl;

			CPU: processor the_processor;
			the_bus: bus Ethernet_Bus;
		connections

			Z1: port pr_A_1.Alpha -> Alpha;
	end P_Simple.level0;

	system PC_Complete
		features
			Beta: in data port Alpha_Type;
			Alpha: out data port Alpha_Type;
	end PC_Complete;

	system implementation PC_Complete.level1
		subcomponents
			C: system C_Simple.level0;
			P: system P_Simple.level0;

		connections
			Z22: port Beta -> C.Beta;
			Z23: port P.Alpha -> Alpha;
	end PC_Complete.level1;

	system Top
		features
			Beta: in data port Alpha_Type;
			Alpha: out data port Alpha_Type;
	end Top;

	system implementation Top.level2
		subcomponents
			PC1: system PC_Complete.level1;
			PC2: system PC_Complete.level1;

		connections

			Z22: port Beta -> PC1.Beta;
			Z23: port PC2.Alpha -> Alpha;
	end Top.level2;

	system TopTop
	end TopTop;

	system implementation TopTop.level3
		subcomponents
			PC1: system Top.level2;
			PC2: system Top.level2;
		connections
			--inter-subsystems    
			ZTop1: port PC1.Alpha -> PC2.Beta;
	--ZTop2:port PC2.Alpha -> PC1.Beta;  
	end TopTop.level3;

end hierarchy3;